

**MEGHNADE SAHA INSTITUTE OF TECHNOLOGY**



## **LABORATORY MANUAL**

**DEPARTMENT : Computer Science and Engineering**

**SESSION : Even**

**SUBJECT : Computer Architecture Lab**

**SUBJECT CODE : PCC-CS492**

**SEMESTER : 4<sup>th</sup>**

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **Vision**

- **To attain a global platform in academics, research and innovation by preparing competent computer engineers to cater for the needs of industry and society at large.**

## **Mission**

- **To address the dynamic & growing needs of the software industry by creating quality professionals with a strong focus on principles of Computer Science and Engineering.**
- **To provide state-of-the-art infrastructure to facilitate the research work for enhancing the knowledge in emerging technologies including machine learning models, data science, cybersecurity, and IoT etc.**
- **To strengthen the industry-academic relationship through collaboration with global IT organizations, healthcare units and relevant institutions for data sharing and developing technology.**
- **To nurture the students by inculcating the spirit of ethical and social values through creating strong foundation in ethical coding and computational design paradigms.**

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **PROGRAMME EDUCATIONAL OBJECTIVES(PEOs)**

<b>PEO</b>	<b>PROGRAMME EDUCATIONAL OBJECTIVES</b>
<b>PEO1</b>	To prepare graduates who will be successful software professionals, academicians, researchers related to computational frameworks, and entrepreneurial pursuit.
<b>PEO2</b>	To prepare graduates who will achieve peer recognition and adapt to the new technological environment as an individual or in a team demonstrating good computational, analytical, model designing, and software implementation skills.
<b>PEO3</b>	To prepare graduates who will thrive to pursue life-long learning for keeping pace with dynamic technological changes, through the development of an intuitive computational learning paradigm.
<b>PEO4</b>	To foster the values of professional and societal ethics for generating responsible citizens with proven expertise in computational domain.

<b>PO</b>	<b>PROGRAM OUTCOME DETAILS</b>
<b>PO 1</b>	<b>Engineering knowledge:</b> Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the Solution of complex engineering problems.
<b>PO 2</b>	<b>Problem analysis:</b> Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
<b>PO 3</b>	<b>Design / development of solutions:</b> Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
<b>PO 4</b>	<b>Conduct investigations of complex problems:</b> Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
<b>PO 5</b>	<b>Modern tool usage:</b> Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
<b>PO 6</b>	<b>The engineer and society:</b> Apply reasoning in formed by the contextual knowledge to assessorial I, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
<b>PO 7</b>	<b>Environment and sustainability:</b> Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
<b>PO 8</b>	<b>Ethics:</b> Apply ethical principles and commit to professional ethics and Responsibilities and norms of the engineering practice.
<b>PO 9</b>	<b>Individual and team work:</b> Function effectively as an individual, and as a Member or leader in diverse teams, and in multidisciplinary settings.

<b>PO 10</b>	<p><b>Communication:</b> Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.</p>
<b>PO 11</b>	<p><b>Project management and finance:</b> Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage Projects and in multidisciplinary environments.</p>
<b>PO 12</b>	<p><b>Life-long learning:</b> Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest Context of technological change.</p>

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **PROGRAM SPECIFIC OUTCOMES(PSOs)**

After the completion of the course, B.Tech Computer Science and Engineering, the graduates will Have the following Program Specific Outcomes:

<b>PSO</b>	<b>PROGRAMSPECIFICOUTCOMESDETAILS</b>
<b>PSO1</b>	<b>Apply the skills of basic science, discrete mathematics, probability, principles of electrical and electronics, and programming aptitude to develop the self-learning capabilities for the modelling and designing of computing systems in a way of solving engineering problems.</b>
<b>PSO2</b>	<b>Evaluate the solution framework of complex engineering problems by applying algorithms, tools, and techniques related to computer science to identify the optimal solutions for enriching computational research and development.</b>
<b>PSO3</b>	<b>Strengthen the industry-institute partnership and socio-economic framework by enhancing the emerging areas of computer science &amp; engineering for the growing needs of society with computational solutions.</b>

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **GENERAL LABORATORY INSTRUCTIONS**

1. Students are advised to come to the laboratory at least 5 minutes before (to the starting time), those who come after 5minutes will not be allowed in the lab.
2. Plan your task properly much before to the commencement, come prepared to the lab with the synopsis/program/experiment details.
3. Students should enter in the laboratory with:
  - a. Laboratory observation notes with all the details (Problem statement, Aim, Algorithm procedure, Program Expected Output, etc.,) filled in for the lab session.
  - b. Laboratory Record updated up to the last session experiments and other utensils (if any) needed in the lab.
  - c. Proper Dress code and Identity card.
4. Sign in the laboratory login register, write the TIME-IN, and occupy the computer system allotted to you by the faculty.
5. Execute your task in the laboratory, and record the results/output in the lab Observation notebook, and get certified by the concerned faculty.
6. All the students should be polite and cooperative with the laboratory staff must maintain the discipline and decency in the laboratory.
7. Students/Faculty must keep the mobile phones in SWITCHED OFF mode During the lab sessions. Misuse of the equipment, misbehavior with the staff and systems etc. will act severe punishment.
8. Students must take the permission of the faculty in case of any urgency to go out, if anybody found outside the lab / class without permission during working hours will be treated seriously and punished appropriately.
9. Students should LOGOFF/ SHUT DOWN the computer system before he/she leaves the lab after completing the task (experiment) in all aspects.

**Head of the Department**

**Principal**

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **DO's**

1. Follow the rules and guidelines set by the department for computer lab usage.
2. Follow the instructions provided by the Technical Assistant and Faculty members.
3. Use the equipment and software appropriately for educational purposes only.
4. Respect the equipment and take care of it. Do not tamper with or damage the computers, keyboards, mouse, and other equipment.
5. Keep the computer and the lab clean and organized.
6. Be respectful of other users and their privacy while inside the lab.
7. Log out of your computer account and shut down the computer properly before leaving the lab.
8. Ask for help if you need it. Don't be afraid to seek assistance from Technical Assistants or Faculty.
9. Report any technical issues to the technical staff or System Administrator.

## **DON'Ts**

1. Don't use the lab for non-educational purposes such as playing games or browsing social media.
2. Don't enter the lab with your Bag & wearing shoes (only mobile and money purse allowed)
3. Don't download or install any unauthorized software or files on the computer.
4. Don't alter or modify the computer hardware or software in any way.
5. Don't eat or drink inside the computer lab to avoid spilling or damaging equipment.
6. Don't leave your personal belongings unattended in the lab.
7. Don't modify, delete or copy files that belong to other students or the lab.
8. Do not engage in any form of cyberbullying or harassment.
9. Do not use your personal devices in the lab without permission from the lab administrator or instructor.
10. Don't disturb other students by making excessive noise or talking loudly.
11. Do not share or copy copyrighted material.
12. Don't insert any kind of external device onto the computer.

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **University Syllabus**

**Maulana Abul Kalam Azad University of Technology, West Bengal**

*(Formerly West Bengal University of Technology)*

**Syllabus for B.Tech in Computer Science &Engineering**

(Applicable from the academic session 2020-2021)

<b>Course Name: Computer Architecture Lab</b>	
Code: PCC-CS492	Credit Points: 2
Contacts: 4 hrs./week	
Teaching Scheme: Continuous Assessment	
Full Marks: 100	
Internal Assessment: 40	External Assessment :60

## **Laboratory Experiments:**

1. HDL introduction.
2. Basic digital logic base programming with HDL
3. 8-bit Addition, Multiplication, Division
4. 8-bit Register design
5. Memory unit design and perform memory operations.
6. 8-bit simple ALU design
7. 8-bit simple CPU design
8. Interfacing of CPU and Memory.

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **RECOMMENDED SYSTEM / SOFTWARE REQUIREMENTS:**

1. CPU: Intel i5, RAM: 8 GB, HDD: 160 GB System.
2. Windows 10 & Xilinx 14.7

## **USEFUL TEXTBOOKS/REFERENCES:**

1. B.Ram – “Computer Organization & Architecture”, Newage Publications.
2. N. Mathivanan, “Microprocessors, PC Hardware and Interfacing”, Prentice Hall, 2004.
3. Rajaraman – “Computer Organization & Architecture”, PHI.
4. Verilog HDL: A Guide to Digital Design and Synthesis by **Samir Palnitkar**, 2nd Edition.
5. Verilog Digital System Design, by **Zainalabedin Navabi**.
6. Verilog: Frequently Asked Questions, **Shivakumar Chonnad**.

# **DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

## **Assessment Methods of University Lab Examination**

<b>Internal Assessment</b>	<b>40Marks</b>
<b>Practical Assessment</b>	<b>60marks</b>
<b>Total</b>	<b>100Marks</b>

### **Internal Assessment(40Marks)**

<b>PCA1</b>	<b>PCA2</b>
<b>Lab Report and Viva (25)</b>	<b>Lab Report and Viva (25)</b>
<b>Lab Conduct Session (15)</b>	<b>Lab Conduct Session (15)</b>

### **Practical Assessment(60Marks)**

<b>Viva</b>	<b>20Marks</b>
<b>Experiment and Result</b>	<b>40Marks</b>

## ASSIGNMENT LIST


<b>TOPIC NO.</b>	<b>ASSIGNMENT/ EXPERIMENT NO.</b>	<b>NAME OF ASSIGNMENT / EXPERIMENT</b>	<b>PAGE NO.</b>
1	1	Familiarization with fundamental logic gate such as AND, OR, NOT, NAND, NOR, XOR using Verilog.	22-36
2	2.	Design of Half Adder & Full Adder Circuit using Verilog.	37-39
3	3	Design of Half Subtractor circuit using Verilog.	40-43
4	4	Solve De-Morgan's law using Verilog.	47-51
5	5	Simulation and verification of 8 bit adder circuit using Verilog.	52-54
6	6	Simulation and verification of 8 to 3 Decoder using Verilog.	55-57
7	7	Simulation and verification of 4 to 1 Multiplexer using Verilog.	58-60
8	8	Test 4-bit ALU using Verilog.	61-63
9	9	Explain the functioning of RAM and ROM.	64-70

## Procedure for performing each experiment:


Students are hereby advised to follow the following steps to perform the experiments:

### Create Implementation File


Step 1. Open/Initiate the Xilinx ISE. Then click File → New Project.




Give File Name -> Next







## Select preferred language Verilog & next






Click Finish.











## Create simulation File



ISE Project Navigator (P.20131013) - C:\sk\_xilinx\abc\abc.xise - [abc.v]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- abc
  - xc7a100t-3csg324
  - abc (abc.v)

No Processes Running

Processes: abc

- iSim Simulator

Start Design Files Libraries

Console

```
Launching Design Summary/Report Viewer...
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/sk_xilinx/abc/abc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
```

Console Errors Warnings Find in Files Results

Add a new source to the project

Type here to search

1:56 AM 5/24/2021

New Source Wizard

Associate Source

Select a source with which to associate the new source.

abc

More Info Back Next > Cancel

Ln 1 Col 1 Verilog

This screenshot shows the ISE Project Navigator interface. A 'New Source Wizard' dialog is open, prompting the user to 'Associate Source'. The 'abc' source is selected. The main workspace displays the Verilog code for 'abc.v'. The code includes a timescale declaration and a module definition named 'abc'. The system console shows successful compilation and hierarchy parsing. The taskbar at the bottom indicates the current file is 'abc.v'.

ISE Project Navigator (P.20131013) - C:\sk\_xilinx\abc\abc.xise - [abc\_sim.v]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- abc
  - xc7a100t-3csg324
  - abc\_sim (abc\_sim.v)
    - uut - abc (abc.v)

No Processes Running

No single design module is selected.

Design Utilities

Start Design Files Libraries

Console

```
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit abc_sim.v".
```

Console Errors Warnings Find in Files Results


Type here to search

1:57 AM 5/24/2021


Ln 1 Col 1 Verilog

This screenshot shows the ISE Project Navigator interface with the abc\_sim.v file open in the editor. The code defines a testbench for the 'abc' module. It includes a module instantiation for 'abc' with an alias 'uut', and an initial block for initializing inputs 'a' and 'b' to 0. The system console shows the start of the ISE Text Editor for editing abc\_sim.v. The taskbar at the bottom indicates the current files are abc.v and abc\_sim.v.

## Run the Simulation File



## Output :



# Experiment No.1

Familiarization with fundamental logic gates such as AND, OR, NOT, NAND, NOR,XOR using Verilog.

## TWO INPUT AND GATE:-

### Implementation Code:-

```
module and_gate(  
    input a,  
    input b,  
    output c  
);  
and(c,a,b);  
endmodule
```

### Simulation Code:-

```
module and_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire c;  
  
    // Instantiate the Unit Under Test (UUT)  
    and_gate uut (  
        .a(a),  
        .b(b),  
        .c(c)  
    );  
  
    initial begin  
        // Initialize Inputs  
        a = 0;  
        b = 0;  
  
        // Wait 100 ns for global reset to finish  
        #100;  
        b=1;  
        #100;  
        a=1;  
        b=0;  
        #100;  
        b=1;
```

```


// Add stimulus here

end
initial
$monitor("a=%d || b=%d || c=%d",a,b,c);

endmodule

```

### Output:-



## **TWO INPUT OR GATE:-**

### **Implementation Code:-**


```
module or_gate(  
    input a,  
    input b,  
    output c  
);  
or(c,a,b);  
endmodule
```

### **Simulation Code:-**

```
module or_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire c;  
  
    // Instantiate the Unit Under Test (UUT)  
    or_gate uut (  
        .a(a),  
        .b(b),  
        .c(c)  
    );  
  
    initial begin  
        // Initialize Inputs  
        a = 0;  
        b = 0;  
  
        // Wait 100 ns for global reset to finish  
        #100;  
        b=1;  
        #100;  
        a=1;  
        b=0;  
        #100;  
        b=1;  
  
        // Add stimulus here  
  
    end  
    initial  
        $monitor("a=%d || b=%d || c=%d",a,b,c);
```

Endmodule

## Output:-



## **NOT GATE:-**


### **Implementation Code:-**

```
module not_gate(  
    input a,  
    output b  
);  
not(b,a);  
endmodule
```

### **Simulation Code:-**

```
module not_sim;  
  
    // Inputs  
    reg a;  
  
    // Outputs  
    wire b;  
  
    // Instantiate the Unit Under Test (UUT)  
    not_gate uut (  
        .a(a),  
        .b(b)  
    );  
  
    initial begin  
        // Initialize Inputs  
        a = 0;  
  
        // Wait 100 ns for global reset to finish  
        #100;  
        a=1;  
  
        // Add stimulus here  
  
    end  
initial  
    $monitor("a=%d b=%d",a,b);  
endmodule
```

## Output:-



## TWO INPUT NAND GATE:-

### Implementation Code:-


```
module nand_gate(  
    input a,  
    input b,  
    output c  
>);  
nand(c,a,b);  
endmodule
```

### Simulation Code:-

```
module nand_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire c;  
  
    // Instantiate the Unit Under Test (UUT)  
    nand_gate uut (  
        .a(a),  
        .b(b),  
        .c(c)  
>);  
  
    initial begin  
        // Initialize Inputs
```

```
a = 0;  
b = 0;  
  
// Wait 100 ns for global reset to finish  
#100;  
  
b=1;  
#100;  
  
a=1;  
  
b=0;  
#100;  
  
b=1;  
  
// Add stimulus here  
  
end  
initial  
$monitor("a=%d || b=%d || c=%d",a,b,c);  
  
endmodule
```

## Output:-



## TWO INPUT NOR GATE:-

### Implementation Code:-

```
module nor_gate(  
    input a,  
    input b,  
    output c  
)  
nor(c,a,b);  
  
endmodule
```

### Simulation Code:-

```
module nor_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire c;  
  
    // Instantiate the Unit Under Test (UUT)  
    nor_gate uut (  
        .a(a),  
        .b(b),  
        .c(c)  
    );  
  
    initial begin  
        // Initialize Inputs
```

```
a = 0;  
b = 0;  
  
// Wait 100 ns for global reset to finish  
#100;  
  
b=1;  
#100;  
  
a=1;  
  
b=0;  
#100;  
  
b=1;  
  
// Add stimulus here
```


```
end
```

```
initial
```

```
$monitor("a=%d || b=%d || c=%d",a,b,c);
```

```
endmodule
```

## Output:-



## TWO INPUT X-OR GATE:-

### Implementation Code:-


```
module xor_gate(  
    input a,  
    input b,  
    output c  
)  
xor(c,a,b);  
  
endmodule
```

### Simulation Code:-

```
module xor_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire c;  
  
    // Instantiate the Unit Under Test (UUT)  
    xor_gate uut (  
        .a(a),  
        .b(b),  
        .c(c)  
    );  
  
    initial begin
```

```
// Initialize Inputs  
a = 0;  
  
b = 0;  
  
// Wait 100 ns for global reset to finish  
#100;  
  
b=1;  
  
#100;  
  
a=1;  
  
b=0;  
  
#100;  
  
b=1;  
  
// Add stimulus here  
  
end  
initial  
$monitor("a=%d || b=%d || c=%d",a,b,c);  
  
endmodule
```

## Output:-



## Experiment No.2

Design of Half Adder & Full Adder circuit using Verilog.

### HALF ADDER

#### Implementation Code:-

```
module half_adder(  
    input a,  
    input b,  
    output sum,  
    output carry  
)  
  
    xor(sum,a,b);  
    and(carry,a,b);  
  
endmodule
```

#### Simulation Code:-

```
module half_adder_sim;  
  
    // Inputs  
    reg a;  
    reg b;  
  
    // Outputs  
    wire sum;  
    wire carry;  
  
    // Instantiate the Unit Under Test (UUT)  
    half_adder uut (  
        .a(a),
```

```

        .b(b),
        .sum(sum),
        .carry(carry)
    );

initial begin
    // Initialize Inputs
    a = 0;
    b = 0;

    // Wait 100 ns for global reset to finish
    #100;
    b=1;
    #100;
    a=1;
    b=0;
    #100;
    b=1;


    // Add stimulus here
end

initial
$monitor("a=%d b=%d sum=%d carry=%d",a,b,sum,carry);

endmodule

```

## Output:-



## FULL ADDER:-

Implementation Code:-

```
module full_adder(
    input a,
    input b,
    input c,
    inout d,
    output sum,
    inout f,
    inout g,
    output carry
);
    xor(d,a,b);
    xor(sum,c,d);
    and(f,a,b);
    and(g,c,d);
    or(carry,f,g);
endmodule
```

## Simulation Code:-

```
module full_adder_sim;
    // Inputs
    reg a;
    reg b;
    reg c;
    // Outputs
    wire sum;
```

```
wire carry;

// Bidirs
wire d;
wire f;
wire g;

// Instantiate the Unit Under Test (UUT)


full_adder uut (
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .sum(sum),
    .f(f),
    .g(g),
    .carry(carry)
);

initial begin
    // Initialize Inputs
    a = 0;
    b = 0;
    c = 0;

    // Wait 100 ns for global reset to finish
    #100;
    c=1;
    #100;
    b=1;
```

```
c=0;  
#100;  
c=1;  
#100;  
a=1;  
b=0;  
c=0;  
#100;  
c=1;  
#100;  
b=1;  
c=0;  
#100;  
c=1;  
// Add stimulus here  
  
end  
initial  
$monitor("a=%d b=%d c=%d sum=%d carry=%d",a,b,c,sum,carry);  
  
endmodule
```

## Output:-



# Experiment No.3

Design of Half Subtractor circuit using Verilog.

## HALF SUBTRACTOR

### Implementation Code:-

```
module half_subtractor(
    input a,
    input b,
    output diff,
    output borr,
    inout c
);
    xor(diff,a,b);
    not(c,a);
    and(borr,b,c);
endmodule
```

### Simulation Code:-

```
module half_subtractor_sim;
    // Inputs
    reg a;
    reg b;

    // Outputs
    wire diff;
    wire borr;

    // Bidirs
```

```

wire c;

// Instantiate the Unit Under Test (UUT)

half_subtractor uut (
    .a(a),
    .b(b),
    .diff(diff),
    .borrow(borrow),
    .c(c)
);

initial begin

    // Initialize Inputs

    a = 0;
    b = 0;

    // Wait 100 ns for global reset to finish

    #100;
    b=1;
    #100;
    a=1;
    b=0;
    #100;
    b=1;

    // Add stimulus here


end

initial
$monitor("a=%d b=%d difference=%d borrow=%d",a,b,diff,borrow);

```

```
endmodule
```

## Output:-



## Experiment No.4

Solve De-Morgan's law using Verilog.

**1<sup>ST</sup> LAW** *Not (A and B)* is the same as *Not A or Not B*.

### Implementation Code:-

```
module first_law(
    input a,
    input b,
    inout c,
    inout d,
    output lhs,
    output rhs
);
    nand(lhs,a,b);
    not(c,a);
    not(d,b);
    or(rhs,c,d);
endmodule
```

### Simulation Code:-

```
module frist_law_sim;
    // Inputs
    reg a;
    reg b;

    // Outputs
    wire lhs;
    wire rhs;

    // Bidirs
    wire c;
    wire d;

    // Instantiate the Unit Under Test (UUT)
```

```

first_law uut (
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .lhs(lhs),
    .rhs(rhs)
);

initial begin
    // Initialize Inputs
    a = 0;
    b = 0;


    // Wait 100 ns for global reset to finish
    #100;
    b=1;
    #100;
    a=1;
    b=0;
    #100;
    b=1;

    // Add stimulus here
end

initial
    $monitor("a=%d b=%d lhs=%d rhs=%d",a,b,lhs,rhs);
endmodule

```

## Output:-



**2<sup>ND</sup> LAW Not (A or B) is the same as Not A and Not B**

## Implementation Code:-

```
module second_law(  
    input a,  
    input b,  
    inout c,  
    inout d,  
    output lhs,  
    output rhs  
);  
  
    nor(lhs,a,b);  
    not(c,a);  
    not(d,b);  
);
```

```

and(rhs,c,d);
endmodule

Simulation Code:-

module second_law_sim;

// Inputs
reg a;
reg b;

// Outputs
wire lhs;
wire rhs;

// Bidirs
wire c;
wire d;

// Instantiate the Unit Under Test (UUT)

second_law uut (
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .lhs(lhs),
    .rhs(rhs)
);

initial begin
    // Initialize Inputs

```

```

a = 0;

b = 0;

// Wait 100 ns for global reset to finish

#100;

b=1;

#100;

a=1;

b=0;

#100;

b=1;

// Add stimulus here

end


initial

$monitor("a=%d b=%d lhs=%d rhs=%d",a,b,lhs,rhs);

endmodule

```

## Output:-



## Experiment No.5

Simulation and verification of 8 bit adder circuit using Verilog.

### 8 BIT ADDER:-

#### Implementation Code:-

```
module adder_8_bit(
    input [7:0] a,
    input [7:0] b,
    output co,
    output [7:0] s
);
    assign{co,s}=a+b;
endmodule
```

#### Simulation Code:-


```
module adder_8_bit_sim;
// Inputs
reg [7:0] a;
reg [7:0] b;

// Outputs
wire co;
wire [7:0] s;

// Instantiate the Unit Under Test (UUT)
adder_8_bit uut (
    .a(a),
    .b(b),
```

```
.co(co),  
.s(s)  
initial begin  
    // Initialize Inputs  
    a = 0;  
    b = 0;  
  
    // Wait 100 ns for global reset to finish  
    #100;  
    a=8'b11110000;  
    b=8'b00001111;  
    // Add stimulus here  
  
end  
initial  
$monitor("a=%b b=%b co=%b s=%b",a,b,co,s);  
  
endmodule
```

## Output:-



## Experiment No.6

Simulation and verification of 8 to 3 Decoder using Verilog.

### 8 TO 3 DECODER:-

#### Implementation Code:-

```
module decoder_3to8_using_switch(
    input [2:0] s,
    output reg [7:0] d
);
    always@(s,d)
        case(s)
            3'b000 : d = 8'b00000001;
            3'b001 : d = 8'b00000010;
            3'b010 : d = 8'b000000100;
            3'b011 : d = 8'b00001000;
            3'b100 : d = 8'b00010000;
            3'b101 : d = 8'b00100000;
            3'b110 : d = 8'b01000000;
            3'b111 : d = 8'b10000000;
        default:$monitor("Wrong Display");
    endcase
endmodule
```

#### Simulation Code:-

```
module decoder_3to8_using_switch_sim;
    // Inputs
    reg [2:0] s;
    // Outputs
```

```
wire [7:0] d;

// Instantiate the Unit Under Test (UUT)

decoder_3to8_using_switch uut (
    .s(s),
    .d(d)
);

integer i;

initial begin

    // Initialize Inputs

    s = 0;

    // Wait 100 ns for global reset to finish

    #100;

    for(i=1;i<8;i=i+1)

        #100

        s=i;


    // Add stimulus here

end

initial $monitor("s=%b\t d=%b",s,d);

endmodule
```

## Output:-



## Experiment No.7

Simulation and verification of 4 to 1 Multiplexer using Verilog.

### 4 TO 1 MULTIPLEXER

#### Implementation Code:-

```
module multiplexer_2t01_using_switch(
    input [1:0] s,
    input [3:0] a,
    output reg d
);
    always@(s)
        case(s)
            0:d=a[0];
            1:d=a[1];
            2:d=a[2];
            3:d=a[3];
        endcase
endmodule
```

#### Simulation Code:-

```
module multiplexer_2to1_using_switch_sim;
// Inputs
reg [1:0] s;
reg [3:0] a;
// Outputs
wire d;
```

```

// Instantiate the Unit Under Test (UUT)

multiplexer_2t01_using_switch uut (
    .s(s),
    .a(a),
    .d(d)
);

integer i;

initial begin
    // Initialize Inputs
    s = 0;
    a = 4'b1010;
    for(i=1;i<4;i=i+1)
        #100 s=a[i];

    // Wait 100 ns for global reset to finish
    #100;


    // Add stimulus here
end

initial
$monitor("a=%b s=%b d=%b",a,s,d);

endmodule

```

## Output:-



## Experiment No.8

Test 4 bit ALU using Verilog.

### 4 BIT ALU

#### Implementation Code:-

```
module alu_4_bit(
    input [3:0] a,
    input [3:0] b,
    input [1:0] f,
    output reg [3:0] y
);
    always@(a or b or f)
    begin
        case(f)
            2'b00:y=a+b;
            2'b01:y=a-b;
            2'b10:y=a&b;
            2'b11:y=a^b;
            default:y=4'b0000;
        endcase
    end
endmodule
```

#### Simulation Code:-

```
module alu_4_bit_sim;
    // Inputs
    reg [3:0] a;
    reg [3:0] b;
```

```
reg [1:0] f;

// Outputs

wire [3:0] y;

// Instantiate the Unit Under Test (UUT)

alu_4_bit uut (
    .a(a),
    .b(b),
    .f(f),
    .y(y)
);

initial begin
    // Initialize Inputs
    a = 2'b00;
    b = 2'b01;
    f = 2'b00;


    // Wait 100 ns for global reset to finish
    #100;
    f = 2'b01;
    #100
    f = 2'b10;
    #100
    f = 2'b11;

    // Add stimulus here
end
```

```
initial  
$monitor("a=%b b=%b f=%b y=%b",a,b,f,y);
```

```
endmodule
```

## Output:-



# Experiment No.9

Explain the functioning of RAM and ROM.

## 4 BIT RAM

### Implementation Code:-

```
module ram_4_bit(
    input clk,
    input en,
    input wr,
    input [3:0] di,
    input [4:0] addr,
    output reg [3:0] dout
);
reg[3:0] RAM[31:0];
always@(clk)begin
    if(en)begin
        if(wr)begin
            RAM[addr]<=di;
        end
        dout<=RAM[addr];
    end
end
endmodule
```

### Simulation Code:-

```
module ram_4_bit_sim;
```

```

// Inputs
reg clk;
reg en;
reg wr;
reg [3:0] di;
reg [4:0] addr;

// Outputs
wire [3:0] dout;

// Instantiate the Unit Under Test (UUT)
ram_4_bit uut (
    .clk(clk),
    .en(en),
    .wr(wr),
    .di(di),
    .addr(addr),
    .dout(dout)
);


initial begin
    // Initialize Inputs
    clk = 0;
    en = 1;
    wr = 0;
    di = 0;
    addr = 4'b0000;

    // Wait 100 ns for global reset to finish
    #100;

```

```
clk = 1;  
wr = 1;  
di = 4'b0110;  
#100;  
clk = 0;  
di = 4'b1110;  
addr = 4'b0001;  
#100;  
clk = 1;  
wr = 0;  
addr = 4'b0000;  
#100;  
clk = 0;  
addr = 4'b0001;  
  
end  
initial  
$monitor("Enable=%b Write=%b Address=%b Data=%b",en,wr,addr,(wr)?di:dout);  
  
Endmodule
```

## Output:-



## 4 BIT ROM

### Implementation Code:-

```
module rom_4_bit(  
    input clk,  
    input en,  
    input [3:0] addr,  
    output reg [3:0] data  
);  
  
always@(clk)begin  
    if(en)begin
```

```

    case(addr)
        4'b0000:data<=4'b0010;
        4'b0001:data<=4'b1100;
        4'b0010:data<=4'b1111;
        default:data<=4'b0000;
    endcase
end
endmodule

```

### **Simulation Code:-**

```

module rom_4_bit_sim;

// Inputs
reg clk;
reg en;
reg [3:0] addr;

// Outputs
wire [3:0] data;

// Instantiate the Unit Under Test (UUT)
rom_4_bit uut (
    .clk(clk),
    .en(en),
    .addr(addr),
    .data(data)
);

```

```
initial begin
    // Initialize Inputs
    clk = 0;
    en = 1;
    addr = 4'b0000;

    // Wait 100 ns for global reset to finish
    #100;
    clk = 1;
    addr = 4'b0001;
    #100;
    clk = 0;
    addr = 4'b0010;
    #100;
    clk = 1;
    en = 0;
    addr = 4'b0001;
    #100;
    clk = 0;
    en = 1;
    addr = 4'b1111;

end
initial
$monitor("Clock=%b Enable=%b Address=%b Data=%b",clk,en,addr,data);
endmodule
```

## Output:-

