
CUDA-Q circuit counts: routing correction and a first hybrid test
Plaquette — physical PEC
Plaquette — encoded references
Termwise Strang — physical PEC
Termwise Strang — encoded references
log₁₀ Q required within one week
Lattice side L
▲ exceeds plotted range; full values in CSV
v1 gate/depth proxy
Compiled JW; idle p / layer
Compiled JW; idle p / 100 ns
Greedy fSWAP; idle p / 100 ns
FT: analytical T fit
FT: CUDA-Q T count
STAR: all angles injected
Hybrid: fixed angles distilled
τ = 1, r = 4; 1% relative at D* = 0.1 (ε = 0.001); p = 10⁻³; full-lattice PEC
Physical path is executable NN routing, not optimized. Encoded timing/factories remain reference models.