

SISTEMAS DIGITALES

ARITHMETIC-LOGIC UNIT

Victor Moreno Arribas

Jorge Albendea Pizarro







Minecraft multiplication ALU module



Select the slide you want to see.







Options:

1. You can download the image.

Click para descargar la imagen 👈



2. In the next slide, i tried to make the image as big as posible.



What would the output be if all of the data inputs are 'Z'?


How well do you think your code reflects the real behavior of a multiplexor built with NAND gates?


In the simulation with the undefined data inputs ('Z') we get a set output because it considers the output to be disconnected.

The code does not reflect the real behavior of a multiplexor because when the data inputs are undefined there would be an undefined output, but this does not mean that there is no output (that is disconnected) it just mean its undefined.

The output of a multiplexor that receives a set of undefined inputs should get an output that has an undefined value.

When we run the simulation we observe that the output didn't get any value during the whole period of simulation, we tried with different times of simulation but in all of them the output wasn't on the screen. So our multiplexor doesn't have a real behavior.






Options:

1. You can download the image.

Click para descargar la imagen 👈



2. In the next slide, i tried to make the image as big as posible.







Explain which combinations of the control signals (values of the CTi) are needed to perform each of the operations tested and which values would be needed to test the logical NAND function.

We have 6 control signals from 5 downto 0. We can have $2^6 = 64$ combinations.

In the test the control signals were established for: AND at 001000, OR at 001110, XOR at 000110, ADD at 100000 and for SUB at 110000.






The final value of R is 001, when that happens A still has a value of 101 but B has changed to 011.

As we can observe in the image, the R value is obtained at the yellow line which is **857500 ps = 857 ns** but is just one of the posible times, because we could have positioned the yellow line a Little bite more to the right.

	4								[1]	
	, 101	(), 101	-3	X -3	AND					8720000 ps
		()()(001		(1						872
ŀ		\ \ \		() (1	SUB	"] 				8700000 ps
ŀ					Q					
ŀ		1001),1	ADD					8680000 ps
l		101		(-3	0 R					8640000 ps 8660000 ps 8680000 ps 8700000 ps 8700000 ps 8700000 ps
										8660000 ps
	, 100	() 100	4	13.4	AND	<u> </u> +-				8640000 ps
		(,010		(),2						_
		()()		2	SUB					8620000 ps
		000)(0	ADD					n managaran sa
l)(000		>	A					8600000
		(111		<u>:</u>	O R					8580000 ps 860000 ps 8620000 ps
Ц			Ш			$\parallel \downarrow$				
	011	()(001	3	П	AND	 				0 ps
										8540000 ps 8560000 ps
) (011	₩) \3	ADD SUB					0000 ps
	101	1111	2	-1	ADL					854




Staring with A=010 and B=100, so translated to decimal A=2 and B=-4 because is in 2'complements (B starts by 1 so its negative). Then Rnum is -2 because Anum + Bnum = 2 + (-4) = -2 which translated to 2'complement is R=110 as we can observe.

Doing the sum there is no carry so Cfinal = 0 and there is no overflow either.




Do the exactly the same thing but for the SUBtract function with A = 010 and B = 001. Explain the values of Rnum, the Overflow and the final carry Cfinal.



Now we have A=010 and B=001. Now Anum = 2 and Bnum = 1. After the SUB we obtained R=001 which equal to Rnum = 1.


The Cfinal is active or '1' because in the operation 0-1 at the beginning we obtained a carry value of '1' while the overflow stills on '0' again.

Get a screenshot in which the circuit is adding and there is an overflow (place the cursor marking the overfow). Explain why such overflow is generated.



As we can there is an overflow because the overflow signal is activated. That overflow is given because the result of the sum of 001 + 011 is over the range of representation.

Get a screenshot in which the circuit is subtracting and there is an overflow (place the cursor marking the overfow). Explain why such overflow is generated.



Now we started with A=001 and 001 which translates to Anum=1 and Bnum=1. The overflow signal only has sense when we are treating signed data, so in this case the overflow is activated once the Rnum should obtain the -5 value, but that can't be represented with one sign bit and two value bits.



CAMPUS DE EXCELENCIA INTERNACIONAL



E.T.S. de Ingenieros Informaticos

