BIOS Bootkits

Agenda


- Leveraging user-space paths
- Analyzing motherboards
- Identifying peripherals
- PCI, LPC, SPI Communication
- Reading from the SPI Flash
- The Reset Vector address
- UEFI vs Legacy BIOS
- UEFI Phases
- Summary

The x86 Modes


Power On Real Mode (16 Bit) **Protected Mode (32 Bit)** Virtual 8086 Long Mode (64 Bit) **Compatibility Mode**

System Management Mode

Protection Rings



EFLAGS Register



IOPL (I/O Privilege Level) - Indicates the I/O privilege level of the currently running program or task. The **current privilege level (CPL)** of the currently running program or task must be less than or equal to the I/O privilege level to access the I/O address space. The POPF and IRET instructions can modify this field only when operating at a CPL of 0.


I/O Instructions

How to set IOPL bits


- In Linux, use the iopl(3) function
- In Windows, use the NtSetInformationProcess(...) function

•

The Architecture



The Architecture



PCI Configuration MMIO Registers

CFGADR 0xCF8



31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CFGDAT 0xCFC

Value

Example

Device(0x1, 0x2, 0x3), Register(0x4)

LPC Controller (00.1F.00)

Is at address 0x00, 0x1F, 0x00

• Bus: 0x00

Device: 0x1F


Function: 0x00

Contains an interesting register called RCBA (0xF0)


Offset: 0xF0

Root Complex Base Address

RCBA (Root Complex Base Address Register) - 0xF0




Root Complex Register Block



- Contains SPI Registers (at offset SPIBAR)
- Is mapped at some Physical address
 - /dev/mem in Linux
 - mmap syscall
- Pointed by the RCBA which is in LPC Controller
- The size is 16KB

SPI Base Address



- The offset starting from RCRB beginning
- Points to SPI register block
- Is a hard-coded offset (based on PCH, ICH etc. version)

```
u32 lpc_adr;
lpc_adr = (1 << 31) | (0x00 << 16) | (0x1F << 11) | (0x00 << 8) | 0xF0;
outl(lpc_adr, CFGADR);
u32 rcba;
rcba = inl(CFGDAT);
int mem;
mem = open("/dev/mem", O_RDWR);
void *rcrb;
rcrb = mmap(NULL, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED, mem, rcba & 0xFFFFC000);
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
```

Read RCBA from the LPC Controller

```
u32 lpc_adr;
lpc_adr = (1 << 31) | (0x00 << 16) | (0x1F << 11) | (0x00 << 8) | 0xF0;
outl(lpc_adr, CFGADR);
u32 rcba;
rcba = inl(CFGDAT);
int mem;
mem = open("/dev/mem", O_RDWR);
void *rcrb;
rcrb = mmap(NULL, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED, mem, rcba & 0xFFFFC000);
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
```

```
u32 lpc_adr;
lpc_adr = (1 << 31) | (0x00 << 16) | (0x1F << 11) | (0x00 << 8) | 0xF0;
outl(lpc_adr, CFGADR);
u32 rcba;
                      Ask OS to give us a virtual address for that RCBA address
rcba = inl(CFGDAT);
int mem;
mem = open("/dev/mem", O_RDWR);
void *rcrb;
rcrb = mmap(NULL, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED, mem, rcba & 0xFFFFC000);
void *spirb;
```

spirb = ((u8*)rcrb + 0x3800);

```
u32 lpc_adr;
lpc_adr = (1 << 31) | (0x00 << 16) | (0x1F << 11) | (0x00 << 8) | 0xF0;

outl(lpc_adr, CFGADR);

u32 rcba;
rcba = inl(CFGDAT);

int mem;
mem = open("/dev/mem", O_RDWR);

void *rcrb;
rcrb = mmap(NULL, 0x4000, PROT_READ | PROT_WRITE, MAP_SHARED, mem, rcba & 0xFFFFC000);</pre>
```

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
```


Move RCRB by SPIBAR to get the SPI Registers

SPI Registers

- HSFSTS: Hardware Sequencing Flash Status Register
- HSFCTL: Hardware Sequencing Flash Control Register
- FADDR: Flash Address Register
- FDATAx: Flash Data Register [0..15]

• ...


The HSFSTS (0x04) Register



- SCIP: SPI Cycle In Progress. Set by the HW. Can be used to check the status
- AEL: Access Error Log. Needs to be cleared. Can be used to check errors
- FCERR: Flash Cycle Error. Needs to be cleared. Can be used to check errors
- FDONE: Flash Cycle Done. Tells whether the operation is done or not

• ...

The HSFCTL (0x06) Register



- FDBC: Block count. The value is zero based.
- FCYCLE: 0b00 is read and 0b10 is write
- **FGO**: Start the operation

•

The FADDR/FDATAx Registers





FDATAX 0x10+

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Data

- FLA: Flash Linear Address
- •

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr += 64) {
       u16 hsfsts;
       hsfsts = \frac{*(u16*)((u8*)spirb + 0x04)}{(u8*)spirb}
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
       faddr &= 0xFE000000;
       faddr |= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl;
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
       *(u16*)((u8*)spirb + 0x06) = hsfctl;
       // print FDATAx values
```

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr += 64) {
       u16 hsfsts;
       hsfsts = *(u16*)((u8*)spirb + 0x04);
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
       faddr &= 0xFE000000;
       faddr |= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl:
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
       *(u16*)((u8*)spirb + 0x06) = hsfctl;
       // print FDATAx values
```

From 0x0000 to 0x1000, 64 byte blocks

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr += 64) {
       u16 hsfsts;
       hsfsts = *(u16*)((u8*)spirb + 0x04);
                                                      Clear status bits
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
       faddr &= 0xFE000000;
       faddr |= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl;
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
       *(u16*)((u8*)spirb + 0x06) = hsfctl;
       // print FDATAx values
```

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr += 64) {
       u16 hsfsts;
       hsfsts = *(u16*)((u8*)spirb + 0x04);
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
                                                      Set the address
       faddr &= 0xFE000000;
       faddr|= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl;
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
       *(u16*)((u8*)spirb + 0x06) = hsfctl;
       // print FDATAx values
```

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr += 64) {
       u16 hsfsts;
       hsfsts = *(u16*)((u8*)spirb + 0x04);
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
       faddr &= 0xFE000000;
       faddr|= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl;
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
```

READ request, set the block length and go

(u16)((u8*)spirb + 0x06) = hsfctl;

```
void *spirb;
spirb = ((u8*)rcrb + 0x3800);
for (u32 addr = 0; addr \leq 0x1000; addr \neq 64) {
       u16 hsfsts;
       hsfsts = \frac{*(u16*)((u8*)spirb + 0x04)}{(u8*)spirb}
       // clear FCERR, AEL, FDONE bits
       hsfsts &= \sim ((1 << 2) | (1 << 1) | (1 << 0));
       *(u16*)((u8*)spirb + 0x04) = hsfsts;
       u32 faddr;
       faddr = *(u32*)((u8*)spirb + 0x08);
       faddr &= 0xFE000000;
       faddr |= addr;
       *(u32*)((u8*)spirb + 0x08) = faddr;
       u16 hsfctl;
       hsfctl = *(u16*)((u8*)spirb + 0x06);
       hsfctl &= ~(0b11 << 1); // READ request
       hsfctl |= ((64 – 1) << 8) | (1 << 0); // FGO, FDBC
       *(u16*)((u8*)spirb + 0x06) = hsfctl;
                                                   Print, dump ....
       // print FDATAx values
```

The Final BIOS Dump File

- The FDATAx should contain the actual BIOS data
 - It can be reverse engineered
- The WRITE command can be used to patch some areas
- But to keep the malware persistent, we have to understand the internal workings of the BIOS

The Flash ROM

SPI FLASH

RESET

16 bytes

UEFI vs Legacy BIOS

- Unified Extensible Firmware Interface (UEFI) is standardized
- EDK II is a generic reference implementation
- IBVs and OEMs extend it on their own
- UEFI was started in 2005
- Nowadays almost every x86 machine has an UEFI firmware installed

The Flash Regions

Flash Descriptor

BIOS Region

ME Region

GbE Region

The FREGx Registers

- They are in SPIRB (RCRB + SPIBAR)
- Point to regions in the flash memory
- They have predefined meanings
 - FREG0: Flash Descriptor
 - FREG1: BIOS Descriptor
 - FREG2: ME Descriptor
 - FREG3: GbE Descriptor
 - FREG4: Platform Data
- The special address 0x1FFF indicates that the region is not being used

FREGx Registers

Flash Region Register X - 0x54+

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Region Limit


Region Base

- Region Base: needs to be shifted left by 12
- Region Limit: needs to be shifted right by 4

BOOT Phases

SEC	PEI	DXE	BDS	TSL	RT	AL .
Pre Verifier	HW Init	EFI Drivers	Boot Manager Manager	Boot Loader		
Power On				OS Boot		Shutdown

The Firmware Volumes



Definitions

```
typedef struct {
    UINT8 ZeroVector[16];
    EFI_GUID FileSystemGuid;
    UINT64 FvLength;
    UINT32 Signature;
    EFI_FVB_ATTRIBUTES_2 Attributes;
    UINT16 HeaderLength;
    UINT16 Checksum;
    UINT16 ExtHeaderOffset;
    UINT8 Reserved[1];
    UINT8 Revision;
    EFI_FV_BLOCK_MAP BlockMap[];
} EFI_FIRMWARE_VOLUME_HEADER;
```

```
EFI_GUID Name;

EFI_FFS_INTEGRITY_CHECK IntegrityCheck;

EFI_FV_FILETYPE Type;

EFI_FFS_FILE_ATTRIBUTES Attributes;

UINT8 Size[3];


EFI_FFS_FILE_STATE State;

} EFI_FFS_FILE_HEADER;
```

```
typedef struct {
        UINT8 Size[3];
        EFI_SECTION_TYPE Type;
} EFI_COMMON_SECTION_HEADER;
```

- First file can be found at Volume Start + HeaderLength
- Consecutive files can be found by moving Size amount
- Similarly file sections can be found by using the section Size
- The core files are PE or TE formatted files

The Result



Entry Point

The UEFI Images

- Drivers: Stays in the System Memory
 - Service Drivers: Provides Protocols
 - Boot Service: Removed after Boot Loader exits
 - Runtime: Remains after Boot Loader exits
 - Initialization Drivers: Performs Platform initialization
 - •
- Applications: Cleanup is performed after exit
 - Boot Loaders: Grub, Winbmgr etc.
 - EFI Shell Commands: Utility tools
 - ...

The UEFI Image Entry

- The entry point accepts 2 arguments
- The ImageHandle, firmware installed handle
- The **SystemTable**, a pointer to service APIs and more

The System Table

```
typedef struct {
        EFI TABLE HEADER
                                           Hdr:
        CHAR16
                                           *FirmwareVendor;
                                           FirmwareRevision;
        UINT32
        EFI HANDLE
                                           ConsoleInHandle;
        EFI_SIMPLE_TEXT_INPUT_PROTOCOL
                                            *ConIn:
        EFI HANDLE
                                           ConsoleOutHandle;
        EFI SIMPLE TEXT OUTPUT PROTOCOL
                                           *ConOut;
                                           StandardErrorHandle;
        EFI HANDLE
        EFI_SIMPLE_TEXT_OUTPUT_PROTOCOL
                                           *StdErr:
        EFI RUNTIME SERVICES
                                           *RuntimeServices; <
                                                                                        Runtime APIs
        EFI BOOT SERVICES
                                           *BootServices;
                                                                                          Boot APIs
        UINTN
                                           NumberOfTableEntries:
        EFI_CONFIGURATION_TABLE
                                           *ConfigurationTable;
EFI SYSTEM TABLE;
```

The Runtime Services

```
typedef struct {
        EFI TABLE HEADER
                                          Hdr:
                                          GetTime:
        EFI GET TIME
        EFI SET TIME
                                          SetTime;
        EFI GET WAKEUP TIME
                                          GetWakeupTime;
        EFI_SET_WAKEUP_TIME
                                          SetWakeupTime;
        EFI_SET_VIRTUAL_ADDRESS_MAP
                                          SetVirtualAddressMap;
        EFI CONVERT POINTER
                                          ConvertPointer;
        EFI GET VARIABLE
                                          GetVariable; ◀
                                                                  Allows OS to change EFI Vars
                                          GetNextVariableName;
        EFI GET NEXT VARIABLE NAME
        EFI SET VARIABLE
                                          SetVariable;
        EFI_GET_NEXT_HIGH_MONO_COUNT
                                          GetNextHighMonotonicCount;
        EFI RESET SYSTEM
                                          ResetSystem:
        EFI UPDATE CAPSULE
                                          UpdateCapsule;
                                                                    Allows updating the Firmware
        EFI QUERY CAPSULE CAPABILITIES
                                          QueryCapsuleCapabilities;
                                          QueryVariableInfo;
        EFI_QUERY_VARIABLE_INFO
FI RUNTIME SERVICES:
```

The Boot Services

```
typedef struct {
   EFI TABLE HEADER
                                                   Hdr;
    EFI_INSTALL_PROTOCOL_INTERFACE
                                                   InstallProtocolInterface;
    • • •
                                                   HandleProtocol;
    EFI_HANDLE_PROTOCOL
   EFI IMAGE LOAD
                                                   LoadImage;
    EFI_IMAGE_START
                                                   StartImage;
    EFI EXIT BOOT SERVICES
                                                   ExitBootServices;
    EFI OPEN PROTOCOL
                                                   OpenProtocol;
    EFI CLOSE PROTOCOL
                                                   CloseProtocol;
    EFI LOCATE PROTOCOL
                                                   LocateProtocol;
EFI BOOT SERVICES;
```

The UEFI Protocols

- Serve as Library APIs
- There are predefined APIs which can be used at the beginning
- Drivers can create their own interfaces
- They're used to abstract away from the hardware
- Identified by a GUID
- They **HAVE** to contain the GUID, but Functions and/or Data is optional

UEFI Application example

```
EFI STATUS EFIAPI UefiMain(
   EFI_HANDLE ImageHandle,
   EFI_SYSTEM_TABLE *SystemTable)
   MY_INTERFACE *MyInterface;
   SystemTable → BootServices → LocateProtocol(
       MY_PROTOCOL_GUID,
       NULL,
       &MvInterface);
   MyInterface → MyFunction 0();
   return EFI SUCCESS;
```

Questions?

LinkedIn: Hrant Tadevosyan, Levon Martirosyan

Email: hrant.tadevosyan@protonmail.com, levonmartirosyan2019@gmail.com

GitHub: https://github.com/0x0000z3r0/bios

Website: astronaut.am

