

AC7915B6A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.0

Date: 2022.01.22

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC7915B6A Features

High performance 32-bit RISC CPU

- Double core RISC 32-bit CPU(Support FPU)
- 24KB D-Cache 6 way, 32KB I-Cache 8way
- DC-320MHz operation
- 128 Vectored interrupts
- Four Levels interrupt priority

Image Signal Processor

- Support DVP and BT656 interface timing
- Support YUV422 format (Input)
- Support YUV422 and YUV420 format (Output)
- Support 720p@30fps input size

Flexible I/O

- 37 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level Schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- FUSB 1.1 OTG controller
- Audio interface supports IIS, left adjusted, right adjusted and DSP mode
- Multi-function 32-bit timers, support capture and PWM mode
- 16-bit PWM generator for motor driving
- Three full-duplex advanced UART
- Three SPI interface supports host and device mode
- Two SD Card Host controller
- One IIC interface supports host and device mode
- One SPDIF receiving interface without analog amplify

- Quadrate decoder
- Watchdog
- One Crystal Oscillator
- Eleven channels 10-bit ADC
- Power-on reset
- Embedded PMU support low power mode

Bluetooth Feature

- CMOS single-chip fully-integrated radio and baseband
- Compliant with Bluetooth V5.0+BR+EDR+BLE specification
- Bluetooth Piconet and Scatternet support
- Meet class2 and class3 transmitting power requirement
- Support GFSK and $\pi/4$ DQPSK all packet types
- Provides +15dbm transmitting power
- Receiver with -93dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smf\att\gap\gatt\rfcomm\sdpl2cap profile

WIFI Feature

- Support all mandatory IEEE 802.11b data rates of 1, 2, 5.5 and 11 Mbps, all 802.11g payload data rates of 6, 9, 12, 18, 24, 36, 48 and 54 Mbps, as well as 802.11n MCS0~MCS7, MCS32, 20MHz/40MHz BW, 800ns and 400ns guard interval.
- Support advanced 1x1 802.11n features:
 - Full / Half Guard Interval
 - Frame Aggregation
 - Reduced Inter-frame Space (RIFS)
 - Space Time Block Coding (STBC)
 - Greenfield mode
- Support WEP/WPA-PSK(TKIP/CCMP)/WPA2-PSCK/AES256/AES128/SHA256/SHA128
- Support apply to AP/STA

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| | | |
|--------------------|----|-----|
| Transmitter power: | | |
| DSSS 1M/S | 17 | dBm |
| MCS0 | 16 | dBm |
| MCS7 | 13 | dBm |

| | | |
|-----------------------|-----|-----|
| Receiver sensitivity: | | |
| DSSS 1M/S | -95 | dBm |
| MCS0 | -92 | dBm |
| MCS7 | -74 | dBm |

Packages

| |
|----------------|
| QFN52(6mm*6mm) |
|----------------|

Temperature

| |
|---------------------------------------|
| Operating temperature: -40°C to +85°C |
| Storage temperature: -65°C to +150°C |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AC7915B6A_QFN52 Package Diagram

1.2 Pin Description

Table 1-1 AC7915B6A_QFN52 Pin Description

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|--------|----------|-------------|-------------------------------|---|
| 1 | FUSBDM | I/O | 10 | USB Negative Data (pull down) | UART1_RXD: Uart1 Data In(D) ISP_DI_A SPI2_DOB: SPI2 Data Out(B) IIC_SDA_A: IIC SDA(A) ADC12: ADC Channel 12 SDTAP_DATB |
| 2 | FUSBDP | I/O | 10 | USB Positive Data (pull down) | UART1_TXD: Uart1 Data Out(D) ISP_CLK_A SPI2_CLKB: SPI2 Clock(B) IIC_SCL_A: IIC SCL(A) ADC13: ADC Channel 13 SDTAP_CLKB |
| 3 | IOVDD | P | / | IO Power 3.3V | - |
| 4 | PA10 | I/O | 24/16/8/2.4 | GPIO | LCD_SYNC1_A: LCD Synchronization1(A) SENSOR0_SYNC1_A: Sensor0 Synchronization1(A) SD0_DAT1B: SD0 Data1(B) ALNK0_DAT3B1: Audio Link0 Data3(B1) ALNK1_DAT3B1: Audio Link1 Data3(B1) ADC2: ADC Channel 2 TMR7CK(MCPWM) |
| 5 | PA9 | I/O | 24/16/8/2.4 | GPIO | LCD_SYNC0_A: LCD Synchronization0(A) SENSOR0_SYNC0_A: Sensor0 Synchronization0(A) SD0_DAT0B: SD0 Data0(B) ALNK0_DAT2B1: Audio Link0 Data2(B1) ALNK1_DAT2B1: Audio Link1 Data2(B1) TMR6CK(MCPWM) |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|------|----------|-------------|----------|--|
| 6 | PA8 | I/O | 24/16/8/2.4 | GPIO | LCD_CLK_A: LCD Clock(A) SENSOR0_CLK_A: Sensor0 Clock(A) IIC_SDA_B: IIC SDA(B) SD0_CLKB: SD0 Clock(B) ALNK0_DAT1B1: Audio Link0 Data1(B1) ALNK1_DAT1B1: Audio Link1 Data1(B1) SPDIF_D ADC1: ADC Channel 1 PWMCH1L(MCPWM) Wakeup4: Port Wakeup 4 SDTAP_DATD |
| 7 | PA7 | I/O | 24/16/8/2.4 | GPIO | LCD_D0_A: LCD Data0(A) SENSOR0_D7_A: Sensor0 Data7(A) IIC_SCL_B: IIC SCL(B) SD0_CMDB: SD0 CMD(B) ALNK0_DAT0B1: Audio Link0 Data0(B1) ALNK1_DAT0B1: Audio Link1 Data0(B1) SPDIF_C ADC0: ADC Channel 0 PWMCH1H(MCPWM) TMR0: Timer0 Clock In Wakeup3: Port Wakeup 3 SDTAP_CLKD |
| 8 | PA6 | I/O | 24/16/8/2.4 | GPIO | LCD_D1_A: LCD Data1(A) SENSOR0_D6_A: Sensor0 Data6(A) UART0_RXA: Uart0 Data In(A) SD0_DAT3B: SD0 Data3(B) ALNK0_LRCKB1: Audio Link0 Word Select (B1) ALNK1_LRCKB1: Audio Link1 Word Select(B1) FPIN0(MCPWM) |
| 9 | PA5 | I/O | 24/16/8/2.4 | GPIO | LCD_D2_A: LCD Data2(A) SENSOR0_D5_A: Sensor0 Data5(A) UART0_TXA: Uart0 Data Out(A) SD0_DAT2B: SD0 Data2(B) ALNK0_SCLKB1: Audio Link0 Serial Clock(B1) ALNK1_SCLKB1: Audio Link1 Serial Clock(B1) CAP3: Timer3 Capture |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|------|----------|-------------|----------|--|
| 10 | PA4 | I/O | 24/16/8/2.4 | GPIO | LCD_D3_A: LCD Data3(A) SENSOR0_D4_A: Sensor0 Data4(A) CLKOUT1: Clock Out1 SPI2_DOC: SPI2 Data Out(C) ALNK0_MCKB1: Audio Link0 Master Clock(B1) ALNK1_MCKB1: Audio Link1 Master Clock(B1) UART0_RXC: Uart0 Data In(C) PWMCH0L(MCPWM) |
| 11 | PA3 | I/O | 24/16/8/2.4 | GPIO | LCD_D4_A: LCD Data4(A) SENSOR0_D3_A: Sensor0 Data3(A) SPI2_CLKC: SPI2 Clock(C) UART0_TXC: Uart0 Data Out(C) PWMCH0H(MCPWM) |
| 12 | PA2 | I/O | 24/16/8/2.4 | GPIO | LCD_D5_A: LCD Data5(A) SENSOR0_D2_A: Sensor0 Data2(A) SPI2_DIC: SPI2 Data In(C) TMR0CK(MCPWM) |
| 13 | PA1 | I/O | 24/16/8/2.4 | GPIO | LCD_D6_A: LCD Data6(A) SENSOR0_D1_A: Sensor0 Data1(A) PWM0: Timer0 PWM Output |
| 14 | PA0 | I/O | 24/16/8/2.4 | GPIO | LCD_D7_A: LCD Data7(A) SENSOR0_D0_A: Sensor0 Data0(A) TMR1CK(MCPWM) Wakeup2: Port Wakeup 2 |
| 15 | PH8 | I/O | 24/16/8/2.4 | GPIO | - |
| 16 | PH7 | I/O | 24/16/8/2.4 | GPIO | UART1_RXA: Uart1 Data In(A) EMI_D23: EMI Data23 PAP_D7_AB: PAP Data7(AB) SD1_CLKA: SD1 Clock(A) PWMCH5L(MCPWM) Wakeup13: Port Wakeup 13 |
| 17 | PH6 | I/O | 24/16/8/2.4 | GPIO | SENSOR1_D2_B: Sensor1 Data2(B) UART1_TXA: Uart1 Data Out(A) EMI_D22: EMI Data22 PAP_D6_AB: PAP Data6(AB) SD1_CMDA: SD1 CMD(A) FPIN3(MCPWM) PWM2: Timer2 PWM Output |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|------|----------|-------------|----------|--|
| 18 | PH5 | I/O | 24/16/8/2.4 | GPIO | SENSOR1_D3_B: Sensor1 Data3(B) SD0_DAT3C: SD0 Data3(C) EMI_D21: EMI Data21 PAP_D5_AB: PAP Data5(AB) SD1_DAT0A: SD1 Data0(A) FPIN5(MCPWM) |
| 19 | PH4 | I/O | 24/16/8/2.4 | GPIO | SENSOR1_CLK_B: Sensor1 Clock(B) SD0_DAT2C: SD0 Data2(C) EMI_D20: EMI Data20 PAP_D4_AB: PAP Data4(AB) SD1_DAT1A: SD1 Data1(A) FPIN4(MCPWM) TOUCH15: Touch Input Channel 15 |
| 20 | PH3 | I/O | 24/16/8/2.4 | GPIO | SENSOR1_D0_B: Sensor1 Data0(B) SD0_DAT1C: SD0 Data1(C) EMI_D19: EMI Data19 PAP_D3_AB: PAP Data3(AB) UART2_RXA: Uart2 Data In(A) SD1_DAT2A: SD1 Data2(A) ADC11: ADC Channel 11 PWMCH5H(MCPWM) TOUCH14: Touch Input Channel 14 |
| 21 | PH2 | I/O | 24/16/8/2.4 | GPIO | SENSOR1_D1_B: Sensor1 Data1(B) SD0_CLKC: SD0 Clock(C) EMI_D18: EMI Data18 PAP_D2_AB: PAP Data2(AB) SPI2_DIA: SPI2 Data In(A) UART2_TXA: Uart2 Data Out(A) SD1_DAT3A: SD1 Data3(A) TOUCH13: Touch Input Channel 13 |
| 22 | PH1 | I/O | 24/16/8/2.4 | GPIO | IIC_SDA_D: IIC SDA(D) SENSOR1_SYNC1_B: Sensor1 Synchronization1(B) SD0_CMDC: SD0 CMD(C) EMI_D17: EMI Data17 PAP_D1_AB: PAP Data1(AB) SPI2_DOA: SPI2 Data Out(A) UART0_RXD: Uart0 Data In(D) PWMCH3L(MCPWM) TOUCH12: Touch Input Channel 12 |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|--------|----------|-------------|---------------|---|
| 23 | PH0 | I/O | 24/16/8/2.4 | GPIO | IIC_SCL_D: IIC SCL(D) SENSOR1_SYNC0_B: Sensor1 Synchronization0(B) SD0_DAT0C: SD0 Data0(C) EMI_D16: EMI Data16 PAP_D0_AB: PAP Data0(AB) SPI2_CLKA: SPI2 Clock(A) UART0_TXD: Uart0 Data Out(D) ADC10: ADC Channel 10 PWMCH3H(MCPWM) Wakeup12: Port Wakeup 12 TOUCH11: Touch Input Channel 11 |
| 24 | WVDD14 | P | / | RF Power 1.4V | - |
| 25 | WVDD33 | P | / | RF Power 3.3V | - |
| 26 | WFRF | - | / | RF Antenna | - |
| 27 | WVDD14 | P | / | RF Power 1.4V | - |
| 28 | XOSCI | I | / | RF OSCI | - |
| 29 | XOSCO | O | / | RF OSCO | - |
| 30 | IOVDD | P | / | IO Power 3.3V | - |
| 31 | PC10 | I/O | 24/16/8/2.4 | GPIO | SD0_CLKD: SD0 Clock(D) EMI_WR: EMI Write PAP_RD_A: PAP Read(A) SPI1_D0B: SPI1 Data Out(B) ISP_DI_B Q-decoder1 UART2_RXB: Uart2 Data In(B) ADC9: ADC Channel 9 TMR5CK(MCPWM) PWM3: Timer3 PWM Output TOUCH10: Touch Input Channel 10 SDTAP_DATA |
| 32 | PC9 | I/O | 24/16/8/2.4 | GPIO | SD0_CMDD: SD0 CMD(D) PAP_WR_A: PAP Write(A) SPI1_CLKB: SPI1 Clock(B) ISP_CLK_B Q-decoder0 UART2_TXB: Uart2 Data Out(B) ADC8: ADC Channel 8 TMR4CK(MCPWM) TOUCH9: Touch Input Channel 9 SDTAP_CLKA |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|------|----------|-------------|----------|--|
| 33 | PC8 | I/O | 24/16/8/2.4 | GPIO | SD0_DAT0D: SD0 Data0(D) SPI1_DIB: SPI1 Data In(B) SPDIF_B PWMCH2L(MCPWM) CAP5: Timer5 Capture TOUCH8: Touch Input Channel 8 |
| 34 | PC7 | I/O | 24/16/8/2.4 | GPIO | SD0_DAT1D: SD0 Data1(D) SPDIF_A PWMCH2H(MCPWM) CAP4: Timer4 Capture TOUCH7: Touch Input Channel 7 |
| 35 | PC6 | I/O | 24/16/8/2.4 | GPIO | SD0_DAT2D: SD0 Data2(D) TMR3CK(MCPWM) PWM5: Timer5 PWM Output TOUCH6: Touch Input Channel 6 |
| 36 | PC5 | I/O | 24/16/8/2.4 | GPIO | SD0_DAT3D: SD0 Data3(D) TMR2CK(MCPWM) PWM4: Timer4 PWM Output TOUCH5: Touch Input Channel 5 |
| 37 | PC2 | I/O | 24/16/8/2.4 | GPIO | IIC_SDA_C: IIC SDA(C) SD1_DAT0B: SD1 Data0(B) PWMCH4L(MCPWM) CAP1: Timer1 Capture TOUCH2: Touch Input Channel 2 |
| 38 | PC1 | I/O | 24/16/8/2.4 | GPIO | IIC_SCL_C: IIC SCL(C) SD1_CLKB: SD1 Clock(B) ADC7: ADC Channel 7 PWM1: Timer1 PWM Output Wakeup11: Port Wakeup 11 TOUCH1: Touch Input Channel 1 |
| 39 | PC0 | I/O | 24/16/8/2.4 | GPIO | CLKOUT0: Clock Out0 SD1_CMDB: SD1 CMD(B) ADC6: ADC Channel 6 PWMCH4H(MCPWM) Wakeup10: Port Wakeup 10 TOUCH0: Touch Input Channel 0 |
| 40 | PB7 | I/O | 24/16/8/2.4 | GPIO | UART1_RTS:Uart1 Receive Bit Stream Control SD0_CLKA: SD0 Clock(A) SPI1_DOA: SPI1 Data Out(A) UART2_RXC: Uart2 Data In(C) ADC5: ADC Channel 5 PWMCH7L(MCPWM) SDTAP_DATC |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| PIN NO. | Name | I/O Type | Drive (mA) | Function | Other Function |
|---------|---------|----------|-------------|------------------|---|
| 41 | PB6 | I/O | 24/16/8/2.4 | GPIO | UART1_CTS: Uart1 Transmit Bit Stream Control SD0_CMDA: SD0 CMD(A) SPI1_CLKA: SPI1 Clock(A) UART2_TXC: Uart2 Data Out(C) ADC4: ADC Channel 4 PWMCH7H(MCPWM) Wakeup9: Port Wakeup 9 SDTAP_CLKC |
| 42 | PB5 | I/O | 8 | GPIO | PLNK0_DAT1: PLNK0 Data1 SD0_DAT0A: SD0 Data0(A) SPI1_DIA: SPI1 Data In(A) FPIN2(MCPWM) CAP0: Timer0 Capture |
| 43 | PB3 | I/O | 8 | GPIO | PLNK0_SCLK: PLNK0 Serial Clock PWMCH6L(MCPWM) UART1_TXC: Uart1 Data Out(C) |
| 44 | PB2 | I/O | 8 | GPIO | PLNK0_DAT0: PLNK0 Data0 UART0_RXB: Uart0 Data In(B) PWMCH6H(MCPWM) CAP2: Timer2 Capture |
| 45 | PB8 | I/O | 24/16/8/2.4 | GPIO | SDGAT: SD Power Gate |
| 46 | DVDD | P | / | Core Power 1.2V | - |
| 47 | PB1 | I/O | 24/16/8/2.4 | GPIO (pull up) | ISP_DO UART0_TXB: Uart0 Data Out(B) ADC3: ADC Channel 3 Long Press reset TMR1: Timer1 Clock In Wakeup8: Port Wakeup 8 |
| 48 | PB0 | I/O | 24/16/8/2.4 | GPIO | LVD |
| 49 | DCVDD14 | P | / | Core Power 1.4V | - |
| 50 | VBAT | P | / | LDO Power | - |
| 51 | SW | P | / | DC-DC Switch Pin | - |
| 52 | PGND | P | / | PMU Ground | - |
| | PAD | P | / | VSS | - |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

| Symbol | Parameter | Min | Max | Unit |
|--------------------|-----------------------|------|-----------|------|
| Tamb | Ambient Temperature | -40 | +85 | °C |
| Tstg | Storage temperature | -65 | +150 | °C |
| VBAT | Supply Voltage | -0.3 | 5.5 | V |
| WVDD33 | RF Power 3.3V Voltage | -0.3 | 3.5 | V |
| WVDD14 | RF Power 1.4V Voltage | -0.3 | 1.55 | V |
| V _{3.3IO} | 3.3V IO Input Voltage | -0.3 | IOVDD+0.3 | V |

2.2 PMU Characteristics

Table 2-2

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------|----------------|------|-----|------|------|---|
| VBAT | Voltage Input | 2.2 | 3.7 | 5.5 | V | — |
| IOVDD | Voltage output | 2.1 | 3.3 | 3.5 | V | LDO5V = 5V, 200mA loading |
| DCVDD14 | Voltage output | 1.2 | 1.4 | 1.55 | V | LDO mode: 70mA loading DC-DC mode: 120mA loading |
| DVDD | Voltage output | 0.87 | 1.2 | 1.32 | V | LDO5V=5V, 100mA loading |
| WVDD33 | Voltage Input | 2.1 | 3.3 | 3.5 | V | — |
| WVDD14 | Voltage Input | 1.2 | 1.4 | 1.55 | V | — |

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

| IO input characteristics | | | | | | |
|---------------------------|---------------------------|--------------------|-----|--------------------|------|-----------------|
| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
| V_{IL} | Low-Level Input Voltage | -0.3 | — | $0.3 \times IOVDD$ | V | $IOVDD = 3.3V$ |
| V_{IH} | High-Level Input Voltage | $0.7 \times IOVDD$ | — | $IOVDD + 0.3$ | V | $IOVDD = 3.3V$ |
| IO output characteristics | | | | | | |
| V_{OL} | Low-Level Output Voltage | — | — | 0.33 | V | $IOVDD = 3.3V$ |
| V_{OH} | High-Level Output Voltage | 2.7 | — | — | V | $IOVDD = 3.3V$ |

2.4 Internal Resistor Characteristics

Table 2-4

| Port | General Output | High Drive | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment |
|----------------------------------|----------------|------------|---------------------------|-----------------------------|--|
| PA,PC,PH, PB1,PB6, PB7,PB8 | 8mA | 24mA | 10K | 10K | 1.PB1 default pull up 2.FUSBDM & FUSBDP default pull down 3. Internal pull-up/pull-down resistance accuracy $\pm 20\%$ |
| PB0 | 2.4mA | 16mA | 10K | 10K | |
| PB2,PB3,PB5 | 8mA | — | 10K | 10K | |
| FUSBDP FUSBDM | 10mA | — | 1.5K | 15K | |

Package Information

3.1 QFN52(6mm*6mm)





Figure 3-1 AC7915B6A_QFN52 Package

3. Package Type Specification



①Represents different chips (different packages or bindings)

②Represents different memory sizes

0: No memory

2: 2Mbit Flash

4: 4Mbit Flash

8: 8Mbit Flash

6: 16Mbit Flash

3: 32Mbit Flash

5: 64Mbit Flash

7: 128Mbit Flash

A: 1Mx16 SDRAM

B: 4Mx16 SDRAM

C: 16M bit PSRAM

D: 64M bit PSRAM

4. Revision History

| Date | Revision | Description |
|------------|----------|-----------------|
| 2022.01.22 | V1.0 | Initial Release |
| | | |
| | | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.