AC7903B Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2021.06.02

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC7903B Features

High performance 32-bit RISC CPU

- Double core RISC 32-bit CPU(Support FPU)
- 24KB D-Cache 6 way, 32KB I-Cache 8way
- DC-280MHz operation
- 128 Vectored interrupts
- Four Levels interrupt priority

Flexible I/O

- 18 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level Schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- USB 1.1 OTG controller
- Audio interface supports IIS, left adjusted, right adjusted and DSP mode
- Multi-function 32-bit timers, support capture and PWM mode
- 16-bit PWM generator for motor driving
- Three full-duplex advanced UART
- Two SPI interface supports host and device mode
- Two SD Card Host controller
- One IIC interface supports host and device mode
- One SPDIF receiving interface without analog amplify
- One Quadrate decoder
- Watchdog
- One Crystal Oscillator
- Two channel 16-bit DAC with headphone amplifier
- Three channels Audio 16-bit ADC
- Three channels MIC amplifier
- Two channels analog MUX

- Eight channels 10-bit ADC
- Power-on reset
- Embedded PMU support low power mode.

Bluetooth Feature

- CMOS single-chip fully-integrated radio and baseband
- Compliant with Bluetooth V5.0+BR+EDR+BLE specification
- Bluetooth Piconet and Scatternet support
- Meet class2 and class3 transmitting power requirement
- Support GFSK and $\pi/4$ DQPSK all paket types
- Provides +15dbm transmitting power
- Receiver with -93dBm sensitivity
- Support a2dp\avctp\avdtp\avrcp\hfp\spp\smp \att\gap\gatt\rfcomm\sdp\l2cap profile

WIFI Feature

- Support all mandatory IEEE 802.11b data rates of 1, 2, 5.5 and 11 Mbps, all 802.11g payload data rates of 6, 9, 12, 18, 24, 36, 48 and 54 Mbps, as well as 802.11n MCS0~ MCS7, 20MHz, 800ns and 400ns guard interval.
 - Support advanced 1x1 802.11n features:
 Full / Half Guard Interval
 Frame Aggregation
 Reduced Inter-frame Space (RIFS)
 Space Time Block Coding (STBC)
 Greenfield mode
- Support WEP/WPA-PSK(TKIP/CCMP)/WPA2-PSCK AES256/AES128/SHA256/SHA128
- Support apply to AP/STA
- Transmitter power:

DSSS 1M/S	17	dBm
MCS0	15	dBm
MCS7	12	dBm

Confidential

Receiver sensitivity:

DSSS 1M/S -95 dBm MCS0 -93 dBm MCS7 -72 dBm

Power Supply

- VBAT is 2.2V to 5.5V
- VDDIO is 2.1V to 3.6V
- AVDDHP is 2.1V to 3.6V

Packages

QFN40(5mm*5mm)

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AC7903B_QFN40 Package Diagram

1.2 Pin Description

Table 1-1 AC7903B_QFN40 Pin Description

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function
1	VDD14	P	/	RF Power	
			,	1.4V	-
2	WF_XOSCI	I	/	RF OSCI	-
3	WF_XOSCO	О	/	RF OSCO	-
4	VDDIO	P	/	IO Power 3.3V	-
5	PC10	I/O	24/16/8/2.4	GPIO	SD0_CLKD: SD0 Clock(D) SPI1_DOB: SPI1 Data Out(B) Q-decoder1 UART2_RXB: Uart2 Data In(B) ADC9: ADC Channel 9 TMR5CK(MCPWM) PWM3: Timer3 PWM Output TOUCH10: Touch Input Channel 10
6	PC9	I/O	24/16/8/2.4	GPIO	SD0_CMDD: SD0 CMD(D) SPI1_CLKB: SPI1 Clock(B) Q-decoder0 UART2_TXB: Uart2 Data Out(B) ADC8: ADC Channel 8 TMR4CK(MCPWM) TOUCH9: Touch Input Channel 9
	PC8	I/O	24/16/8/2.4	GPIO	SD0_DAT0D: SD0 Data0(D) SPI1_DIB: SPI1 Data In(B) SPDIF_B PWMCH2L(MCPWM) CAP5: Timer5 Capture TOUCH8: Touch Input Channel 8
7	PC3	I/O	24/16/8/2.4	GPIO	UART1_TXB: Uart1 Data Out(B) ALNK0_DAT0A: Audio Link0 Data0(A) ALNK1_DAT0A: Audio Link1 Data0(A) SD1_DAT1B: SD1 Data1(B) FPIN6(MCPWM) TMR4: Timer4 Clock In TOUCH3: Touch Input Channel 3

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function
8	PC2	I/O	24/16/8/2.4	GPIO	IIC_SDA_C: IIC SDA(C) ALNK0_LRCKA: Audio Link0 Word Select(A) ALNK1_LRCKA: Audio Link1 Word Select(A) SD1_DAT0B: SD1 Data0(B) PWMCH4L(MCPWM) CAP1: Timer1 Capture
9	PC1	I/O	24/16/8/2.4	GPIO	TOUCH2: Touch Input Channel 2 IIC_SCL_C: IIC SCL(C) ALNK0_SCLKA: Audio Link0 Serial Clock(A) ALNK1_SCLKA: Audio Link1 Serial Clock(A) SD1_CLKB: SD1 Clock(B) ADC7: ADC Channel 7 PWM1: Timer1 PWM Output Wakeup11: Port Wakeup 11 TOUCH1: Touch Input Channel 1
10	PC0	I/O	24/16/8/2.4	GPIO	CLKOUT0: Clock Out0 ALNK0_MCKA: Audio Link0 Master Clock(A) ALNK1_MCKA: Audio Link1 Master Clock(A) SD1_CMDB: SD1 CMD(B) ADC6: ADC Channel 6 PWMCH4H(MCPWM) Wakeup10: Port Wakeup 10 TOUCH0: Touch Input Channel 0
	PB8	I/O	24/16/8/2.4	GPIO Core Power	SDGAT: SD Power Gate
11	VDD	P	/	1.2V	-
12	PD5	I/O	24/16/8/2.4	GPIO	SPI0_DOA(0): SPI0 Data Out(A) SFC_DOA(0): SFC Data Out(A)
13	PD4	I/O	24/16/8/2.4	GPIO	SPI0_CLKA: SPI0 Clock(A) SFC_CLKA: SFC Clock(A)
14	PD6	I/O	24/16/8/2.4	GPIO	SFGAT: Flash Power Gate
15	PD1	I/O	24/16/8/2.4	GPIO	SPI0_DIA(1): SPI0 Data In(A) SFC_DIA(1): SFC Data In(A)
16	PD0	I/O	24/16/8/2.4	GPIO (pull up)	SPI0_CSA: SPI0 Chip Select(A) SFC_CSA: SFC Chip Select(A)

6

PIN	Name	I/O	Drive	Function	Other Function
NO.		Type	(mA)		
17	VDC14	P	/	Core Power 1.4V	-
18	VSS	P	/	Ground	-
19	VBAT	P	/	LDO Power	-
20	CIVII 4	D	1	DC-DC	
20	SW14	P	/	Switch Pin	-
21	PGND	P	/	PMU Ground	-
					UART1_RXD: Uart1 Data In(D)
22	USBDM	I/O	10	USB Negative Data (pull down)	ISP_DI_A SPI2_DOB: SPI2 Data Out(B) IIC_SDA_A: IIC SDA(A) ADC12: ADC Channel 12 SDTAP_DATB
23	USBDP	I/O	10	USB Positive Data (pull down)	UART1_TXD: Uart1 Data Out(D) ISP_CLK_A SPI2_CLKB: SPI2 Clock(B) IIC_SCL_A: IIC SCL(A) ADC13: ADC Channel 13 SDTAP_CLKB
24	PB1	I/O	24/16/8/2.4	GPIO (pull up)	ISP_DO UART0_TXB: Uart0 Data Out(B) ADC3: ADC Channel 3 Long Press reset TMR1: Timer1 Clock In Wakeup8: Port Wakeup 8
	PA5	I/O	24/16/8/2.4	GPIO	UART0_TXA: Uart0 Data Out(A) AMUX2: Simulator Channel 2 CAP3: Timer3 Capture
25					SPI2_CLKC: SPI2 Clock(C)
	PA3	I/O	24/16/8/2.4	GPIO	MIC2P: MIC2 P Channel
	\\\\\'	10	10, 0, 2.1		UART0_TXC: Uart0 Data Out(C)
	7				PWMCH0H(MCPWM)
	PA2	I/O	24/16/8/2.4	GPIO	MICOP: MICO P Channel
					TMR0CK(MCPWM)
26	PA4	I/O	24/16/8/2.4	GPIO	CLKOUT1: Clock Out1 SPI2_DOC: SPI2 Data Out(C) MIC2N: MIC2 N Channel UART0_RXC: Uart0 Data In(C) PWMCH0L(MCPWM)
27	PA1	I/O	24/16/8/2.4	GPIO	MIC0N: MIC0 N Channel PWM0: Timer0 PWM Output
	lantial	1		7	1

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function
28	PA0	I/O	24/16/8/2.4	GPIO	AMUX0: Simulator Channel 0 TMR1CK(MCPWM) Wakeup2: Port Wakeup 2
	DACR	О	/	DAC Right Channel	-
29	DACL	O	/	DAC Left Channel	-
30	DACVDD	P	/	DAC Power	-
31	AVSS_HP	P	/	Audio Ground	-
32	VCM	P	/	VCM	-
	AVDD_HP	P	/	Audio Power	A
33	VDDIO	P	/	IO Power 3.3V	-
34	PH1	I/O	24/16/8/2.4	GPIO	IIC_SDA_D: IIC SDA(D) SPI2_DOA: SPI2 Data Out(A) UART0_RXD: Uart0 Data In(D) PWMCH3L(MCPWM) TOUCH12: Touch Input Channel 12
	PH9	I/O	24/16/8/2.4	GPIO	MIC1P: MIC1 P Channel
35	РНО	I/O	24/16/8/2.4	GPIO	IIC_SCL_D: IIC SCL(D) SPI2_CLKA: SPI2 Clock(A) UART0_TXD: Uart0 Data Out(D) ADC10: ADC Channel 10 PWMCH3H(MCPWM) Wakeup12: Port Wakeup 12 TOUCH11: Touch Input Channel 11
	PH8	I/O	24/16/8/2.4	GPIO	MIC1N: MIC1 N Channel
36	VSS	P	1	Ground	-
37	VDD14	P	/	RF Power 1.4V	-
38	VSS	P	/	Ground	-
39	VDD33	P	/	RF Power 3.3V	-
40	WF_ANTP	-	/	RF Antenna Negative	-
	PAD	P	/	VSS	-

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
VDD33A	RF Power 3.3V Voltage	-0.3	3.6	V
AVDDHP	Audio Power Voltage	-0.3	3.6	V
VDD14	RF Power 1.4V Voltage	-0.3	1.55	V
V _{3.3IO}	3.3V IO Input Voltage	-0.3	VDDIO+0.3	V

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	_
VDDIO	Voltage output	2.1	3.3	3.6	V	LDO5V = 5V, 200mA loading
VDC14	Voltage output	1.2	1.4	1.55	V	LDO mode: 70mA loading DC-DC mode: 120mA loading
VDD	Voltage output	0.87	1.2	1.32	V	LDO5V=5V, 100mA loading
VDD33A	Voltage Input	2.1	3.3	3.6	V	_
AVDDHP	Voltage Input	2.1	3.3	3.6	V	_
VDD14	Voltage Input	1.2	1.4	1.55	V	_

2.3 IO Input/Output Electrical Logical Characteristics

Table 2-3

IO input characteristics							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.3V	
$ m V_{IH}$	High-Leve <mark>l Input</mark> Volta <mark>ge</mark>	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.3V	
IO output	IO output characteristics						
V _{OL}	Low-Level Output Voltage	_	_	0.33	V	VDDIO = 3.3V	
V_{OH}	High-Level Output Voltage	2.7	_	7-	V	VDDIO = 3.3V	

2.4 Internal Resistor Characteristics

Table 2-4

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA, PC, PD,PH, PB1, PB8	8mA	24mA	10K	10K	1.PB1&PD0 default pull up 2.USBDM & USBDP default pull down
USBDP USBDM	10mA	-	1.5K	15K	3. Internal pull-up/pull-down resistance accuracy ±20%

2.5 DAC Characteristics

Table 2-5

Parameter		Min	Тур	Max	Unit	Test Conditions
Frequency Response	e	20	_	20K	Hz	
THD+N		_	-78	_	dB	1KHz/0dB
S/N		_	92	_	dB	10Kohm loading
Crosstalk		_	-80	_	dB	With A-Weighted Filter
Output Swing		_	0.75	_	Vrms	
_			7			1KHz/-60dB
Dynamic Range		_	90	_	dB	10Kohm loading
						With A-Weighted Filter
DAC Output Power	•	11	A –		mW	32ohm loading

2.6 ADC Characteristics

Table 2-6

Parameter	Min	Тур	Max	Unit	Test Conditions
		7./		1	1KHz/-60dB
Dynamic Range	_	87	_	dB	10Kohm loading
					With A-Weighted Filter
S/N	_	90	_	dB	1KHz/-60dB
THD+N	_	-72	_	dB	10Kohm loading
Crosstalk	_	-80	_	dB	With A-Weighted Filter

3. Package Information

3.1 QFN40(5mm*5mm)





Figure 3-1 AC7903B_QFN40 Package



4. Package Type Specification



- ①Represents different chips (different packages or bindings)
- 2 Represents different memory sizes
 - 0: No memory
 - 2: 2Mbit Flash
 - 4: 4Mbit Flash
 - 8: 8Mbit Flash
 - 6: 16Mbit Flash
 - 3: 32Mbit Flash
 - 5: 64Mbit Flash
 - 7: 128Mbit Flash
 - A: 1Mx16 SDRAM
 - B: 4Mx16 SDRAM
 - C: 16M bit PSRAM
 - D: 64M bit PSRAM

5. Revision History

Date	Revision	Description
2020.07.14	V1.0	Initial Release
2021.06.02	V1.1	Modify transmit power parameters Modify DAC performance parameters Modify the absolute maximum rating Add SPDIF function description Supplement the function description of ALNK0 and ALNK1 of PC0-PC3 in Table 1-1
		Supplement the SPI2 function description of PH0 and PH1 in Table 1-1