Paradyn Parallel Performance Tools

InstructionAPI Programmer's Guide

9.0 Release Aug 2015

Computer Sciences Department University of Wisconsin–Madison Madison, WI 53706

Computer Science Department University of Maryland College Park, MD 20742

Email dyninst-api@cs.wisc.edu
Web www.dyninst.org



Contents

1	Intr	oduction	2
2	Inst	InstructionAPI Modules and Abstractions	
	2.1	Instruction Interface	2
	2.2	Instruction Decoding	4
	2.3	InstructionAST Hierarchy	4
3	Inst	ructionAPI Class Reference	7
	3.1	Instruction Class	7
	3.2	Operation Class	11
	3.3	Operand Class	13
	3.4	InstructionAST Class	15
	3.5	Expression Class	16
	3.6	Visitor Paradigm	19
	3.7	Result Class	21
	3.8	RegisterAST Class	22
	3.9	Immediate Class	24
	3.10	BinaryFunction Class	24
	3.11	Dereference Class	25
	3.12	InstructionDecoder Class	27

1 Introduction

When analyzing and modifying binary code, it is necessary to translate between raw binary instructions and an abstract form that describes the semantics of the instructions. As a part of the Dyninst project, we have developed the Instruction API, an API and library for decoding and representing machine instructions in a platform-independent manner. The Instruction API includes methods for decoding machine language, convenient abstractions for its analysis, and methods to produce disassembly from those abstractions. The current implementation supports the x86, x86-64, PowerPC-32, and PowerPC-64 instruction sets. The Instruction API has the following basic capabilities:

- Decoding: interpreting a sequence of bytes as a machine instruction in a given machine language.
- Abstract representation: representing the behavior of that instruction as an abstract syntax tree
- Disassembly: translating an abstract representation of a machine instruction into a string representation of the corresponding assembly language instruction.

Our goal in designing the Instruction API is to provide a representation of machine instructions that can be manipulated by higher-level algorithms with minimal knowledge of platform-specific details. In addition, users who need platform-specific information should be able to access it. To do so, we provide an interface that disassembles a machine instruction, extracts an operation and its operands, converts the operands to abstract syntax trees, and presents this to the user. A user of the Instruction API can work at a level of abstraction slightly higher than assembly language, rather than working directly with machine language. Additionally, by converting the operands to abstract syntax trees, we make it possible to analyze the operands in a uniform manner, regardless of the complexity involved in the operand's actual computation.

2 InstructionAPI Modules and Abstractions

The Instruction API contains three major components: the top-level instruction representation, the abstract syntax trees representing the operands of an instruction, and the decoder that creates the entire representation. We will present an overview of the features and uses of each of these three components, followed by an example of how the Instruction API can be applied to binary analysis.

2.1 Instruction Interface

The Instruction API represents a machine language instruction as an Instruction object, which contains an Operation and a collection of Operands. The Operation contains the following items:

• The mnemonic for the machine language instruction represented by its associated Instruction




Figure 1: An Instruction and the objects it owns

- The number of operands accepted by the Operation
- Which Operands are read and/or written by the associated machine operation
- What other registers (if any) are affected by the underlying machine operation

Each Operand contains flags to indicate whether it is read, written, or both by the machine instruction represented by its parent Instruction, and contains a Expression abstract syntax tree representing the operations required to compute the value of the operand. Figure 1 depicts these ownership relationships within an Instruction.

Instruction objects provide two types of interfaces: direct read access to their components, and common summary operations on those components. The first interface allows access to the Operation and Operand data members, and each Operand object in turn allows traversal of its abstract syntax tree. More details about how to work with this abstract syntax tree can be found in Section 2.3. This interface would be used, for example, in a data flow analysis where a user wants to evaluate the results of an effective address computation given a known register state.

The second interface allows a user to get the sets of registers read and written by the instruction, information about how the instruction accesses memory, and information about how the instruction affects control flow, without having to manipulate the Operands directly. For instance, a user could implement a register liveness analysis algorithm using just this second interface (namely the getReadSet and getWriteSet functions).



Figure 2: The InstructionDecoder's inputs and outputs

2.2 Instruction Decoding

An InstructionDecoder interprets a sequence of bytes according to a given machine language and transforms them into an instruction representation. It determines the opcode of the machine instruction, translates that opcode to an Operation object, uses that Operation to determine how to decode the instruction's Operands, and produces a decoded Instruction.

Instruction decoders are built from the following elements:

- A function to find and extract an opcode given a pointer into a buffer that points to the beginning of a machine instruction
- A table that, for a particular architecture, maps opcodes to Operations and functions that decode Operands

From these elements, it is possible to generalize the construction of Instructions from Operations and Operands to an entirely platform-independent algorithm. Likewise, much of the construction of the ASTs representing each operand can be performed in a platform-independent manner.

2.3 InstructionAST Hierarchy

The AST representation of an operand encapsulates the operations performed on registers and immediates to produce an operand for the machine language instruction.

The inheritance hierarchy of the AST classes is shown in Figure 3.

The grammar for these AST representations is simple: all leaves must be RegisterAST or Immediate nodes. These nodes may be combined using a BinaryFunction node, which may be constructed as either an addition or a multiplication. Also, a single node may descend from a Dereference node, which treats its child as a memory address. Figure 4 shows the allowable parent/child relationships within a given tree, and Figure 5 shows how an example IA32 instruction is represented using these objects.

These ASTs may be searched for leaf elements or subtrees (via getUses and isUsed) and traversed breadth-first or depth-first (via getChildren).

Any node in these ASTs may be evaluated. Evaluation attempts to determine the value represented by a node. If successful, it will return that value and cache it in the node. The tree structure, combined with the evaluation mechanism, allows the substitution of known register and memory values into an operand,




Figure 3: The InstructionAST inheritance hierarchy




Figure 4: InstructionAST intermediate node types and the objects they own




Figure 5: The decomposition of mov %eax, (%esi)

regardless of whether those values are known at the time an instruction is decoded. More details on this mechanism may be found in Section 3.5.

3 InstructionAPI Class Reference

3.1 Instruction Class

The Instruction class is a generic instruction representation that contains operands, read/write semantic information about those operands, and information about what other registers and memory locations are affected by the operation the instruction performs.

The purpose of an Instruction object is to join an Operation with a sequence of Operands, and provide an interface for some common summary analyses (namely, the read/write sets, memory access information, and control flow information).

The Operation contains knowledge about its mnemonic and sufficient semantic details to answer the following questions:

- What Operands are read/written?
- What registers are implicitly read/written?
- What memory locations are implicitly read/written?
- What are the possible control flow successors of this instruction?

Each Operand is an AST built from RegisterAST and Immediate leaves. For each Operand, you may determine:

- Registers read
- Registers written
- Whether memory is read or written
- Which memory addresses are read or written, given the state of all relevant registers

Instructions should be constructed from an unsigned char* pointing to machine language, using the InstructionDecoder class. See InstructionDecoder for more details.

what is the opcode of the instruction, size contains the number of bytes occupied by the corresponding machine instruction, and raw contains a pointer to the buffer from which this Instruction object was decoded. The architecture is specified by arch, and may be an element from the following set: {Arch_x86, Arch_x86_64, Arch_ppc32, Arch_ppc64} (as defined in dyn_regs.h).

Construct an Instruction from an Operation and a collection of Expressions. This method is not intended to be used except by the InstructionDecoder class, which serves as a factory class for producing Instruction objects.

While an Instruction object may be built "by hand" if desired, using the decoding interface ensures that the operation and operands are a sensible combination, and that the size reported is based on the actual size of a legal encoding of the machine instruction represented.

const Operation & getOperation() const

Returns the Operation used by the Instruction. See Section 3.2 for details of the Operation interface.

void getOperands(std::vector<Operand> & operands) const

The vector operands has the instruction's operands appended to it in the same order that they were decoded.

Operand getOperand(int index) const

The getOperand method returns the operand at position index, or an empty operand if index does not correspond to a valid operand in this instruction.

unsigned char rawByte(unsigned int index) const

Returns the index th byte in the instruction.

size_t size() const

Returns the size of the corresponding machine instruction, in bytes.

const void * ptr() const

Returns a pointer to the raw byte representation of the corresponding machine instruction.

void getWriteSet(std::set<RegisterAST::Ptr> & regsWritten) const

Insert the set of registers written by the instruction into regsWritten. The list of registers returned in regsWritten includes registers that are explicitly written as destination operands (like the destination of a move). It also includes registers that are implicitly written (like the stack pointer in a push or pop instruction). It does not include any registers used only in computing the effective address of a write. pop *eax, for example, writes to esp, reads esp, and reads eax, but despite the fact that *eax is the destination operand, eax is not itself written.

For both the write set and the read set (below), it is possible to determine whether a register is accessed implicitly or explicitly by examining the Operands. An explicitly accessed register appears as an operand that is written or read; also, any registers used in any address calculations are explicitly read. Any element of the write set or read set that is not explicitly written or read is implicitly written or read.

void getReadSet(std::set<RegisterAST::Ptr> & regsRead) const

Insert the set of registers read by the instruction into regsRead.

If an operand is used to compute an effective address, the registers involved are read but not written, regardless of the effect on the operand.

bool isRead(Expression::Ptr candidate) const

candidate is the subexpression to search for among the values read by this Instruction object.

Returns true if candidate is read by this Instruction.

bool isWritten(Expression::Ptr candidate) const

candidate is the subexpression to search for among the values written by this Instruction object.

Returns true if candidate is written by this Instruction.

bool readsMemory() const

Returns true if the instruction reads at least one memory address as data.

If any operand containing a Dereference object is read, the instruction reads the memory at that address. Also, on platforms where a stack pop is guaranteed to read memory, readsMemory will return true for a pop instruction.

bool writesMemory() const

Returns true if the instruction writes at least one memory address as data.

If any operand containing a Dereference object is write, the instruction writes the memory at that address. Also, on platforms where a stack push is guaranteed to write memory, writesMemory will return true for a pop instruction.

void getMemoryReadOperands(std::set<Expression::Ptr> & memAccessors) const

Addresses read by this instruction are inserted into memAccessors.

The addresses read are in the form of Expressions, which may be evaluated once all of the registers that they use have had their values set. Note that this method returns ASTs representing address computations, and not address accesses. For instance, an instruction accessing memory through a register dereference would return an Expression tree containing just the register that determines the address being accessed, not a tree representing a dereference of that register.

void getMemoryWriteOperands(std::set<Expression::Ptr> & memAccessors) const

Addresses written by this instruction are inserted into memAccessors.

The addresses written are in the same form as those returned by getMemoryReadOperands above.

Expression::Ptr getControlFlowTarget() const

When called on an explicitly control-flow altering instruction, returns the non-fallthrough control flow destination. When called on any other instruction, returns NULL.

For direct absolute branch instructions, getControlFlowTarget will return an immediate value. For direct relative branch instructions, getControlFlowTarget will return the expression PC + offset. In the case of indirect branches and calls, it returns a dereference of a register (or possibly a dereference of a more complicated expression). In this case, data flow analysis will often allow the determination of the possible targets of the instruction. We do not do analysis beyond the single-instruction level in the Instruction API; if other code performs this type of analysis, it may update the information in the Dereference object using the setValue method in the Expression interface. More details about this may be found in Section 3.5 and Section 3.11.

Returns an Expression evaluating to the non-fallthrough control targets, if any, of this instruction.

bool allowsFallThrough() const

Returns false if control flow will unconditionally go to the result of getControlFlowTarget after executing this instruction.

std::string format(Address addr = 0)

Returns the instruction as a string of assembly language. If addr is specified, the value of the program counter as used by the instruction (e.g., a branch) is set to addr.

bool isValid() const

Returns true if this Instruction object is valid. Invalid instructions indicate than an InstructionDecoder has reached the end of its assigned range, and that decoding should terminate.

```
bool isLegalInsn() const
```

Returns true if this Instruction object represents a legal instruction, as specified by the architecture used to decode this instruction.

```
Architecture getArch() const
```

Returns the architecture containing the instruction. As above, this will be an element from the set {Arch_x86, Arch_x86_64, Arch_ppc32, Arch_ppc64}.

InsnCategory getCategory() const

Alpha: Returns the category into which an instruction falls. This feature is presently incomplete, and we welcome feedback on ways to extend it usefully.

Currently, the valid categories are c_CallInsn, c_ReturnInsn, c_BranchInsn, c_CompareInsn, and c_NoCategory, as defined in InstructionCategories.h.

```
struct CFT {
   Expression::Ptr target;
   bool isCall;
   bool isIndirect;
   bool isConditional;
   bool isFallthrough;
}

typedef ... cftConstIter;
cftConstIter cft_begin() const;
cftConstIter cft_end() const;
```

On certain platforms (e.g., PowerPC with conditional call/return instructions) the getControlFlowTarget function is insufficient to represent the successors of an instruction. The cft_begin and cft_end functions return iterators into a list of all control flow target expressions as represented by a list of CFT structures. In most cases, getControlFlowTarget suffices.

3.2 Operation Class

An Operation object represents a family of opcodes (operation encodings) that perform the same task (e.g. the MOV family). It includes information about the number of operands, their read/write semantics, the implicit register reads and writes, and the control flow behavior of a particular assembly language operation. It additionally provides access to the assembly mnemonic, which allows any semantic details that are not encoded in the Instruction representation to be added by higher layers of analysis.

As an example, the CMP operation on IA32/AMD64 processors has the following properties:

- Operand 1 is read, but not written
- Operand 2 is read, but not written
- The following flags are written:
 - Overflow
 - Sign
 - Zero
 - Parity
 - Carry
 - Auxiliary
- No other registers are read, and no implicit memory operations are performed

Operations are constructed by the InstructionDecoder as part of the process of constructing an Instruction.

```
const Operation::registerSet & implicitReads () const
```

Returns the set of registers implicitly read (i.e. those not included in the operands, but read anyway).

```
const Operation::registerSet & implicitWrites () const
```

Returns the set of registers implicitly written (i.e. those not included in the operands, but written anyway).

```
std::string format() const
```

Returns the mnemonic for the operation. Like instruction::format, this is exposed for debugging and will be replaced with stream operators in the public interface.

```
entryID getID() const
```

Returns the entry ID corresponding to this operation. Entry IDs are enumerated values that correspond to assembly mnemonics.

```
prefixEntryID getPrefixID() const
```

Returns the prefix entry ID corresponding to this operation, if any. Prefix IDs are enumerated values that correspond to assembly prefix mnemonics.

bool isRead(Expression::Ptr candidate) const

Returns true if the expression represented by candidate is read implicitly.

bool isWritten(Expression::Ptr candidate) const

Returns true if the expression represented by candidate is written implicitly.

const Operation::VCSet & getImplicitMemReads() const

Returns the set of memory locations implicitly read.

const Operation::VCSet & getImplicitMemWrites() const

Returns the set of memory locations implicitly write.

3.3 Operand Class

An Operand object contains an AST built from RegisterAST and Immediate leaves, and information about whether the Operand is read, written, or both. This allows us to determine which of the registers that appear in the Operand are read and which are written, as well as whether any memory accesses are reads, writes, or both. An Operand, given full knowledge of the values of the leaves of the AST, and knowledge of the logic associated with the tree's internal nodes, can determine the result of any computations that are encoded in it. It will rarely be the case that an Instruction is built with its Operands' state fully specified. This mechanism is instead intended to allow a user to fill in knowledge about the state of the processor at the time the Instruction is executed.

Operand(Expression::Ptr val, bool read, bool written)

Create an operand from an Expression and flags describing whether the ValueComputation is read, written, or both.

val is a reference-counted pointer to the Expression that will be contained in the Operand being constructed. read is true if this operand is read. written is true if this operand is written.

void getReadSet(std::set<RegisterAST::Ptr> & regsRead) const

Get the registers read by this operand. The registers read are inserted into regsRead.

void getWriteSet(std::set<RegisterAST::Ptr> & regsWritten) const

Get the registers written by this operand. The registers written are inserted into ${\tt regsWritten}$.

bool isRead() const

Returns true if this operand is read.

bool isWritten() const

Returns true if this operand is written.

bool isRead(Expression::Ptr candidate) const

Returns true if candidate is read by this operand.

bool isWritten(Expression::Ptr candidate) const

Returns true if candidate is written to by this operand.

bool readsMemory() const

Returns true if this operand reads memory.

bool writesMemory() const

Returns true if this operand writes memory.

void addEffectiveReadAddresses(std::set<Expression::Ptr> & memAccessors) const

If Operand is a memory read operand, insert the ExpressionPtr representing the address being read into memAccessors.

void addEffectiveWriteAddresses(std::set<Expression::Ptr> & memAccessors) const

If Operand is a memory write operand, insert the ExpressionPtr representing the address being written into memAccessors.

std::string format(Architecture arch, Address addr = 0) const

Return a printable string representation of the operand. The arch parameter must be supplied, as operands do not record their architectures. The optional addr parameter specifies the value of the program counter.

Expression::Ptr getValue() const

The ${\tt getValue}$ method returns an ${\tt ExpressionPtr}$ to the AST contained by the operand.

3.4 InstructionAST Class

The InstructionAST class is the base class for all nodes in the ASTs used by the Operand class. It defines the necessary interfaces for traversing and searching an abstract syntax tree representing an operand. For the purposes of searching an InstructionAST, we provide two related interfaces. The first, getUses, will return the registers that appear in a given tree. The second, isUsed, will take as input another tree and return true if that tree is a (not necessarily proper) subtree of this one. isUsed requires us to define an equality relation on these abstract syntax trees, and the equality operator is provided by the InstructionAST, with the details implemented by the classes derived from InstructionAST. Two AST nodes are equal if the following conditions hold:

- They are of the same type
- If leaf nodes, they represent the same immediate value or the same register
- If non-leaf nodes, they represent the same operation and their corresponding children are equal

typedef boost::shared_ptr<InstructionAST> Ptr

A type definition for a reference-counted pointer to an InstructionAST.

bool operator==(const InstructionAST &rhs) const

Compare two AST nodes for equality.

Non-leaf nodes are equal if they are of the same type and their children are equal. RegisterASTs are equal if they represent the same register. Immediates are equal if they represent the same value. Note that it is not safe to compare two InstructionAST::Ptr variables, as those are pointers. Instead, test the underlying InstructionAST objects.

virtual void getChildren(vector<InstructionAPI::Ptr> & children) const

Children of this node are appended to the vector children.

virtual void getUses(set<InstructionAPI::Ptr> & uses)

The use set of an InstructionAST is defined as follows:

- A RegisterAST uses itself
- $\bullet\,$ A Binary Function uses the use sets of its children
- A Immediate uses nothing
- A Dereference uses the use set of its child

The use set oft his node is appended to the vector uses.

virtual bool isUsed(InstructionAPI::Ptr findMe) const

Unlike getUses, isUsed looks for findMe as a subtree of the current tree. getUses is designed to return a minimal set of registers used in this tree, whereas isUsed is designed to allow searches for arbitrary subexpressions. findMe is the AST node to find in the use set of this node.

Returns true if findMe is used by this AST node.

virtual std::string format(formatStyle how == defaultStyle) const

The format interface returns the contents of an InstructionAPI object as a string. By default, format produces assembly language.

3.5 Expression Class

An Expression is an AST representation of how the value of an operand is computed.

The Expression class extends the InstructionAST class by adding the concept of evaluation to the nodes of an InstructionAST. Evaluation attempts to determine the Result of the computation that the AST being evaluated represents. It will fill in results of as many of the nodes in the tree as possible, and if full evaluation is possible, it will return the result of the computation performed by the tree.

Permissible leaf nodes of an Expression tree are RegisterAST and Immediate objects. Permissible internal nodes are BinaryFunction and Dereference objects. An Expression may represent an immediate value, the contents of a register, or the contents of memory at a given address, interpreted as a particular type.

The Results in an Expression tree contain a type and a value. Their values may be an undefined value or an instance of their associated type. When two Results are combined using a BinaryFunction, the BinaryFunction specifies the output type. Sign extension, type promotion, truncation, and all other necessary conversions are handled automatically based on the input types and the output type. If both of the Results that are combined have defined values, the combination will also have a defined value; otherwise, the combination's value will be undefined. For more information, see Section 3.7, Section 3.10, and Section 3.11.

A user may specify the result of evaluating a given Expression. This mechanism is designed to allow the user to provide a Dereference or RegisterAST with information about the state of memory or registers. It may additionally be used to change the value of an Immediate or to specify the result of a BinaryFunction. This mechanism may be used to support other advanced analyses.

In order to make it more convenient to specify the results of particular subexpressions, the bind method is provided. bind allows the user to specify that a given subexpression has a particular value everywhere that it appears in an expression. For example, if the state of certain registers is known at the time an instruction is executed, a user can bind those registers to their known values throughout an Expression.

The evaluation mechanism, as mentioned above, will evaluate as many sub-expressions of an expression as possible. Any operand that is more complicated than a single immediate value, however, will depend on register or memory values. The Results of evaluating each subexpression are cached automatically using the setValue mechanism. The Expression then attempts to determine its Result based on the Results of its children. If this Result can be determined (most likely because register contents have been filled in via

setValue or bind), it will be returned from eval; if it can not be determined, a Result with an undefined value will be returned. See Figure 6 for an illustration of this concept; the operand represented is [EBX + 4 * EAX]. The contents of EBX and EAX have been determined through some outside mechanism, and have been defined with setValue. The eval mechanism proceeds to determine the address being read by the Dereference, since this information can be determined given the contents of the registers. This address is available from the Dereference through its child in the tree, even though calling eval on the Dereference returns a Result with an undefined value.

typedef boost::shared_ptr<Expression> Ptr

A type definition for a reference-counted pointer to an Expression.

const Result & eval() const

If the Expression can be evaluated, returns a Result containing its value. Otherwise returns an undefined Result.

const setValue(const Result & knownValue)

Sets the result of eval for this Expression to knownValue.

void clearValue()

clearValue sets the contents of this Expression to undefined. The next time eval is called, it will recalculate the value of the Expression.

int size() const

size returns the size of this Expression's Result, in bytes.

bool bind(Expression * expr, const Result & value)

bind searches for all instances of the Expression expr within this Expression, and sets the result of eval for those subexpressions to value. bind returns true if at least one instance of expr was found in this Expression.

bind does not operate on subexpressions that happen to evaluate to the same value. For example, if a dereference of OxDEADBEEF is bound to 0, and a register is bound to OxDEADBEEF, a deference of that register is not bound to 0.

virtual void apply(Visitor *)




Figure 6: Applying eval to a Dereference tree with two registers having user-provided values.

apply applies a Visitor to this Expression. Visitors perform postfix-order traversal of the ASTs represented by an Expression, with user-defined actions performed at each node of the tree. We present a thorough discussion with examples in Section 3.6.

```
virtual void getChildren(std::vector<Expression::Ptr> & children) const
```

getChildren may be called on an Expression taking a vector of ExpressionPtrs, rather than InstructionASTPtrs. All children which are Expressions will be appended to children.

3.6 Visitor Paradigm

An alternative to the bind/eval mechanism is to use a *visitor* ¹ over an expression tree. The visitor concept applies a user-specified visitor class to all nodes in an expression tree (in a post-order traversal). The visitor paradigm can be used as a more efficient replacement for bind/eval, to identify whether an expression has a desired pattern, or to locate children of an expression tree.

A visitor is a user-defined class that inherits from the Visitor class defined in Visitor.h. That class is repeated here for reference:

```
class Visitor {
  public:
    Visitor() {}
    virtual ~Visitor() {}
    virtual void visit(BinaryFunction* b) = 0;
    virtual void visit(Immediate* i) = 0;
    virtual void visit(RegisterAST* r) = 0;
    virtual void visit(Dereference* d) = 0;
};
```

A user provides implementations of the four visit methods. When applied to an Expression (via the Expression::apply method) the InstructionAPI will perform a post-order traversal of the tree, calling the appropriate visit method at each node.

As a simple example, the following code prints out the name of each register used in an Expression:

```
#include "Instruction.h"
#include "Operand.h"
#include "Expression.h"
#include "Register.h"
#include "Visitor.h"
#include <iostream>

using namespace std;
using namespace Dyninst;
using namespace InstructionAPI;
```

¹From Elements of Reusable Object-Oriented Software by Gamma, Helm, Johnson, and Vlissides

```
class PrintVisitor : public Visitor {
  public:
    PrintVisitor() {};
    ~PrintVisitor() {};
    virtual void visit(BinaryFunction* b) {};
    virtual void visit(Immediate* i) {};
    virtual void visit(RegisterAST* r) {
      cout << "\tVisiting register " << r->getID().name() << endl;</pre>
    virtual void visit(Dereference* d) {};
};
void printRegisters(Instruction::Ptr insn) {
   PrintVisitor pv;
   std::vector<Operand> operands;
   insn->getOperands(operands);
   // c++11x allows auto to determine the type of a variable;
   // if not using c++11x, use 'std::vector<0perand>::iterator' instead.
   // For gcc, use the -std=c++0x argument.
   for (auto iter = operands.begin(); iter != operands.end(); ++iter) {
      cout << "Registers used for operand" << endl;</pre>
      (*iter).getValue()->apply(&pv);
   }
}
Visitors may also set and use internal state. For example, the following visitor (presented without sur-
rounding use code) matches x86 and x86-64 instructions that add 0 to a register (effectively a noop).
class nopVisitor : public Visitor
  public:
   nopVisitor() : foundReg(false), foundImm(false), foundBin(false), isNop(true) {}
   virtual ~nopVisitor() {}
   bool foundReg;
   bool foundImm;
   bool foundBin;
   bool isNop;
   virtual void visit(BinaryFunction*)
      if (foundBin) isNop = false;
      if (!foundImm) isNop = false;
      if (!foundReg) isNop = false;
      foundBin = true;
   }
   virtual void visit(Immediate *imm)
   {
      if (imm != 0) isNop = false;
      foundImm = true;
   }
```

```
virtual void visit(RegisterAST *)
{
    foundReg = true;
}
virtual void visit(Dereference *)
{
    isNop = false;
}
};
```

3.7 Result Class

A Result object represents a value computed by an Expression AST.

The Result class is a tagged-union representation of the results that Expressions can produce. It includes 8, 16, 32, 48, and 64 bit integers (signed and unsigned), bit values, and single and double precision floating point values. For each of these types, the value of a Result may be undefined, or it may be a value within the range of the type.

The type field is an enum that may contain any of the following values:

```
• u8: an unsigned 8-bit integer
```

• s8: a signed 8-bit integer

• u16: an unsigned 16-bit integer

• s16: a signed 16-bit integer

• u32: an unsigned 32-bit integer

• s32: a signed 32-bit integer

• u48: an unsigned 48-bit integer (IA32 pointers)

• s48: a signed 48-bit integer (IA32 pointers)

 \bullet u
64: an unsigned 64-bit integer

• s64: a signed 64-bit integer

• sp_float: a single-precision float

• dp_float: a double-precision float

• bit_flag: a single bit (individual flags)

 \bullet m512: a 512-bit memory value

• dbl128: a 128-bit integer, which often contains packed floating point values - m14: a 14 byte memory value

Result (Result_Type t)

A Result may be constructed from a type without providing a value. This constructor creates a Result of type t with undefined contents.

```
Result (Result_Type t, T v)
```

A Result may be constructed from a type and any value convertible to the type that the tag represents. This constructor creates a Result of type t and contents v for any v that is implicitly convertible to type t. Attempting to construct a Result with a value that is incompatible with its type will result in a compile-time error.

bool operator== (const Result & o) const

Two Results are equal if any of the following hold:

- Both Results are of the same type and undefined
- Both Results are of the same type, defined, and have the same value

Otherwise, they are unequal (due to having different types, an undefiend Result compared to a defined Result, or different values).

std::string format () const

Results are formatted as strings containing their contents, represented as hexadecimal. The type of the Result is not included in the output.

template <typename to_type>
to_type convert() const

Converts the Result to the desired datatype. For example, to convert a Result res to a signed char, use res.convert<char>(); to convert it to an unsigned long, use res.convert<unsigned long>().

int size () const

Returns the size of the contained type, in bytes.

3.8 RegisterAST Class

A RegisterAST object represents a register contained in an operand. As a RegisterAST is an Expression, it may contain the physical register's contents if they are known.

typedef dyn_detail::boost::shared_ptr<RegisterAST> Ptr

A type definition for a reference-counted pointer to a RegisterAST.

RegisterAST (MachRegister r)

Construct a register using the provided register object r. The MachRegister datatype is Dyninst's register representation and should not be constructed manually.

void getChildren (vector< InstructionAST::Ptr > & children) const

By definition, a RegisterAST object has no children. Since a RegisterAST has no children, the children parameter is unchanged by this method.

void getUses (set< InstructionAST::Ptr > & uses)

By definition, the use set of a RegisterAST object is itself. This RegisterAST will be inserted into uses.

bool isUsed (InstructionAST::Ptr findMe) const

is Used returns true if findMe is a RegisterAST that represents the same register as this RegisterAST, and false otherwise.

std::string format (formatStyle how = defaultStyle) const

The format method on a RegisterAST object returns the name associated with its ID.

RegisterAST makePC (Dyninst::Architecture arch) [static]

Utility function to get a Register object that represents the program counter. makePC is provided to support platform-independent control flow analysis.

bool operator< (const RegisterAST & rhs) const</pre>

We define a partial ordering on registers by their register number so that they may be placed into sets or other sorted containers.

MachRegister getID () const

The getID function returns underlying register represented by this AST.

RegisterAST::Ptr promote (const InstructionAST::Ptr reg) [static]

Utility function to hide aliasing complexity on platforms (IA-32) that allow addressing part or all of a register

3.9 Immediate Class

The Immediate class represents an immediate value in an operand.

Since an Immediate represents a constant value, the **setValue** and **clearValue** interface are disabled on Immediate objects. If an immediate value is being modified, a new Immediate object should be created to represent the new value.

```
virtual bool isUsed(InstructionAST::Ptr findMe) const

void getChildren(vector<InstructionAST::Ptr> &) const

By definition, an Immediate has no children.

void getUses(set<InstructionAST::Ptr> &)

By definition, an Immediate uses no registers.

bool isUsed(InstructionAPI::Ptr findMe) const
```

isUsed, when called on an Immediate, will return true if findMe represents an Immediate with the same value. While this convention may seem arbitrary, it allows isUsed to follow a natural rule: an InstructionAST is used by another InstructionAST if and only if the first InstructionAST is a subtree of the second one.

3.10 BinaryFunction Class

A BinaryFunction object represents a function that can combine two Expressions and produce another ValueComputation.

For the purposes of representing a single operand of an instruction, the BinaryFunctions of interest are addition and multiplication of integer values; this allows an Expression to represent all addressing modes on the architectures currently supported by the Instruction API.

The constructor for a BinaryFunction may take a reference-counted pointer or a plain C++ pointer to each of the child Expressions that represent its arguments. Since the reference-counted implementation requires explicit construction, we provide overloads for all four combinations of

plain and reference-counted pointers. Note that regardless of which constructor is used, the pointers arg1 and arg2 become owned by the BinaryFunction being constructed, and should not be deleted. They will be cleaned up when the BinaryFunction object is destroyed.

The func parameter is a binary functor on two Results. It should be derived from funcT. addResult and multResult, which respectively add and multiply two Results, are provided as part of the InstructionAPI, as they are necessary for representing address calculations. Other funcTs may be implemented by the user if desired. funcTs have names associated with them for output and debugging purposes. The addition and multiplication functors provided with the Instruction API are named "+" and "*", respectively.

const Result & eval () const

The BinaryFunction version of eval allows the eval mechanism to handle complex addressing modes. Like all of the ValueComputation implementations, a BinaryFunction's eval will return the result of evaluating the expression it represents if possible, or an empty Result otherwise. A BinaryFunction may have arguments that can be evaluated, or arguments that cannot. Additionally, it may have a real function pointer, or it may have a null function pointer. If the arguments can be evaluated and the function pointer is real, a result other than an empty Result is guaranteed to be returned. This result is cached after its initial calculation; the caching mechanism also allows outside information to override the results of the BinaryFunction's internal computation. If the cached result exists, it is guaranteed to be returned even if the arguments or the function are not evaluable.

void getChildren (vector< InstructionAST::Ptr > & children) const

The children of a BinaryFunction are its two arguments. Appends the children of this Binary-Function to children.

void getUses (set< InstructionAST::Ptr > & uses)

The use set of a BinaryFunction is the union of the use sets of its children. Appends the use set of this BinaryFunction to uses.

bool isUsed (InstructionAST::Ptr findMe) const

is Used returns true if findMe is an argument of this Binary Function, or if it is in the use set of either argument.

3.11 Dereference Class

A Dereference object is an Expression that dereferences another ValueComputation.

A Dereference contains an Expression representing an effective address computation. Its use set is the same as the use set of the Expression being dereferenced.

It is not possible, given the information in a single instruction, to evaluate the result of a dereference. eval may still be called on an Expression that includes dereferences, but the expected use case is as follows:

- Determine the address being used in a dereference via the eval mechanism
- Perform analysis to determine the contents of that address
- If necessary, fill in the Dereference node with the contents of that addresss, using setValue

The type associated with a Dereference node will be the type of the value read from memory, not the type used for the address computation. Two Dereferences that access the same address but interpret the contents of that memory as different types will produce different values. The children of a Dereference at a given address are identical, regardless of the type of dereference being performed at that address. For example, the Expression shown in Figure 6 could have its root Dereference, which interprets the memory being dereferenced as a unsigned 16-bit integer, replaced with a Dereference that interprets the memory being dereferenced as any other type. The remainder of the Expression tree would, however, remain unchanged.

Dereference (Expression::Ptr addr, Result_Type result_type)

A Dereference is constructed from an Expression pointer (raw or shared) representing the address to be dereferenced and a type indicating how the memory at the address in question is to be interpreted.

virtual void getChildren (vector< InstructionAST::Ptr > & children) const

A Dereference has one child, which represents the address being dereferenced. Appends the child of this Dereference to children.

virtual void getUses (set< InstructionAST::Ptr > & uses)

The use set of a Dereference is the same as the use set of its children. The use set of this Dereference is inserted into uses.

virtual bool isUsed (InstructionAST::Ptr findMe) const

An InstructionAST is used by a Dereference if it is equivalent to the Dereference or it is used by the lone child of the Dereference

3.12 InstructionDecoder Class

The InstructionDecoder class decodes instructions, given a buffer of bytes and a length, and constructs an Instruction.

Construct an InstructionDecoder over the provided buffer and size. We consider the buffer to contain instructions from the provided arch, which must be from the set {Arch_x86, Arch_x86_64, Arch_ppc32, Arch_ppc64}.

Instruction::Ptr decode();

Decode the next address in the buffer provided at construction time, returning either an instruction pointer or NULL if the buffer contains no undecoded instructions.