











AMC1303E0510, AMC1303M0510, AMC1303E0520, AMC1303M0520 AMC1303E2510, AMC1303M2510, AMC1303E2520, AMC1303M2520

SBAS771C -JUNE 2017-REVISED FEBRUARY 2020

# AMC1303x Small, High-Precision, Reinforced Isolated Delta-Sigma Modulators With Internal Clock

#### 1 Features

- Pin-compatible family optimized for shunt-resistorbased current measurements:
  - ±50-mV or ±250-mV input voltage ranges
  - Manchester coded or uncoded bistream options
  - 10-MHz and 20-MHz clock options
- Excellent DC performance:
  - Offset error: ±50 μV or ±100 μV (max)
  - Offset drift: ±1 μV/°C (max)
  - Gain error: ±0.2% (max)
  - Gain drift: ±40 ppm/°C (max)
- Transient immunity: 100 kV/µs (typ)
- System-level diagnostic features
- Safety-related certifications:
  - 7000-V<sub>PK</sub> reinforced isolation per DIN VDE V 0884-11: 2017-01
  - 5000-V<sub>RMS</sub> isolation for 1 minute per UL1577
  - CAN/CSA no. 5A-component acceptance service notice and IEC 62368-1 end equipment standard
- Fully specified over the extended industrial temperature range: -40°C to +125°C

## 2 Applications

- Shunt-resistor-based current sensing and isolated voltage measurement in:
  - Industrial motor drives
  - Photovoltaic inverters
  - Uninterruptible and isolated power supplies
  - Power factor correction circuits

# 3 Description

The AMC1303 (AMC1303x0510, AMC1303x0520, AMC1303x2510, and AMC1303x2520) is a family of precision, delta-sigma ( $\Delta\Sigma$ ) modulators with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 7000 V<sub>PK</sub> according to the DIN VDE V 0884-11 and UL1577 standards. Used in conjunction with isolated power supplies, this isolated modulator separates parts of the system that operate on different common-mode voltage levels and protects lower-voltage parts from damage.

The input of the AMC1303 is optimized for direct connection to shunt resistors or other low voltage-level signal sources. The ±50-mV input voltage range option allows significant reduction of the power dissipation through the shunt. The output bit-stream of the AMC1303 is synchronized to the internally generated clock and is Manchester coded (AMC1303Ex) or uncoded (AMC1303Mx). By using an integrated digital filter (such as those in the TMS320F2807x or TMS320F2837x microcontroller families) to decimate the bitstream, the device can achieve 16 bits of resolution with a dynamic range of 85 dB at an effective output data rate of 78 kSPS.


The bitstream output of the Manchester coded AMC1303Ex versions supports single-wire data and clock transfer without having to consider the setup and hold time requirements of the receiving device.

## **Device Information (1)**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
AMC1303x	SOIC (8)	5.85 mm × 7.50 mm

 For all available packages, see the orderable addendum at the end of the datasheet.

#### **Simplified Schematic**





# **Table of Contents**

1	Features 1		8.1 Overview	. 19
2	Applications 1		8.2 Functional Block Diagram	. 19
3	Description 1		8.3 Feature Description	. 20
4	Revision History		8.4 Device Functional Modes	. 24
5	Device Comparison Table	9	Application and Implementation	25
6	Pin Configuration and Functions		9.1 Application Information	. 25
_	_		9.2 Typical Applications	. 26
7	Specifications	10	Power Supply Recommendations	. 31
	7.1 Absolute Maximum Ratings	11	Layout	
	7.2 ESD Ratings		11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		11.2 Layout Example	
	7.4 Thermal Information	12		
	7.5 Power Ratings	-	12.1 Device Support	
	7.6 Insulation Specifications		12.2 Documentation Support	
	7.7 Safety-Related Certifications		12.3 Related Links	
	7.8 Safety Limiting Values		12.4 Receiving Notification of Documentation Updates	
	7.9 Electrical Characteristics: AMC1303x05x		12.5 Community Resources	
	7.10 Electrical Characteristics: AMC1303x25x9		12.6 Trademarks	
	7.11 Switching Characteristics		12.7 Electrostatic Discharge Caution	
	7.12 Insulation Characteristics Curves			
	7.13 Typical Characteristics	40	12.8 Glossary	. 34
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	. 34

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (June 2018) to Revision C	Page
•	Changed Safety-related certifications bullet in Features section: changed VDE certification revision from DIN V VDE V 0884-10 (VDE V 0884-11) to DIN VDE V 0884-11 and changed IEC 60950-1, and IEC 60065 to IEC 62368-1	
•	Changed DIN V VDE V to DIN VDE V in Description section	1
•	Changed CLR and CPG values from ≥ 9 mm to ≥ 8.5 mm in <i>Insulation Specifications</i> table	5
•	Changed Insulation Specifications table header row from DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01 to DIN VDE V 0884-11: 2017-01	5
•	Changed VDE certification details in Safety-Related Certifications table	
•	Changed Safety Limiting Values table format as per current standard	6
•	Changed Functional Block Diagram to include input resistors used for VCM diagnostic	19
•	Changed Equation 3 and text reference in Digital Filter Usage section	25
С	hanges from Revision A (July 2017) to Revision B	Page
•	Changed Reinforced Isolation Capacitor Lifetime Projection figure	12
С	hanges from Original (June 2017) to Revision A	Page
•	Released AMC1303x05 devices to production	1
•	Added Added ±50 μV to first <i>DC Performance</i> sub-bullet to reflect the AMC1303x05 devices	1
•	Changed prevent to minimize in condition statement of Safety Limiting Values table	6
•	Added Electrical Characteristics: AMC1303x05x table	<mark>7</mark>




# 5 Device Comparison Table


PART NUMBER	LINEAR INPUT VOLTAGE RANGE	DIFFERENTIAL INPUT RESISTANCE	DIGITAL OUTPUT INTERFACE	INTERNAL CLOCK FREQUENCY
AMC1303E0510	±50 mV	4.9 kΩ	Manchester coded CMOS	
AMC1303E2510	±250 mV	22 kΩ	Manchester coded CMOS	40 MH-
AMC1303M0510	±50 mV	4.9 kΩ	Uncoded CMOS	10 MHz
AMC1303M2510	±250 mV	22 kΩ	Uncoded CMOS	
AMC1303E0520	±50 mV	4.9 kΩ	Manchester coded CMOS	
AMC1303E2520	±250 mV	22 kΩ	Manchester coded CMOS	20 MHz
AMC1303M0520	±50 mV	4.9 kΩ	Uncoded CMOS	20 IVITZ
AMC1303M2520	±250 mV	22 kΩ	Uncoded CMOS	

# 6 Pin Configuration and Functions





#### AMC1303Ex: DWV Package 8-Pin SOIC Top View



## **Pin Functions**

NAME	AMC1303Mx	AMC1303Ex	I/O	DESCRIPTION
AGND	4	4	_	Analog (high-side) ground reference
AINN	3	3	1	Inverting analog input
AINP	2	2	1	Noninverting analog input
AVDD	1	1	_	Analog (high-side) power supply, 3.0 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.
CLKOUT	7	_	0	Modulator clock output, 10 MHz (on AMC1303Mxx10) or 20 MHz (on AMC1303Mxx20) nominal
DGND	5	5	_	Digital (controller-side) ground reference
DGND	_	7	_	Connect this pin to the controller-side ground for AMC1303Ex derivates
DOUT	6	6	0	Modulator bitstream output. This pin is a Manchester coded output for the AMC1303Ex derivates.
DVDD	8	8	_	Digital (controller-side) power supply, 2.7 V to 5.5 V. See the <i>Power Supply Recommendations</i> section for decoupling recommendations.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage, AVDD to AGND or DVDD to DGND	-0.3	6.5	V
Analog input voltage at AINP, AINN	AGND – 6	AVDD + 0.5	V
Digital output voltage at DOUT, CLKOUT	DGND - 0.5	DVDD + 0.5	V
Input current to any pin except supply pins	-10	10	mA
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	<del>-</del> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog (high-side) supply voltage (AVDD to AGND)	3.0	5.0	5.5	٧
DVDD	Digital (controller-side) supply voltage (DVDD to DGND)	2.7	3.3	5.5	٧
T <sub>A</sub>	Operating ambient temperature	-40		125	°C

#### 7.4 Thermal Information

		AMC1303x	
	THERMAL METRIC <sup>(1)</sup>	DWV (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	60.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
В	Maximum power dissipation	AMC1303Exxx20, AVDD = DVDD = 5.5 V			89.65	mW	
$P_{D}$	(both sides)	AMC1303Mxxx20, AVDD = DVDD = 5.5 V			93.50	IIIVV	
P <sub>D1</sub>	Maximum power dissipation (high-side supply)	AMC1303xxx20, AVDD = 5.5 V			53.90	mW	
D	Maximum power dissipation	AMC1303Exxx20, DVDD = 5.5 V			35.75	2014/	
P <sub>D2</sub>	(low-side supply)	AMC1303Mxxx20, DVDD = 5.5 V			39.60	mW	



# 7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	RAL			
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 8.5	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation $(2 \times 0.0105 \text{ mm})$	≥ 0.021 mm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	_	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	pci 120 0000+1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111	
DIN VD	DE V 0884-11: 2017-01 <sup>(2)</sup>			
$V_{IORM}$	Maximum repetitive peak		2121	V <sub>PK</sub>
V	Maximum-rated isolation	At ac voltage (sine wave)	1500	V <sub>RMS</sub>
$V_{IOWM}$	working voltage	king voltage At dc voltage		$V_{DC}$
V	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification test)	7000	V
$V_{IOTM}$		$V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production test)	8400	V <sub>PK</sub>
$V_{IOSM}$	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 60065, 1.2- $\mu$ s, 50- $\mu$ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 12800 V_{PK}$ (qualification)	8000 V <sub>I</sub>	
		Method a, after input/output safety test subgroup 2 / 3, $V_{\text{ini}} = V_{\text{IOTM}}$ , $t_{\text{ini}} = 60 \text{ s}$ , $V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}} = 2545 \text{ V}_{\text{PK}}$ , $t_{\text{m}} = 10 \text{ s}$	≤ 5	
$q_{pd}$	Apparent charge <sup>(4)</sup>	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s, $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ $V_{PK}$ , $t_m = 10$ s	≤ 5	pC
		Method b1, at routine test (100% production) and type test, $V_{ini} = V_{IOTM}$ , $t_{ini} = 1$ s, $V_{pd(m)} = 1.875 \times V_{IORM} = 3977$ $V_{PK}$ , $t_m = 1$ s	≤ 5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.5 V_{PP}$ at 1 MHz	~1	pF
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	Ω
$R_{IO}$	Insulation resistance, input to output (5)	$V_{IO} = 500 \text{ V at } 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω
	input to output	$V_{IO} = 500 \text{ V at T}_{S} = 150^{\circ}\text{C}$	> 10 <sup>9</sup>	Ω
	Pollution degree		2	
	Climatic category		40/125/21	
UL157	7			
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 \ V_{RMS}$ or $7000 \ V_{DC}$ , $t = 60 \ s$ (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6000 \ V_{RMS}$ , $t = 1 \ s$ (100% production test)	5000	V <sub>RMS</sub>

<sup>(1)</sup> Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier are tied together, creating a two-pin device.



## 7.7 Safety-Related Certifications

VDE	UL
Certified according to DIN VDE V 0884-11: 2017-01, DIN EN 62368-1: 2016-05, EN 62368-1: 2014, and IEC 62368-1: 2014	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

## 7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current,	$R_{\theta,JA} = 112.2$ °C/W, VDD1 = VDD2 = 5.5 V, $T_J = 150$ °C, $T_A = 25$ °C			202.5	A
	see Figure 3	$R_{\theta JA} = 112.2$ °C/W, VDD1 = VDD2 = 3.6 V, $T_J = 150$ °C, $T_A = 25$ °C			202.5 309.4 1114 <sup>(1)</sup>	mA
P <sub>S</sub>	Safety input, output, or total power, see Figure 4	$R_{\theta JA} = 112.2$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C			1114 <sup>(1)</sup>	mW
Ts	Maximum safety temperature				150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I<sub>S</sub> and P<sub>S</sub>. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum junction temperature.

 $P_S = I_S \times \text{AVDD}_{\text{max}} + I_S \times \text{AVDD}_{\text{max}}$ , where  $\text{AVDD}_{\text{max}}$  is the maximum high-side supply voltage and  $\text{DVDD}_{\text{max}}$  is the maximum controller-side supply voltage.



#### 7.9 Electrical Characteristics: AMC1303x05x

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -50 mV to 50 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}\text{C}$ , AVDD = 5 V, and DVDD = 3.3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	SINPUTS					
V <sub>Clipping</sub>	Differential input voltage before clipping output	V <sub>IN</sub> = AINP - AINN		±64		mV
FSR	Specified linear differential full-scale	V <sub>IN</sub> = AINP - AINN	-50		50	mV
	Absolute common-mode input voltage <sup>(1)</sup>	(AINP + AINN) / 2 to AGND	-2		AVDD	V
V <sub>CM</sub>	Operating common-mode input voltage	(AINP + AINN) / 2 to AGND	-0.032		AVDD – 2.1	V
V <sub>CMov</sub>	Common-mode overvoltage detection level	(AINP + AINN) / 2 to AGND	AVDD – 2			V
	Hysteresis of the common-mode overvoltage detection level			90		mV
C <sub>IN</sub>	Single-ended input capacitance	AINN = AGND		4		pF
C <sub>IND</sub>	Differential input capacitance			2		pF
R <sub>IN</sub>	Single-ended input resistance	AINN = AGND		4.75		kΩ
R <sub>IND</sub>	Differential input resistance			4.9		kΩ
I <sub>IB</sub>	Input bias current	AINP = AINN = AGND, I <sub>IB</sub> = I <sub>IBP</sub> + I <sub>IBN</sub>	-97	-72	-57	μA
I <sub>IO</sub>	Input offset current			±10		nA
CMTI	Common-mode transient immunity		50	100		kV/μs
CMRR	Common mode valenties vatio	AINP = AINN, $f_{IN} = 0$ Hz, $V_{CM min} \le V_{IN} \le V_{CM}$		-99		٩D
	Common-mode rejection ratio	AINP = AINN, $f_{IN}$ from 0.1 Hz to 50 kHz, $V_{CM min}$ $\leq V_{IN} \leq V_{CM max}$		-98		dB
0000	B	AINP = AINN = AGND, $3.0 \text{ V} \le \text{AVDD} \le 5.5 \text{ V}$ , at dc		-108		15
PSRR	Power-supply rejection ratio	AINP = AINN = AGND, 3.0 V ≤ AVDD ≤ 5.5 V, 10 kHz, 100-mV ripple		-107		dB
DIM	1 1 1 (2)	AMC1303x0510		430		
BW	Input bandwidth (2)	AMC1303x0520	800			kHz
DC ACC	URACY					
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB
INL	Integral nonlinearity (3)	Resolution: 16 bits	-4	±1	4	LSB
Eo	Offset error	Initial, at T <sub>A</sub> = 25°C, AINP = AINN = AGND	-50	±2.5	50	μV
TCEO	Offset error thermal drift (4)		-1	±0.25	1	μV/°C
E <sub>G</sub>	Gain error	Initial, at T <sub>A</sub> = 25°C	-0.2%	±0.005%	0.2%	
TCE <sub>G</sub>	Gain error thermal drift <sup>(5)</sup>		-40	±20	40	ppm/°C
AC ACC	URACY	•	•		•	
OND	0: 11 : :	AMC1303x0510, f <sub>IN</sub> = 35 Hz	81	84		ID.
SNR	Signal-to-noise ratio	AMC1303x0520, f <sub>IN</sub> = 35 Hz	79	83		dB
THD	Total harmonic distortion	f <sub>IN</sub> = 35 Hz		-97	-86	dB
CEDD	Consideration of the state of t	AMC1303x0510, f <sub>IN</sub> = 35 Hz		96		٦D
SFDR	Spurious-free dynamic range	AMC1303x0520, f <sub>IN</sub> = 35 Hz		97		dB

<sup>(1)</sup> Steady-state voltage supported by the device in case of a system failure. See the specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings*() table.

(4) Offset error drift is calculated using the box method as described by the following equation:  $\frac{TCE_o}{TCE_o} = \frac{value_{MAX} - value_{MIN}}{TempRange}$ 

TCE<sub>G</sub>(ppm) =  $\left(\frac{value_{MAX} - value_{MIN}}{value \times TempRange}\right) \times 10^6$ 5) Gain error drift is calculated using the box method as described by the following equation:

<sup>(2)</sup> This parameter is the -3-dB, second-order, roll-off frequency of the integrated differential input amplifier to consider for antialiasing filter designs.

<sup>(3)</sup> Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.



# **Electrical Characteristics: AMC1303x05x (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -50 mV to 50 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}\text{C}$ , AVDD = 5 V, and DVDD = 3.3 V.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL	OUTPUTS (CMOS Logic)		,			
C <sub>LOAD</sub>	Output load capacitance			30		pF
V <sub>OH</sub>	High level autout valtage	I <sub>OH</sub> = -20 μA	DVDD - 0.1			V
	High-level output voltage	I <sub>OH</sub> = -4 mA	DVDD - 0.4			V
W	Low-level output voltage	I <sub>OL</sub> = 20 μA			0.1	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	v
POWER	SUPPLY					
I <sub>AVDD</sub>		AMC1303x0510, 3.0 V ≤ AVDD ≤ 3.6 V		5.4	7.3	
	High-side supply current	AMC1303x0510, 4.5 V ≤ AVDD ≤ 5.5 V		6.0	8.0	A
	High-side supply current	AMC1303x0520, 3.0 V ≤ AVDD ≤ 3.6 V		6.3	8.5	mA
		AMC1303x0520, 4.5 V ≤ AVDD ≤ 5.5 V		7.2	9.8	
		AMC1303E0510, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		3.3	4.5	
		AMC1303E0510, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 \text{ pF}$		3.6	5.0	
		AMC1303M0510, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		3.5	4.7	
	Controller side supply supply	AMC1303M0510, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		3.9	5.4	A
I <sub>DVDD</sub>	Controller-side supply current	AMC1303E0520, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		4.1	5.5	mA
		AMC1303E0520, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 \text{ pF}$		4.7	6.5	
		AMC1303M0520, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		4.6	6.0	
		AMC1303M0520, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, C <sub>LOAD</sub> = 15 pF		5.4	7.2	



# 7.10 Electrical Characteristics: AMC1303x25x

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}\text{C}$ , AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANALOG	SINPUTS						
V <sub>Clipping</sub>	Differential input voltage before clipping output	V <sub>IN</sub> = AINP – AINN		±320		mV	
FSR	Specified linear differential full-scale	V <sub>IN</sub> = AINP - AINN	-250		250	mV	
	Absolute common-mode input voltage <sup>(1)</sup>	(AINP + AINN) / 2 to AGND	-2		AVDD	V	
V <sub>CM</sub>	Operating common-mode input voltage	(AINP + AINN) / 2 to AGND	-0.16		AVDD - 2.1	V	
V <sub>CMov</sub>	Common-mode overvoltage detection level	(AINP + AINN) / 2 to AGND	AVDD – 2			V	
	Hysteresis of common-mode overvoltage detection level			90		mV	
C <sub>IN</sub>	Single-ended input capacitance	AINN = AGND		2		pF	
C <sub>IND</sub>	Differential input capacitance			1		pF	
R <sub>IN</sub>	Single-ended input resistance	AINN = AGND		19		kΩ	
R <sub>IND</sub>	Differential input resistance			22		kΩ	
I <sub>IB</sub>	Input bias current	AINP = AINN = AGND, I <sub>IB</sub> = I <sub>IBP</sub> + I <sub>IBN</sub>	-82	-60	-48	μA	
I <sub>IO</sub>	Input offset current			±5		nA	
CMTI	Common-mode transient immunity		50	100		kV/μs	
CMRR	Comment and a minutes making	AINP = AINN, $f_{IN} = 0$ Hz, $V_{CM \text{ min}} \le V_{IN} \le V_{CM \text{ max}}$		-98		-ID	
	Common-mode rejection ratio	AINP = AINN, $f_{IN}$ from 0.1 Hz to 50 kHz, $V_{CM \text{ min}} \le V_{IN} \le V_{CM \text{ max}}$		-98		dB	
2022		AINP = AINN = AGND, $3.0 \text{ V} \le \text{AVDD} \le 5.5 \text{ V}$ , at dc		-97		2	
PSRR	Power-supply rejection ratio	AINP = AINN = AGND, $3.0 \text{ V} \le \text{AVDD} \le 5.5 \text{ V}$ , $10\text{-kHz}$ , $100\text{-mV}$ ripple		-94.5		dB	
DIM	1 1 1 1 (2)	AMC1303x2510		510			
BW	Input bandwidth <sup>(2)</sup>	AMC1303x2520	900			kHz	
DC ACC	URACY						
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB	
INL	Integral nonlinearity <sup>(3)</sup>	Resolution: 16 bits	-4	±1	4	LSB	
Eo	Offset error	Initial, at T <sub>A</sub> = 25°C, AINP = AINN = AGND	-100	±4.5	100	μV	
TCEO	Offset error thermal drift <sup>(4)</sup>		-1	±0.15	1	μV/°C	
E <sub>G</sub>	Gain error	Initial, at T <sub>A</sub> = 25°C	-0.2%	-0.005%	0.2%		
TCE <sub>G</sub>	Gain error thermal drift <sup>(5)</sup>		-40	±20	40	ppm/°C	
AC ACC	URACY				<del> </del>		
CNID	Cianal to mains vatio	AMC1303x2510, f <sub>IN</sub> = 35 Hz	85	87		al D	
SNR	Signal-to-noise ratio	AMC1303x2520, f <sub>IN</sub> = 35 Hz	84.5	86.5		dB	
TUD	T-4-1 b di-4-di	AMC1303x2510, f <sub>IN</sub> = 35 Hz		-97	-86	-15	
THD	Total harmonic distortion	AMC1303x2520, f <sub>IN</sub> = 35 Hz		-101	-86	dB	
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 35 Hz		98		dB	

<sup>(1)</sup> Steady-state voltage supported by the device in case of a system failure. See the specified common-mode input voltage V<sub>CM</sub> for normal operation. Observe analog input voltage range as specified in the Absolute Maximum Ratings table.

(4) Offset error drift is calculated using the box method as described by the following equation:  $TCE_{o} = \frac{value_{MAX} - value_{MIN}}{TempRange}$ 

TCE<sub>G</sub> (ppm) =  $\left(\frac{value_{MAX} - value_{MIN}}{value \times TempRange}\right) \times 10^6$ (5) Gain error drift is calculated using the box method as described by the following equation:

<sup>(2)</sup> This parameter is the -3-dB, second-order, roll-off frequency of the integrated differential input amplifier to consider for antialiasing filter designs.

<sup>(3)</sup> Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR.



# **Electrical Characteristics: AMC1303x25x (continued)**

minimum and maximum specifications apply from  $T_A = -40^{\circ}\text{C}$  to +125°C, AVDD = 3.0 V to 5.5 V, DVDD = 2.7 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND, and sinc<sup>3</sup> filter with OSR = 256 (unless otherwise noted); typical specifications are at  $T_A = 25^{\circ}\text{C}$ , AVDD = 5 V, and DVDD = 3.3 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITA	L OUTPUTS (CMOS LOGIC)					
C <sub>LOAD</sub>	Output load capacitance			30		pF
.,	Lligh level output voltage	I <sub>OH</sub> = -20 μA	DVDD - 0.1			V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	DVDD - 0.4			V
V	Low-level output voltage	I <sub>OL</sub> = 20 μA			0.1	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
POWER	SUPPLY					
		AMC1303x2510, 3.0 V ≤ AVDD ≤ 3.6 V		5.4	7.3	
I <sub>AVDD</sub>	High side cumply surrent	AMC1303x2510, 4.5 V ≤ AVDD ≤ 5.5 V		6.0	8.0	mA
	High-side supply current	AMC1303x2520, 3.0 V ≤ AVDD ≤ 3.6 V		6.3	8.5	mA
			AMC1303x2520, 4.5 V ≤ AVDD ≤ 5.5 V		7.2	9.8
		AMC1303E2510, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 pF$		3.3	4.5	
		AMC1303E2510, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		3.6	5.0	
		AMC1303M2510, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		3.5	4.7	
	Controller side averally average	AMC1303M2510, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		3.9	5.4	A
I <sub>DVDD</sub>	Controller-side supply current	AMC1303E2520, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 pF$		4.1	5.5	mA
		AMC1303E2520, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		4.7	6.5	
		AMC1303M2520, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		4.6	6.0	
		AMC1303M2520, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		5.4	7.2	



## 7.11 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Internal clock frequency,	AMC1303Mxx10	9.6	10	10.4	
f <sub>CLK</sub>	on the CLKOUT pin of the AMC1303Mx only	AMC1303Mxx20	19.2	20	20.8	MHz
Duty Cycle	Internal clock duty cycle <sup>(1)</sup> , on the CLKOUT pin of the AMC1303Mx only		45%	50%	55%	
t <sub>h</sub>	DOUT hold time after rising edge of CLKOUT	AMC1303Mx, C <sub>LOAD</sub> = 15 pF	7			ns
t <sub>d</sub>	DOUT delay time after rising edge of CLKOUT	AMC1303Mx, C <sub>LOAD</sub> = 15 pF			15	ns
	DOUT, CLKOUT rise time	10% to 90%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		0.8	3.5	5
t <sub>r</sub>	DOUT, CEROUT lise time	10% to 90%, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 \text{ pF}$		1.8	3.9	ns
	DOUT, CLKOUT fall time	90% to 10%, 2.7 V $\leq$ DVDD $\leq$ 3.6 V, $C_{LOAD} = 15 \text{ pF}$		0.8	3.5	nc
t <sub>f</sub>	DOOT, GEROOT IAII UITIE	90% to 10%, 4.5 V $\leq$ DVDD $\leq$ 5.5 V, $C_{LOAD} = 15 pF$		1.8	3.9	ns
t <sub>ASTART</sub>	Analog startup time	AVDD step to 3.0 V with DVDD ≥ 2.7 V		0.5		ms

(1) Duty cycle values are specified by design.




Figure 1. AMC1303Mx Digital Interface Timing





Figure 2. Digital Interface Startup Timing




#### 7.12 Insulation Characteristics Curves







# 7.13 Typical Characteristics





























# 8 Detailed Description

#### 8.1 Overview

The analog input stage of the AMC1303 is a fully differential amplifier feeding the switched-capacitor input of a second-order, delta-sigma ( $\Delta\Sigma$ ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output DOUT of the converter provides a stream of digital ones and zeros that is synchronous to the internally-generated clock at the CLKOUT pin (active on AMC1303Mx derivates only) with a frequency as specified in the *Switching Characteristics* table. The time average of this serial bit-stream output is proportional to the analog input voltage.

The *Functional Block Diagram* section shows a detailed block diagram of the AMC1303. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The SiO<sub>2</sub>-based capacitive isolation barrier supports a high level of magnetic field immunity as described in the application report *ISO72x Digital Isolator Magnetic-Field Immunity* (SLLA181A), available for download at www.ti.com. The extended clock frequency of 20 MHz on the AMC1303xxx20 supports faster control loops and higher performance levels compared to the other solutions available on the market.

## 8.2 Functional Block Diagram






#### 8.3 Feature Description

#### 8.3.1 Analog Input

The AMC1303 incorporates a front-end circuitry that contains a differential amplifier and sampling stage, followed by a  $\Delta\Sigma$  modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of ±250 mV (for the AMC1303x25x), or to a factor of 20 in devices with a ±50-mV input voltage range (for the AMC1303x05x), resulting in a differential input resistance of 4.9 k $\Omega$  (for the AMC1303x05x) or 22 k $\Omega$  (for the AMC1303x25x).

For reduced offset and offset drift, the differential amplifier is chopper-stabilized with the switching frequency set at f<sub>CLK</sub> / 32. Figure 42 shows that the switching frequency generates a spur.



AMC1303xxx20,  $sinc^3$  filter, OSR = 2,  $f_{IN}$  = 1 kHz

Figure 42. Quantization Noise Shaping

Consider the input resistance of the AMC1303 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier causes an offset that is dependent on the actual amplitude of the input signal. See the *Isolated Voltage Sensing* section for more details on reducing these effects.

There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range AGND – 6 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ±250 mV (for the AMC1303x25x) or ±50 mV (for the AMC1303x05x), and within the specified input common-mode voltage range.



#### **Feature Description (continued)**

#### 8.3.2 Modulator

The modulator implemented in the AMC1303 (such as the one conceptualized in Figure 43) is a second-order, switched-capacitor, feed-forward  $\Delta\Sigma$  modulator. The analog input voltage  $V_{IN}$  and the output  $V_5$  of the 1-bit digital-to-analog converter (DAC) are subtracted, providing an analog voltage  $V_1$  at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage  $V_3$  that is subtracted from the input signal  $V_{IN}$  and the output of the first integrator  $V_2$ . Depending on the polarity of the resulting voltage  $V_4$ , the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage  $V_5$ , causing the integrators to progress in the opposite direction and forcing the value of the integrator output to track the average value of the input.




Figure 43. Block Diagram of a Second-Order Modulator

The modulator shifts the quantization noise to high frequencies; see Figure 42. Therefore, use a low-pass digital filter at the output of the device to increase the overall performance. This filter is also used to convert the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). Tl's microcontroller families TMS320F2807x and TMS320F2837x offer a suitable programmable, hardwired filter structure called a sigma-delta filter module (SDFM) optimized for usage with the AMC1303 family. Also, SD24\_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc-filters, thus offering a system-level solution for multichannel, isolated current sensing. An additional option is to use a suitable application-specific device, such as the AMC1210 (a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter.



#### Feature Description (continued)

#### 8.3.3 Isolation Channel Signal Transmission

The AMC1303 uses an on-off keying (OOK) modulation scheme to transmit the modulator output bitstream across the capacitive SiO<sub>2</sub>-based isolation barrier. The transmitter modulates the bitstream at TX IN in Figure 44 with an internally-generated, 480-MHz carrier across the isolation barrier to represent a digital zero and sends a no signal to represent the digital one. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the CMTI performance and reduces the radiated emissions caused by the high-frequency carrier. Figure 44 shows a block diagram of an isolation channel integrated in the AMC1303.




Figure 44. Block Diagram of an Isolation Channel

Figure 45 shows the concept of the on-off keying scheme.




Figure 45. OOK-Based Modulation Scheme



## **Feature Description (continued)**

#### 8.3.4 Digital Output

A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1303x25x) or 50 mV (for the AMC1303x05x) produces a stream of ones and zeros that are high 89.06% of the time. With 16 bits of resolution on the decimation filter, that percentage ideally corresponds to code 58368. A differential input of –250 mV (–50 mV for the AMC1303x05x) produces a stream of ones and zeros that are high 10.94% of the time and ideally results in code 7168 with a 16-bit resolution decimation filter. These input voltages are also the specified linear ranges of the different AMC1303 versions with performance as specified in this document. If the input voltage value exceeds these ranges, the output of the modulator shows nonlinear behavior where the quantization noise increases. The output of the modulator clips with a stream of only zeros with an input less than or equal to –320 mV (–64 mV for the AMC1303x05x) or with a stream of only ones with an input greater than or equal to 320 mV (64 mV for the AMC1303x05x). In this case, however, the AMC1303 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the *Fail-Safe Output* section for more details). Figure 46 shows the input voltage versus the output modulator signal.




Figure 46. Analog Input versus AMC1303 Modulator Output

Equation 1 calculates the density of ones in the output bit-stream for any input voltage value (with the exception of a full-scale input signal, as described in the *Output Behavior in Case of a Full-Scale Input* section):

$$\frac{V_{IN} + V_{Clipping}}{2 \times V_{Clipping}}$$
(1)

The AMC1303 internally generates the clock signal required for the modulator. This clock is provided externally at the CLKOUT pin on AMC1303Mx devices only. For more details, see the *Switching Characteristics* section.

# 8.3.5 Manchester Coding Feature

The AMC1303Ex offers the IEEE 802.3-compliant Manchester coding feature that generates at least one transition per bit to support clock signal recovery from the bitstream. A Manchester coded bitstream is free of dc components. The Manchester coding combines the clock and data information using exclusive or (XOR) logical operation. Figure 47 shows the resulting bitstream.




Figure 47. Manchester Coded Output of the AMC1303Ex

#### 8.4 Device Functional Modes

#### 8.4.1 Fail-Safe Output

In the case of a missing high-side supply voltage AVDD, the output of the  $\Delta\Sigma$  modulator is not defined and can cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, as shown in Figure 2, the AMC1303 implements a fail-safe output function that pulls the DOUT and CLKOUT outputs (AMC1303Mx only) to a steady-state logic 1 in case of a missing AVDD.

Similarly, as also shown in Figure 48, if the common-mode voltage of the input reaches or exceeds the specified common-mode overvoltage detection level V<sub>CMov</sub> as defined in the *Electrical Characteristics* table, the AMC1303 generates a steady-state bitstream of logic 1's at the DOUT output.

In both cases, the steady-state logic 1 occurs on the DOUT output with a delay of two clock cycles after the event of either exceeded common-mode input voltage or missing AVDD. Another 256 clock cycles are required for the CLKOUT pin of the AMC1303Mx to be held at logic 1.




Figure 48. Fail-Safe Output of the AMC1303

#### 8.4.2 Output Behavior in Case of a Full-Scale Input

If a full-scale input signal is applied to the AMC1303 (that is,  $|V_{IN}| \ge |V_{Clipping}|$ ), Figure 49 shows that the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level.




Figure 49. Overrange Output of the AMC1303



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

#### 9.1.1 Digital Filter Usage

The modulator generates a bit stream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, shown in Equation 2, built with minimal effort and hardware, is a sinc<sup>3</sup>-type filter:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^{3}$$
 (2)

This filter provides the best output performance at the lowest hardware size (count of digital gates) for a second-order modulator. All the characterization in this document is done with a sinc<sup>3</sup> filter with an oversampling ratio (OSR) of 256 and an output word size of 16 bits.

The effective number of bits (ENOB) is often used to compare the performance of ADCs and  $\Delta\Sigma$  modulators. Figure 50 shows the ENOB of the AMC1303 with different oversampling ratios. In this document, Equation 3 calculates this number from the SINAD by using the following equation:

$$SINAD = 1.76 + 6.02 \text{ dB} \times ENOB \tag{3}$$




Figure 50. Measured Effective Number of Bits versus Oversampling Ratio

An example code for implementing a sinc<sup>3</sup> filter in an FPGA is discussed in application note *Combining ADS1202* with FPGA Digital Filter for Current Measurement in Motor Control Applications, available for download at www.ti.com.



#### 9.2 Typical Applications

#### 9.2.1 Frequency Inverter Application

Isolated  $\Delta\Sigma$  modulators are widely used in new-generation frequency inverter designs because of their high ac and dc performance. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), and other industrial applications.

Figure 51 shows a simplified schematic of the AMC1303Mx in a typical frequency inverter application as used in industrial motor drives with shunt resistors (R<sub>SHUNT</sub>) used for current sensing. Depending on the system design, either all three or only two motor phase currents are sensed.




Figure 51. Simplified Diagram of the AMC1303Mx in a Frequency Inverter Application



## **Typical Applications (continued)**

Figure 52 shows how the Manchester coded bitstream output of the AMC1303Ex minimizes the wiring efforts of the connection between the power and the control board. This bitstream output also allows the clock to be generated locally on the power board without the having to adjust the propagation delay time of each DOUT connection to fulfill the setup and hold time requirements of the microcontroller.




Figure 52. Simplified Diagram of the AMC1303Ex in a Frequency Inverter Application

In both examples shown previously, an additional fourth AMC1303 is used to support isolated voltage sensing of the dc link. This high voltage is reduced using a resistive divider and is sensed by the device across a smaller resistor. The value of this resistor can degrade the performance of the measurement, as described in the *Isolated Voltage Sensing* section.

#### 9.2.1.1 Design Requirements

Table 1 lists the parameters for the typical application in the *Frequency Inverter Application* section.

**Table 1. Design Requirements** 

PARAMETER	VALUE
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Valtage dues assess the about for a linear response	AMC1303x25x: ±250 mV (maximum)
Voltage drop across the shunt for a linear response	AMC1303x05x: ±50 mV (maximum)



#### 9.2.1.2 Detailed Design Procedure

The high-side power supply (AVDD) for the AMC1303 device is derived from the power supply of the upper gate driver. Further details are provided in the *Power Supply Recommendations* section.

The floating ground reference (AGND) is derived from one of the ends of the shunt resistor that is connected to the negative input of the AMC1303 (AINN). If a four-pin shunt is used, the inputs of the device are connected to the inner leads and AGND is connected to one of the outer shunt leads.

Use Ohm's Law to calculate the voltage drop across the shunt resistor ( $V_{SHUNT}$ ) for the desired measured current:  $V_{SHUNT} = I \times R_{SHUNT}$ .

Consider the following two restrictions to choose the proper value of the shunt resistor R<sub>SHUNT</sub>:

- The voltage drop caused by the nominal current range must not exceed the recommended differential input voltage range: V<sub>SHUNT</sub> ≤ ±250 mV
- The voltage drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes
  a clipping output: |V<sub>SHUNT</sub>| ≤ |V<sub>Clipping</sub>|

The typically recommended RC filter in front of a  $\Delta\Sigma$  modulator to improve signal-to-noise performance of the signal path is not required for the AMC1303. By design, the input bandwidth of the analog front-end of the device is limited as specified in the *Electrical Characteristics* table.

For modulator output bitstream filtering, a device from TI's TMS320F2807x family of low-cost microcontrollers (MCUs) or TMS320F2837x family of dual-core MCUs is recommended. These families support up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection.

## 9.2.1.3 Application Curves

In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on its order; that is, a sinc<sup>3</sup> filter requires three data updates for full settling (with  $f_{DATA} = f_{CLK} / OSR$ ). Therefore, for overcurrent protection, filter types other than sinc<sup>3</sup> can be a better choice; an alternative is the sinc<sup>2</sup> filter. Figure 53 and Figure 54 compare the settling times of different filter orders.

The delay time of a sinc filter with a continuous signal is half of its settling time.




Figure 53. Measured Effective Number of Bits versus Settling Time




Figure 54. Measured Effective Number of Bits versus Settling Time



#### 9.2.2 Isolated Voltage Sensing

The AMC1303 is optimized for usage in current-sensing applications using low-resistance shunts. However, the device can also be used in isolated voltage-sensing applications if the effect of the (usually higher) value of the resistor used in this case is considered. For best performance, TI recommends using the ±250-mV versions of the device (AMC1303x25xx) for this use case.

Figure 55 shows a simplified circuit typically used in high-voltage-sensing applications. The high value resistors (R1 and R2) are used as voltage dividers and dominate the current value definition. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1303. This resistor and the differential input resistance of the AMC1303x25x is 22 k $\Omega$  also create a voltage divider that results in an additional gain error. With the assumption of R1, R2, and R<sub>IND</sub> having a considerably higher value than R3, the resulting total gain error can be estimated using Equation 4, with E<sub>G</sub> being the gain error of the AMC1303.

$$\left|\mathsf{E}_{\mathsf{Gtot}}\right| = \left|\mathsf{E}_{\mathsf{G}}\right| + \frac{\mathsf{R3}}{\mathsf{R}_{\mathsf{IN}}} \tag{4}$$

This gain error can be minimized during the initial system-level gain calibration procedure.




Figure 55. Using the AMC1303x25x for Isolated Voltage Sensing

#### 9.2.2.1 Design Requirements

Table 2 lists the parameters for the typical application in the *Isolated Voltage Sensing* section.

**Table 2. Design Requirements** 

PARAMETER	VALUE
High-side supply voltage	3.3 V or 5 V
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the resistor R3 for a linear response	AMC1303x25x: ±250 mV (maximum)

#### 9.2.2.2 Detailed Design Procedure


As indicated in Figure 55, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 1.9 V. This voltage results in a bias current  $I_{IB}$  through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value range of this current is specified in the *Electrical Characteristics* table. This bias current generates additional offset error that depends on the value of the resistor R3. Because the value of this bias current depends on the actual common-mode amplitude of the input signal (as illustrated in Figure 56), the initial system offset calibration does not minimize its effect. Therefore, in systems with high accuracy requirements, TI recommends using a series resistor at the negative input (AINN) of the AMC1303 with a value equal to the shunt resistor R3 (that is, R3' = R3 in Figure 55) to eliminate the effect of the bias current.

This additional series resistor (R3') influences the gain error of the circuit. The effect is calculated using Equation 5 with R5 = R5' =  $50 \text{ k}\Omega$  and R4 = R4' =  $12.5 \text{ k}\Omega$  for the AMC1303x25x.

$$E_{G}(\%) = \left(1 - \frac{R4}{R4' + R3'}\right) \times 100\%$$
 (5)

#### 9.2.2.3 Application Curve

Figure 56 shows the dependency of the input bias current on the common-mode voltage at the input of the AMC1303x25x.



AMC1303x25x

Figure 56. Input Current vs Input Common-Mode Voltage

#### 9.2.3 What To Do and What Not To Do

Do not leave the inputs of the AMC1303 unconnected (floating) when the device is powered up. If both modulator inputs are left floating, the input bias current drives these inputs to the output common-mode voltage of the differential amplifier of approximately 1.9 V. If that voltage is above the specified input common-mode range, the gain of the differential amplifier diminishes and the modulator outputs a bitstream resembling a zero differential input voltage.



# 10 Power Supply Recommendations

In a typical frequency-inverter application, the high-side power supply (AVDD) for the device is directly derived from the floating power supply of the upper gate driver. For lowest system-level cost, a Zener diode can be used to limit the voltage to 5 V or 3.3 V ( $\pm 10\%$ ). Alternatively a low-cost low-drop regulator (LDO), for example the LM317-N, can be used to adjust the supply voltage level and minimize noise on the power supply node. A low-ESR decoupling capacitor of 0.1  $\mu$ F is recommended for filtering this power-supply path. Place this capacitor (C2 in Figure 57) as close as possible to the AVDD pin of the AMC1303 for best performance. Further, an additional capacitor with a value in the range of 2.2  $\mu$ F to 10  $\mu$ F is recommended.

The floating ground reference (AGND) is derived from the end of the shunt resistor, which is connected to the negative input (AINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads and AGND is connected to one of the outer leads of the shunt.

For decoupling of the digital power supply on the controller side, TI recommends using a  $0.1-\mu F$  capacitor assembled as close to the DVDD pin of the AMC1303 as possible, followed by an additional capacitor in the range of  $2.2~\mu F$  to  $10~\mu F$ .




Figure 57. Decoupling the AMC1303



# 11 Layout

## 11.1 Layout Guidelines

Figure 58 shows a layout recommendation detailing the critical placement of the decoupling capacitors (as close as possible to the AMC1303) and placement of the other components required by the device. For best performance, place the shunt resistor and the antialiasing filter components as close as possible to the AINP and AINN inputs of the AMC1303 and keep the layout of both connections symmetrical.

#### 11.2 Layout Example




Figure 58. Recommended Layout of the AMC1303



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Device Nomenclature

#### 12.1.1.1 Isolation Glossary

See the Isolation Glossary

## 12.2 Documentation Support

#### 12.2.1 Related Documentation

- Texas Instruments, AMC1210 Quad Digital Filter for 2nd-Order Delta-Sigma Modulator data sheet
- Texas Instruments, MSP430F677x Polyphase Metering SoCs data sheet
- Texas Instruments, TMS320F2807x Piccolo™ Microcontrollers data sheet
- Texas Instruments, TMS320F2837xD Dual-Core Delfino™ Microcontrollers data sheet
- Texas Instruments, ISO72x Digital Isolator Magnetic-Field Immunity application report
- Texas Instruments, Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications application report

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
AMC1303E0510	Click here	Click here	Click here	Click here	Click here
AMC1303M0510	Click here	Click here	Click here	Click here	Click here
AMC1303E0520	Click here	Click here	Click here	Click here	Click here
AMC1303M0520	Click here	Click here	Click here	Click here	Click here
AMC1303E2510	Click here	Click here	Click here	Click here	Click here
AMC1303M2510	Click here	Click here	Click here	Click here	Click here
AMC1303E2520	Click here	Click here	Click here	Click here	Click here
AMC1303M2520	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

## 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.



#### 12.6 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

## 12.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
AMC1303E0510DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E051	Samples
AMC1303E0510DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E051	Samples
AMC1303E0520DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E052	Samples
AMC1303E0520DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E052	Samples
AMC1303E2510DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E251	Samples
AMC1303E2510DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E251	Samples
AMC1303E2520DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E252	Samples
AMC1303E2520DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303E252	Samples
AMC1303M0510DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M051	Samples
AMC1303M0510DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M051	Samples
AMC1303M0520DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M052	Samples
AMC1303M0520DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M052	Samples
AMC1303M2510DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M251	Samples
AMC1303M2510DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M251	Samples
AMC1303M2520DWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M252	Samples
AMC1303M2520DWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	1303M252	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2020


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC1303E0510DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303E0520DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303E2510DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303E2520DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303M0510DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303M0520DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303M2510DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
AMC1303M2520DWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 30-May-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC1303E0510DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303E0520DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303E2510DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303E2520DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303M0510DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303M0520DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303M2510DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
AMC1303M2520DWVR	SOIC	DWV	8	1000	350.0	350.0	43.0



SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOIC



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated