











# 68000 Single Board Computer

## from "Microprocessor Systems Design" by Alan Clements Modified by Jeff Tranter



Spare Gates



Top Level Schematic

Jeff Tranter

Sheet: /

File: ts2.sch


**Title: TS2 68000 Single Board Computer**


Size: A Date: 2016-11-27

KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Rev: 2.0

Id: 1/8





Address Decoding

Jeff Tranter

Sheet: /page2/

File: page2.sch

**Title: TS2 68000 Single Board Computer**


Size: A

Date: 2016-11-27

Rev: 2.0

KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Id: 3/8



RAM and ROM Address Select

Jeff Tranter

Sheet: /page3/

File: page3.sch

**Title: TS2 68000 Single Board Computer**


Size: A

Date: 2016-11-27

Rev: 2.0

KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Id: 4/8



RAM and ROM (1 of 2)

Jeff Tranter


Sheet: /page4/

File: page4.sch

**Title: TS2 68000 Single Board Computer**

Size: A Date: 2016-11-27  
KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Rev: 2.0  
Id: 5/8



RAM and ROM (2 of 2)

Jeff Tranter


Sheet: /page5/

File: page5.sch

**Title: TS2 68000 Single Board Computer**

Size: A Date: 2016-11-27  
KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Rev: 2.0  
Id: 6/8



DTACK and BERR Control Circuitry

Jeff Tranter

Sheet: /page6/

File: page6.sch

**Title: TS2 68000 Single Board Computer**

Size: A Date: 2016-11-27

KiCad E.D.A. kicad 4.0.2+dfsg1-stable

Rev: 2.0

Id: 7/8

