


# Kartentypen

## Types of Cards


© M. Leischner

### Hochgeprägte Karten / Embossed Cards



© M. Leischner

## Magnetstreifenkarte / Magnetic-strip Cards



© M. Leischner


## What is a Smart Card ?

### Definition

A smart card is a (mostly) **credit card-sized device** embedded with

- o either a **memory chip** or
- o a **memory chip** and a **microprocessor**.

Think of microprocessor smart card as a **tiny, portable database and computer** that you can carry in your pocket.




**25 March 1974:**

**Roland Moreno, a French journalist, filed the first patent for the Smart Card**

© M. Leischner

## Classification Chart for Smart Cards



by W. Rankl / W. Effing

© M. Leischner

## Arten von Chipkartenspeicher / Memory Types


- o ROM (read-only memory)
- o PROM (programmable read-only memory)
- o EPROM (erasable programmable read-only memory)
- o EEPROM (electrically erasable programmable read-only memory)
- o Flash-EEPROM
- o FeRAM (ferroelectric random-access memory)
- o RAM (random access memory)

NetLab:

- o Enhanced BasicCard ZC3.9:  
8K EEPROM, 256 bytes RAM
- o Professional BasicCard ZC4.5A: 30K EEPROM, 1K RAM

© M. Leischner


## Platzbedarf für ein Bit / area required for a single bit cell



© M. Leischner


Quelle: Rankl/Effing

## Kontaktfelder einer Chipkarte (ISO 7816-2) / Smart Card Contact Areas (ISO/IEC 7816-2)




© M. Leischner

## Architecture of a Memory Card




© M. Leischner

## Architecture of a Microprocessor Card




© M. Leischner

## Architecture of a Contactless Microprocessor Card



## Architektur kontaktlose Chipkarte (Kombikarte) / Architecture of a dual interface card




# Kommunikation Karte/Terminal


## Smart Card Communication

© M. Leischner

### Overview: Smart Card Data Transfer




## Layered Communication Model for Smart Card Data Transfer



© M. Leischner


## Activation Sequence and Reset



© M. Leischner



## Physical Layer - Transmitting a Bit




$$\text{data transmission rate} = 3571200 / 372 = 9600 \text{ bit/s}$$

$$\begin{aligned} \text{etu (elementary time unit)} &= \text{length of a bit} \\ &= 372 / 3571200 = 104 \mu\text{s} \end{aligned}$$


© M. Leischner

## Transmission of a Character (Byte)



© M. Leischner


## Answer to Reset



© M. Leischner

## An Example of an ATR (Answer to Reset)


The ATR of the enhanced BasicCard ZC3.9:



more about the ATR: practice with Martina Kannen



© M. Leischner

## Aufbau ATR - Basic Structure of ATR




© M. Leischner

## direct/inverse convention




© M. Leischner

## Protocol Type Selection




© M. Leischner

## Sending a Command



© M. Leischner


## Structure of a T1 Transfer Block



The T1 protocol offers a transparent, block-oriented, asynchronous half-duplex protocol with error handling


© M. Leischner

## Structure of a Command APDU




© M. Leischner

## Sending a Response




© M. Leischner

## Structure of a Response-APDU




© M. Leischner

## Classification Scheme for the Return Code (SW1, SW2)



© M. Leischner

## Master / Slave Communication



© M. Leischner

ENDE  
END