Chapter 6: Architecture

Immediate Encodings

Constants / Immediates

- 1w and sw use constants or *immediates*
- *immediate*ly available from instruction
- 12-bit two's complement number
- addi: add immediate
- Is subtract immediate (subi) necessary?

C Code

$$a = a + 4;$$

 $b = a - 12;$

RISC-V assembly code

$$# s0 = a, s1 = b$$
addi s0, s0, 4
addi s1, s0, -12

Constants / Immediates

Immediate Bits

imm	11	imm _{11:1}	imm ₀	I, S
imm	12	imm _{11:1}	0	В
imm _{31:21}	imm _{20:12}	0		U
imm ₂₀	imm _{20:12}	imm _{11:1}	0	J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Immediate Encodings

Instruction Bits

			fur	nct	7		4	3						rs1			fι	ınc	et3			rd			R
11	10	9	8	7	6	5	4	3	2	1	0			rs1			fι	ınc	et3			rd			I
11	10	9	8	7	6	5			rs2)				rs1			fu	ınc	t3	4	3	2	1	0	S
12	10	9	8	7	6	5			rs2	2				rs1			fι	ınc	et3	4	3	2	1	11	B
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12			rd			U
20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12			rd			$igg] oldsymbol{J}$

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7

- Immediate bits mostly occupy consistent instruction bits.
 - Simplifies hardware to build the microprocessor
- **Sign bit** of signed immediate is in **msb** of instruction.
- Recall that **rs2** of R-type can encode immediate shift amount.

Composition of 32-bit Immediates

Instruction Bits

			fur	nct	7		4	3	2	1	0			rs1			fı	un	ct3			rd			F
11	10	9	8	7	6	5	4	3	2	1	0			rs1			fı	un	ct3			rd]
11	10	9	8	7	6	5			rs2	2				rs1			fı	un	ct3	4	3	2	1	0	9
12	10	9	8	7	6	5			rs2	2				rs1			fı	un	ct3	4	3	2	1	11	E
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12			rd			Į
20	10	9	8	7	6	5	4	3	2	1	11	19	18	17	16	15	14	13	12			rd			

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8

oit	31	31	31	31	30:25	24:21	20	I
on k	31	31	31	31	30:25	11:8	7	S
ctic	31	31	31	7	30:25	11:8	0	В
tru	31	30:20	19:12	0	0	0	0	U
ins	31	31	19:12	20	30:25	24:21	0] J

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 mmediate Bits

Chapter 6: Architecture

Reading Machine Language & Addressing Operands

Instruction Fields & Formats

Instruction	ор	funct3	Funct7	Туре
add	0110011 (51)	000 (0)	0000000 (0)	R-Type
sub	0110011 (51)	000 (0)	0100000 (32)	R-Type
and	0110011 (51)	111 (7)	0000000 (0)	R-Type
or	0110011 (51)	110 (6)	0000000 (0)	R-Type
addi	0010011 (19)	000 (0)	-	I-Type
beq	1100011 (99)	000 (0)	-	B-Type
bne	1100011 (99)	001 (1)	-	B-Type
lw	0000011 (3)	010 (2)	-	I-Type
sw	0100011 (35)	010 (2)	-	S-Type
jal	1101111 (111)	-	-	J-Type
jalr	1100111 (103)	000 (0)	-	I-Type
lui	0110111 (55)	-	-	U-Type

See Appendix B for other instruction encodings

Interpreting Machine Code

- Write in binary
- Start with op: tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

Interpreting Machine Code

- Write in binary
- Start with op: tells how to parse rest
- Extract fields
- op, funct3, and funct7 fields tell operation
- Ex: 0x41FE83B3 and 0xFDA58393

		N	lachi	ne Co	de			Assembly					
	funct7 rs2 rs1 funct3 rd op		funct7	funct7 rs2 rs1			rd	ор					
(0x41FE83B3)	0100 000	11111	11101 000 00111 011 00		011 0011	32	31	29	0	7	51	sub x7, x29,x31 sub t2, t4, t6	
·	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	3 3 3 4 5 5 7 5 5 7 5 5 7 5 5 7 5 5 7 5 7 5 7
	imm₁	11:0	rs1	funct3	rd	op	imm₁	1:0	rs1	funct3	rd	op	
(0xFDA48393)	1111 110	1 1010	01001	01 000 00111 001 001		001 0011	-38		9	0	7	19	addi x7, x9, -38 addi t2, s1, -38
•	12 bits 5 bits 3 bits 5 bits 7 bits		12 bits 5 bits 3 bits			3 bits	5 bits 7 bits		_ uuu_				

How do we address the operands?

- Register Only
- Immediate
- Base Addressing
- PC-Relative

Register Only

Operands found in registers

```
- Example: add s0, t2, t3
```

- **Example:** sub t6, s1, 0

Immediate

12-bit signed immediate used as an operand

```
- Example: addi s4, t5, −73
```

- Example: ori t3, t7, 0xFF

Base Addressing

- Loads and Stores
- Address of operand is:

PC-Relative Addressing: branches and jal

Example:

```
The label is (0xEB0-0x354) = 0xB5C (2908) instructions before bne imm<sub>12:0</sub> = -2908 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 0 0
```

Assembly

Field Values

Machine Code

				$imm_{12,10:5}$	rs2	rs1	funct3	imm _{4:1,11}	op		imm _{12,10:5}	s rs2	rs1	funct3	imm _{4:1,1}	op	
bne s8	В,	s9,	L1	1100 101	24	25	1	0010 0	99		1100 101	11000	11001	001	0010 0	110 0011	(0xCB8C9263)
(bne x2	24,	x25,	L1)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	, .	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Chapter 6: Architecture

Compiling, Assembling, & Loading Programs


The Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
 - No rewiring required
 - Simply store new program in memory
- Program Execution:
 - Processor fetches (reads) instructions from memory in sequence
 - Processor performs the specified operation

The Stored Program

Assembly Code Machine Code

add	s2,	s3,	s4	0x01498933
sub	t0,	t1,	t2	0x407302B3
addi	s2,	t1,	-14	0xFF230913
lw	t2,	-6 (s	3)	0xFFA9A383




Program Counter (PC): keeps track of current instruction

Alan Turing, 1912 - 1954

- British mathematician and computer scientist
- Founder of theoretical computer science
- Invented the Turing machine: a mathematical model of computation
- Designed the Automatic Computing Engine, one of first stored program computers
- In 1952, was prosecuted for homosexual acts. Two years later, he died of cyanide poisoning.
- The Turing Award was named in his honor, which is the highest honor in computing.



How to Compile & Run a Program



Grace Hopper, 1906 - 1992

- Graduated from Yale University with a Ph.D. in mathematics
- Developed first compiler
- Helped develop the COBOL programming language
- Highly awarded naval officer
- Received World War II Victory Medal and National Defense Service Medal, among others



What is Stored in Memory?

- Instructions (also called text)
- Data
 - Global/static: allocated before program begins
 - Dynamic: allocated within program

- How big is memory?
 - At most 2^{32} = 4 gigabytes (4 GB)
 - From address 0x00000000 to 0xFFFFFFFF

Example RISC-V Memory Map

