










# Digital Design & Computer Architecture

Sarah Harris & David Harris

## Chapter 7: Microarchitecture


# Chapter 7 :: Topics

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture

Application Software	
Operating Systems	
Architecture	
Micro-architecture	
Logic	
Digital Circuits	
Analog Circuits	
Devices	
Physics	

# Introduction

- **Microarchitecture:** how to implement an architecture in hardware
- Processor:
  - **Datapath:** functional blocks
  - **Control:** control signals



# Microarchitecture

- **Multiple implementations** for a single architecture:
  - **Single-cycle:** Each instruction executes in a single cycle
  - **Multicycle:** Each instruction is broken up into series of shorter steps
  - **Pipelined:** Each instruction broken up into series of steps & multiple instructions execute at once

# Processor Performance

- **Program execution time**

**Execution Time** = (#instructions)(cycles/instruction)(seconds/cycle)

- **Definitions:**

- CPI: Cycles/instruction
- clock period: seconds/cycle
- IPC: instructions/cycle = IPC

- **Challenge is to satisfy constraints of:**

- Cost
- Power
- Performance

# RISC-V Processor

- Consider **subset** of RISC-V instructions:
  - R-type ALU instructions:
    - **add, sub, and, or, slt**
  - Memory instructions:
    - **lw, sw**
  - Branch instructions:
    - **beq**


# Architectural State Elements

Determines everything about a processor:

- **Architectural state:**

- 32 registers
- PC
- Memory

# RISC-V Architectural State Elements





# Chapter 7: Microarchitecture

## **Single-Cycle RISC-V Processor**

# Single-Cycle RISC-V Processor

- Datapath
- Control

# Example Program

- Design datapath
- View example program executing


## Example Program:

Address	Instruction	Type	Fields					Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3	rd	op		
			1111111111100	01001	010	00110	0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
			0000000 00110	01001	010	01000	0100011	0064A423	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	
			0000000 00110	00101	110	00100	0110011	0062E233	
0x100C	beq x4, x4, L7	B	imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub>	op	
			1111111 00100	00100	000	10101	1100011	FE420AE3	

# Single-Cycle RISC-V Processor


- **Datapath:** start with `lw` instruction
- **Example:** `lw x6, -4(x9)`  
`lw rd, imm(rs1)`

## I-Type




# Single-Cycle Datapath: lw fetch

## STEP 1: Fetch instruction




# Single-Cycle Datapath: lw Reg Read

## STEP 2: Read source operand (rs1) from RF




# Single-Cycle Datapath: lw Immediate

## STEP 3: Extend the immediate



# Single-Cycle Datapath: lw Address

## STEP 4: Compute the memory address




Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4(x9)	I	<div><div>imm<sub>11:0</sub></div><div>111111111100</div><div>rs1</div><div>01001</div><div>f3</div><div>010</div><div>rd</div><div>00110</div><div>op</div><div>0000011</div></div>	FFC4A303



# Single-Cycle Datapath: lw Mem Read


**STEP 5:** Read data from memory and write it back to register file



Address	Instruction	Type	Fields	Machine Language										
0x1000	L7: lw x6, -4(x9)	I	<table><tr><th>imm<sub>11:0</sub></th><th>rs1</th><th>f3</th><th>rd</th><th>op</th></tr><tr><td>1111111111100</td><td>01001</td><td>010</td><td>00110</td><td>0000011</td></tr></table>	imm <sub>11:0</sub>	rs1	f3	rd	op	1111111111100	01001	010	00110	0000011	FFC4A303
imm <sub>11:0</sub>	rs1	f3	rd	op										
1111111111100	01001	010	00110	0000011										

# Single-Cycle Datapath: PC Increment

## STEP 6: Determine address of next instruction




Address	Instruction	Type	Fields			Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3 rd op	0000011	FFC4A303
			111111111100	01001	010 00110		

# Chapter 7: Microarchitecture

## **Single-Cycle Datapath: Other Instructions**

# Single-Cycle Datapath: sw

- **Immediate:** now in {instr[31:25], instr[11:7]}
- **Add control signals:** ImmSrc, MemWrite




Address	Instruction	Type	Fields					Machine Language	
			imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
0x1004	sw x6, 8(x9)	S	0000000	00110	01001	010	01000	0100011	0064A423


# Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, <b>instr[31:20]</b> }	I-Type
1	{{20{instr[31]}}, <b>instr[31:25], instr[11:7]</b> }	S-Type

## I-Type




## S-Type



# Single-Cycle Datapath: R-type


- Read from **rs1** and **rs2** (instead of imm)
- Write *ALUResult* to **rd**



Address	Instruction	Type	Fields					Machine Language	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	0062E233
			0000000	00110	00101	110	00100	0110011	

# Single-Cycle Datapath: beq

Calculate **target address**:  $PCTarget = PC + imm$




Address	Instruction	Type	Fields						Machine Language
			<b>imm<sub>12,10:5</sub></b>	<b>rs2</b>	<b>rs1</b>	<b>f3</b>	<b>imm<sub>4:1,11</sub></b>	<b>op</b>	
0x100C	beq x4, x4, L7	B	1111111	00100	00100	000	10101	1100011	FE420AE3


# Single-Cycle Datapath: ImmExt

ImmSrc <sub>1:0</sub>	ImmExt	Instruction Type
00	{{20{instr[31]}}, <b>instr[31:20]</b> }	I-Type
01	{{20{instr[31]}}, <b>instr[31:25], instr[11:7]</b> }	S-Type
10	{{19{instr[31]}}, <b>instr[31], instr[7], instr[30:25], instr[11:8], 1'b0</b> }	B-Type


## I-Type



## S-Type



## B-Type





# Single-Cycle RISC-V Processor

