


- (h) The total table size is 2^{21} bytes.



Exercise 8.22

- = 4.11 cycles**

physical page number = 11 bits

Total size of the TLB = 64×32 bits = **2048 bits**

Way 127 Way 126 Way 125 Way 124 ... Way 1 Way 0

V	Tag	Data	V	Tag	Data	V	Tag	Data	V	Tag	Data	...	V	Tag	Data	V	Tag	Data
1 bit	58 bits	19 bits										...						

Exercise 8.24

The diagram illustrates the internal components and data paths of the MIPS processor:

- Control Unit:** Receives control signals (PCWrite, AdrSrc, MemWrite, IRWrite, Valid, Zero) and sends them to the Instruction Memory, Register File, and ALU. It also receives feedback signals (ResultSrc, ALUControl, ALUSrcB, ALUSrcA, ImmSrc, RegWrite) from the ALU.
- Instruction Memory:** Receives the Program Counter (PC) address and sends the instruction back to the Register File.
- Register File:** Receives register addresses (Rs1, Rs2, Rd) and data from the ALU. It sends register values back to the ALU.
- ALU:** Performs operations on register values and immediates, controlled by the Control Unit. It outputs the ALU result to the ALU output register.
- Program Counter (PC):** Holds the current instruction address and sends it to the Instruction Memory.
- Instruction Memory:** Receives the PC address and sends the instruction back to the Register File.
- Register File:** Receives register addresses (Rs1, Rs2, Rd) and data from the ALU. It sends register values back to the ALU.
- ALU:** Performs operations on register values and immediates, controlled by the Control Unit. It outputs the ALU result to the ALU output register.
- ALU Output Register:** Holds the result of the ALU operation and sends it back to the Control Unit.

- 8.21 similar to 8.20

- 8.23 similar and easier than 8.20
- 8.25: tests your understanding of the whole chapter: decision making