
Chapter 7: Microarchitecture

Associative Caches


N-Way Set Associative Cache



N-Way Set Assoc. Cache Performance

```
# RISC-V assembly code
        addi s0, zero, 5
        addi s1, zero, 0
                                  Miss Rate
             s0, zero, DONE
LOOP: beq
             s2, 0x4(s1)
        lw
        1w 	 s4, 	 0x24(s1)
        addi s0, s0, -1
             LOOP
DONE:
                Way 1
                                       Way 0
           Tag
                                 Tag
                                            Data
                      Data
                                                      Set 3
         0
                               0
                                                      Set 2
         0
                                                      Set 1
                  mem[0x00...24]
                                         mem[0x00...04]
           00...10
                                  00...00
                                                      Set 0
                               0
         0
```

Fully Associative Cache




Reduces conflict misses
Expensive to build

Chapter 7: Microarchitecture


Spatial Locality

Spatial Locality

- Increase block size:
 - Block size, b = 4 words
 - -C = 8 words
 - Direct mapped (1 block per set)
 - Number of blocks, B = 2 (C/b = 8/4 = 2)



Cache with Larger Block Size



Cache Perf. with Spatial Locality

```
addi s0, zero, 5
                                      Miss Rate
             addi s1, zero, 0
LOOP:
            beq
                    s0, zero, DONE
                    s2, 4(s1)
             lw
             lw
                    s3, 12(s1)
             lw
                    s4, 8(s1)
             addi s0, s0, -1
                    LOOP
                                   Block Byte
DONE:
                   Memory Tag Set Offset Offset Address 00...00 0 11 00
                                        Tag
                                                              Data
                                                                                       Set 1
                                                                                       Set 0
                                        00...00
                                              mem[0x00...0C]
                                                        mem[0x00...08]
                                                                   mem[0x00...04]
                                                                             mem[0x00...00]
                                          ¥27
                                                            32
                                                                       /32
                                                                                 /32
                                                                       2
                                                                                 8
                                                                  32
                           Hit
                                                                Data
```

Types of Misses

- Compulsory: first time data accessed
- Capacity: cache too small to hold all data of interest
- Conflict: data of interest maps to same location in cache

Miss penalty: time it takes to retrieve a block from lower level of hierarchy

Cache Organization Recap

• Capacity: C

• Block size: b

• Number of blocks in cache: B = C/b

Number of blocks in a set: N

• Number of sets: S = B/N

Organization	Number of Ways (N)	Number of Sets $(S = B/N)$
Direct Mapped	1	B
N-Way Set Associative	1 < N < B	B/N
Fully Associative	В	1