Chapter 6: Architecture

Machine Language

Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
 - Simplicity favors regularity: 32-bit data & instructions
- 4 Types of Instruction Formats:
 - R-Type
 - I-Type
 - S/B-Type
 - U/J-Type

R-Type

- Register-type
- 3 register operands:
 - rs1, rs2: source registers
 - rd: destination register
- Other fields:
 - op: the *operation code* or *opcode*
 - funct7, funct3:

the *function* (7 bits and 3-bits, respectively)

with opcode, tells computer what operation to perform

R-Type 1:25 24:20 19:15 14:12

_	31:25	<u> </u>	<u> </u>	14:12		6:0	
	funct7	rs2	rs1	funct3	rd	op	
_	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

11.7

R-Type Examples

Assembly			Field	Value	S			N	lachi	ne Co	de		
	funct7	rs2	rs1	funct3	rd	ор	funct7	rs2	rs1	funct3	rd	op	
add s2, s3, s4 add x18,x19,x20	0	20	19	0	18	51	0000,000	1,0100	10011	000	10010	011,0011,	(0x01498933)
sub t0, t1, t2 sub x5, x6, x7	32	7	6	0	5	51	0100,000	00111	00110	000	00101	011,0011,	(0x407302B3)
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Chapter 6: Architecture

Machine Language: More Formats

I-Type

- Immediate-type
- 3 operands:
 - rs1: register source operand
 - rd: register destination operand
 - imm: 12-bit two's complement immediate
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

I-Type Examples

Assembly

Field Values

Machine Code

	imm _{11:0}	rs1	funct3	rd	op
addi x8, x9, 12	10	9	0	8	19
addi s2, t1, -1 addi x18,x6, -1	1/1	6	0	18	19
lw t2, -6(s3) lw x7, -6(x19	-6	19	2	7	3
lh s1, 27(zer lh x9, 27(x0)		0	1	9	3
lb s4, 0x1F(s		20	0	20	3
lb x20,0x1F(x	12 bits	5 bits	3 bits	5 bits	7 bits

imm _{11:0}	rs1	funct3	rd	op	
0000 0000 1100	01001	000	01000	001 0011	(0x00C48413)
1111 1111 0010	00110	000	10010	001 0011	(0xFF230913)
1111 1111 1010	10011	010	00111	000 0011	(0xFFA9A383)
0000 0001 1011	00000	001	01001	000 0011	(0x01B01483)
0000 0001 1111	10100	000	10100	000 0011	(0x01FA0A03)
12 bits	5 bits	3 bits	5 bits	7 bits	ı

S/B-Type


- Store-Type
- Branch-Type
- Differ only in immediate encoding

31:25	24:20	19:15	14:12	11:7	6:0	_
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op	S-Type
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op	B-Type
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_

S-Type

- Store-Type
- 3 operands:
 - rs1: base register
 - rs2: value to be stored to memory
 - imm: 12-bit two's complement immediate
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

S-Type



S-Type Examples

Assembly

Field Values

Machine Code

(0xFE79AD23) (0x01429BA3) (0x03E006A3)

- ,	-6(s3) -6(x19)
	23(t0) ,23(x5)
	0x2D(zero)
	,0x2D(x0)


imm _{11:5}	rs2	rs1	funct3	$imm_{4:0}$	op
1111 111	7	19	2	11010	35
0000 000	20	5	1	10111	35
0000 001	30	0	0	01101	35
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

imm _{11:5}	rs2	rs1	funct3	$imm_{4:0}$	op
1111 111	00111	10011	010	11010	010 0011
0000 000	10100	00101	001	10111	010 0011
0000 001	11110	00000	000	01101	010 0011
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

B-Type

- Branch-Type (similar format to S-Type)
- 3 operands:
 - rs1: register source 1
 - rs2: register source 2
 - imm_{12:1}: 12-bit two's complement immediate address offset
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - funct3: the function (3-bit function code)
 - with opcode, tells computer what operation to perform

B-Type



B-Type Example

- The 13-bit immediate encodes where to branch (relative to the branch instruction)
- Immediate encoding is strange
- Example:

```
# RISC-V Assembly

0x70 beq s0, t5, L1

0x74 add s1, s2, s3

0x78 sub s5, s6, s7


0x7C lw t0, 0(s1)

0x80 L1: addi s1, s1, -15
```

Assembly

Field Values

Machine Code



U/J-Type


- Upper-Immediate-Type
- Jump-Type
- Differ only in immediate encoding

31:12	11:7	6:0	_
imm _{31:12}	rd	op	U-Type
imm _{20,10:1,11,19:12}	rd	op	J-Type
20 bits	5 bits	7 bits	

U-Type

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
 - rd: destination register
 - imm_{31.12}:upper 20 bits of a 32-bit immediate
- Other fields:
 - op: the *operation code* or *opcode* tells computer what
 operation to perform

U-Type



U-Type Example

- Upper-immediate-Type
- Used for load upper immediate (lui)
- 2 operands:
 - rd: destination register
 - imm_{31:12}:upper 20 bits of a 32-bit immediate
- Other fields:
 - op: the *operation code* or *opcode* tells computer what
 operation to perform

Assembly	Field Values			Machine C			
	imm _{31:12}	rd	ор	imm _{31:12}	rd	ор	
lui s5, 0x8CDEF	0x8CDEF	21	55	1000 1100 1101 1110 1111	10101	011 0111	(0x8CDEFAB7)
	20 bits	5 bits	7 bits	20 bits	5 bits	7 bits	-

J-Type

- Jump-Type
- Used for jump-and-link instruction (jal)
- 2 operands:

```
rd: destination register
imm<sub>20,10:1,11,19:12</sub>: 20 bits (20:1) of a 21-bit immediate
```

- Other fields:
 - op: the operation code or opcode tells computer what
 operation to perform

J-Type

31:12	11:7	6:0	
imm _{20,10:1,11,19:12}	rd	op	
20 bits	5 bits	7 bits	_

Note: jalr is I-type, not j-type, to specify rs1

J-Type Example

```
# Address
                                                 RISC-V Assembly
                        0x0000540C
                                                 jal ra, func1
                         0x00005410
                                                 add s1, s2, s3
                                                                        0xABC04 - 0x540C =
                         . . .
                                                 . . .
                                                                                 0XA67F8
                         0x000ABC04 func1: add s4, s5, s8
                            func1 is 0xA67F8 bytes past jal
imm = 0xA67F8
bit number
                      19 18 17 16
                                      15 14 13 12
                                                       11 10 9 8
                                                                      7 6 5 4
                                                                                   3 2 1 0
 Assembly
                            Field Values
                                                                Machine Code
                    imm<sub>20,10:1,11,19:12</sub>
                                                         imm<sub>20,10:1,11,19:12</sub>
                                                                              rd
                                                                                     op
                                        rd
                                               op
 jal ra, func1
                  0111 1111 1000 1010 0110
                                               111
                                                        0111 1111 1000 1010 0110
                                                                             00001
                                                                                   110 1111
                                                                                           (0x7F8A60EF)
 jal x1, 0xA67F8
                         20 bits
                                        5 bits
                                               7 bits
                                                               20 bits
                                                                             5 bits
                                                                                    7 bits
```

Review: Instruction Formats

	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_
	funct7	rs2	rs1	funct3	rd	op	R-Type
	imm₁	11:0	rs1	funct3	rd	op	I-Type
	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op	S-Type
	imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op	B-Type
		imm ₃	1:12		rd	op	U-Type
	im	m _{20,10:1}	,11,19:12	2	rd	op	J-Type
20 bits					5 bits	7 bits	_

Design Principle 4

Good design demands good compromises

Multiple instruction formats allow flexibility

```
    add, sub: use 3 register operands
    lw, sw, addi: use 2 register operands and a constant
```

- Number of instruction formats kept small
 - to adhere to design principles 1 and 3 (simplicity favors regularity and smaller is faster).