

Chapter 7: Microarchitecture

Multicycle Control

Multicycle Control




Multicycle Control: Instruction Decoder



ор	Instruction	ImmSrc
3	lw	00
35	sw	01
51	R-type	XX
99	beq	10


Multicycle Control: Main FSM




To declutter FSM:

- Write enable signals (RegWrite, MemWrite, IRWrite, PCUpdate, and Branch) are 0 if not listed in a state.
- Other signals are don't care if not listed in a state


Main FSM: Fetch




Main FSM: Decode




Main FSM: Address




Main FSM: Read Memory




Main FSM: Read Memory Datapath



Main FSM: Write RF




Main FSM: Write RF Datapath




Main FSM: Fetch Revisited

Calculate PC+4
during Fetch stage
(ALU isn't being used)




Main FSM: Fetch (PC+4) Datapath




Chapter 7: Microarchitecture

Multicycle Control: Other Instructions


Main FSM: sw




Main FSM: sw Datapath




Main FSM: R-Type Execute




Main FSM: R-Type Execute Datapath



Main FSM: R-Type ALU Write Back




Main FSM: R-Type ALU Write Back




Main FSM: beq

- Need to calculate:
 - Branch Target Address
 - **rs1 rs2** (to see if equal)
- ALU isn't being used in Decode stage
 - Use it to calculate Target Address (PC + imm)


Main FSM: Decode Revisited




Main FSM: Decode (Target Address)



Main FSM: beq




Main FSM: beq Datapath




Chapter 7: Microarchitecture

Extending the RISC-V Multicycle Processor


Main FSM: I-Type ALU Execute




Main FSM: I-Type ALU Exec. Datapath




Main FSM: jal



Main FSM: jal Datapath



Main FSM: jal



Multicycle Processor Main FSM

