
ECCS 3241: Embedded Hardware-Software Codesign

A Brief History

- □ 1958: First integrated circuit
 - Flip-flop using two transistors
 - Built by Jack Kilby at Texas
 Instruments
- 2010
 - Intel Core i7 μprocessor
 - » 2.3 billion transistors
 - 64 Gb Flash memory
 - » > 16 billion transistors



Courtesy Texas Instruments



[Trinh09] © 2009 IEEE.

ECCS 3241: Embedded Hardware-Software Codesign

Growth Rate

- □ 53% compound annual growth rate over 50 years
 - No other technology has grown so fast so long
- Driven by miniaturization of transistors




[Moore65]
Electronics Magazine

ECCS 3241: Embedded Hardware-Software Codesign

<u>Annual Sales</u>

- □ >10¹⁹ transistors manufactured in 2008
 - 1 billion for every human on the planet




ECCS 3241: Embedded Hardware-Software Codesign

Invention of the Transistor

- Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
- □ 1947: first point contact transistor
 - John Bardeen and Walter Brattain at Bell Labs
 - See *Crystal Fire*by Riordan, Hoddeson

AT&T Archives. Reprinted with permission.



ECCS 3241: Embedded Hardware-Software Codesign


<u>Transistor Types</u>

- Bipolar transistors
 - npn or pnp silicon structure
 - Small current into very thin base layer controls large currents between emitter and collector
 - Base currents limit integration density
- Metal Oxide Semiconductor Field Effect Transistors
 - nMOS and pMOS MOSFETS
 - Voltage applied to insulated gate controls current between source and drain
 - Low power allows very high integration


ECCS 3241: Embedded Hardware-Software Codesign

MOS Integrated Circuits

- □ 1970's processes usually had only nMOS transistors
 - Inexpensive, but consume power while idle



[Vadasz69] © 1969 IEEE.



Intel Museum. Reprinted with permission.

Intel 1101 256-bit SRAM


Intel 4004 4-bit µProc

□ 1980s-present: CMOS processes for low idle power

ECCS 3241: Embedded Hardware-Software Codesign

Moore's Law: Then

- □ 1965: Gordon Moore plotted transistor on each chip
 - Fit straight line on semilog scale
 - Transistor counts have doubled every 26 months



Integration Levels

SSI: 10 gates


MSI: 1000 gates

LSI: 10,000 gates

VLSI: > 10k gates

ECCS 3241: Embedded Hardware-Software Codesign

Fifteen years back...




ECCS 3241: Embedded Hardware-Software Codesign

And Now...

Moore's Law: The number of transistors on microchips doubles every two years Our World



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.




Data source: Wikipedia (wikipedia.org/wiki/Transistor_count) Year in which the microchip was first introduced

ECCS 3241: Embedded Hardware-Software Codesign

Feature Size


Minimum feature size shrinking 30% every 2-3 years: Feature size in μm.

CMOS Transistor Minimum Feature Size vs Time




<u>Corollaries</u>

- Many other factors grow exponentially
 - Ex: clock frequency, processor performance




- First microprocessor (1971)
 - For Busicom calculator
- Characteristics
 - 10 μm process
 - 2300 transistors
 - $-400 800 \,\mathrm{kHz}$
 - 4-bit word size
 - 16-pin DIP package(Dual Inline Package)
- Masks hand cut from Rubylith
 - Drawn with color pencils
 - 1 metal, 1 poly (jumpers)
 - Diagonal lines (!)



ECCS 3241: Embedded Hardware-Software Codesign




- 8-bit follow-on (1972)
 - Dumb terminals
- Characteristics
 - 10 μm process
 - 3500 transistors
 - -500 800 kHz
 - 8-bit word size
 - 18-pin DIP package
- Note 8-bit datapaths
 - Individual transistors visible



ECCS 3241: Embedded Hardware-Software Codesign

8080


- ☐ 16-bit address bus (1974)
 - Used in Altair computer
 - » (early hobbyist PC)
- Characteristics
 - 6 μm process
 - 4500 transistors
 - 2 MHz
 - 8-bit word size
 - 40-pin DIP package



ECCS 3241: Embedded Hardware-Software Codesign

8086 / 8088

- 16-bit processor (1978-9)
 - IBM PC and PC XT
 - Revolutionary products
 - Introduced x86 ISA
- Characteristics
 - 3 μm process
 - 29k transistors
 - 5-10 MHz
 - 16-bit word size
 - 40-pin DIP package
- Microcode ROM




translates machine instructions, state machine data, or other input into sequences of detailed circuit-level operations.

ECCS 3241: Embedded Hardware-Software Codesign

80286


- Virtual memory (1982)
 - IBM PC AT
- Characteristics
 - $-1.5 \mu m process$
 - 134k transistors
 - 6-12 MHz
 - 16-bit word size
 - 68-pin PGA: Pin Grid Array
- Regular datapaths and ROMsBitslices clearly visible




ECCS 3241: Embedded Hardware-Software Codesign

80386

- ☐ 32-bit processor (1985)
 - Modern x86 ISA
- Characteristics
 - $-1.5-1 \mu m process$
 - 275k transistors
 - 16-33 MHz
 - 32-bit word size
 - 100-pin PGA
- 32-bit datapath, microcode ROM, synthesized control




- Pipelining (1989)
 - Floating point unit
 - 8 KB cache
- Characteristics
 - 1-0.6 μ m process
 - 1.2M transistors
 - 25-100 MHz
 - 32-bit word size
 - 168-pin PGA
- Cache, Integer datapath,FPU, microcode,synthesized control



ECCS 3241: Embedded Hardware-Software Codesign

<u>Pentium</u>


- □ Superscalar (1993)
 - 2 instructions per cycle
 - Separate 8KB I\$ & D\$
- Characteristics
 - $-0.8-0.35 \mu m process$
 - 3.2M transistors
 - 60-300 MHz
 - 32-bit word size
 - 296-pin PGA
- Caches, datapath,FPU, control



ECCS 3241: Embedded Hardware-Software Codesign

Pentium Pro / II / III

- Dynamic execution (1995-9)
 - 3 micro-ops / cycle
 - Out of order execution
 - 16-32 KB I\$ & D\$
 - Multimedia instructions
 - PIII adds 256+ KB L2\$
- Characteristics
 - $-0.6-0.18 \mu m process$
 - 5.5M-28M transistors
 - 166-1000 MHz
 - 32-bit word size
 - MCM / SECC




Multi-Chip Module on Single Edge Contact Cartridge

ECCS 3241: Embedded Hardware-Software Codesign

Pentium 4


- Deep pipeline (2001)
 - Very fast clock
 - 256-1024 KB L2\$
- Characteristics
 - -180-65 nm process
 - 42-125M transistors
 - 1.4-3.4 GHz
 - Up to 160 W
 - 32/64-bit word size
 - 478-pin PGA
- Units start to become invisible on this scale



ECCS 3241: Embedded Hardware-Software Codesign

Pentium 4


- Deep pipeline (2001)
 - Very fast clock
 - 256-1024 KB L2\$
- Characteristics
 - -180-65 nm process
 - 42-125M transistors
 - 1.4-3.4 GHz
 - Up to 160 W
 - 32/64-bit word size
 - 478-pin PGA
- Units start to become invisible on this scale



ECCS 3241: Embedded Hardware-Software Codesign

Core2 Duo


- □ Dual core (2006)
 - 1-2 MB L2\$ / core
- Characteristics
 - 65-45 nm process
 - 291M transistors
 - -1.6-3+GHz
 - 65 W
 - 32/64 bit word size
 - 775 pin LGA: Land Grid Array
- Much better performance/power efficiency



ECCS 3241: Embedded Hardware-Software Codesign

Core i7


- Quad core (& more)
 - Pentium-style architecture
 - 2 MB L3\$ / core
- Characteristics
 - 45-32 nm process
 - 731M transistors
 - 2.66-3.33+ GHz
 - Up to 130 W
 - 32/64 bit word size
 - 1366-pin LGA
 - Multithreading
- On-die memory controller



ECCS 3241: Embedded Hardware-Software Codesign


Atom

- Low power CPU for netbooks
 - Pentium-style architecture
 - 512KB+L2\$
- Characteristics
 - 45-32 nm process
 - 47M transistors
 - -0.8-1.8+GHz
 - 1.4-13 W
 - 32/64-bit word size
 - 441-pin FCBGA
- Low voltage (0.7 1.1 V) operation
 - Excellent performance/power



ECCS 3241: Embedded Hardware-Software Codesign

Intel Skylake Processor 2015



ECCS 3241: Embedded Hardware-Software Codesign

Skylake

- Low power CPU for netbooks
 - 6th generation Core processor
 - L1 64KB+ L256 KB/core + L3 2 MB/core
- Characteristics
 - 22 nm process (tri-gate)
 - 1.7 Billion transistors
 - 4.0-4.2 GHz
 - 91 W
 - 64-bit word size
 - 3647 pin LGA
- Low voltage (0.7 V 1.1) operation

ECCS 3241: Embedded Hardware-Software Codesign

Apple M1

- □ 4 high performance (Firestorm) + 4 energy efficient cores (Icestorm)
 - -2020
 - High performance core: L1 192KB instruction cache + 128
 KB data cache; Share 12 MB L2 cache
 - Energy efficient core: L1 128KB instruction cache + 64 KB data cache; Share 4 MB L2 cache
 - Integrated eight-core GPU; shares 16MB system level cache with CPU
- Characteristics
 - Shares 8/16 GB SDRAM on the chip (system in package)
 - 60 Billion transistors
 - 3.2 GHz
 - 5 nm process

ECCS 3241: Embedded Hardware-Software Codesign

Summary – Processor Case Study

10⁴ increase in transistor count. clock frequency over 3 decades!

Processor	Year	Feature Size (μm)	Transistors	Frequency (MHz)	Word Size	Power (W)	Cache (L1 / L2 / L3)	Package
4004	1971	10	2.3k	0.75	4	0.5	none	16-pin DIP
8008	1972	10	3.5k	0.5-0.8	8	0.5	none	18-pin DIP
8080	1974	6	6k	2	8	0.5	none	40-pin DIP
8086	1978	3	29k	5-10	16	2	none	40-pin DIP
80286	1982	1.5	134k	6–12	16	3	none	68-pin PGA
Intel386	1985	1.5-1.0	275k	16-25	32	1-1.5	none	100-pin PGA
Intel486	1989	1-0.6	1.2M	25-100	32	0.3-2.5	8K	168-pin PGA
Pentium	1993	0.8-0.35	3.2-4.5M	60-300	32	8–17	16K	296-pin PGA
Pentium Pro	1995	0.6-0.35	5.5M	166-200	32	29-47	16K / 256K+	387-pin MCM PGA
Pentium II	1997	0.35-0.25	7.5M	233-450	32	17-43	32K / 256K+	242-pin SECC
Pentium III	1999	0.25-0.18	9.5-28M	450-1000	32	14-44	32K / 512K	330-pin SECC2
Pentium 4	2000	180–65 nm	42–178M	1400-3800	32/64	21-115	20K+/256K+	478-pin PGA
Pentium M	2003	130–90 nm	77-140M	1300-2130	32	5-27	64K / 1M	479-pin FCBGA
Core	2006	65 nm	152M	1000-1860	32	6-31	64K / 2M	479-pin FCBGA
Core 2 Duo	2006	65–45 nm	167-410M	1060-3160	32/64	10-65	64K / 4M+	775-pin LGA
Core i7	2008	45 nm	731M	2660-3330	32/64	45-130	64K / 256K / 8M	1366-pin LGA
Atom	2008	45 nm	47M	800-1860	32/64	1.4–13	56K / 512K+	441-pin FCBGA