


Computer interfacing (CI)

4. The physical interface. Analog I/O



4.1 Analog interface

The world provides our systems a lot of analog data: temperature, barometric pressure, accelerometers, audio (microphone)... and several devices can be driven by analog values: lights, motors, audio (speakers)...




PIC 18F45K22 has some pins with analog capabilities, using two internal peripherals:

- Digital to Analog Converter (DAC)
- Analog to Digital Converter (ADC)



This device aims to provide an analog output to a pin (not only a logical 0 (GND<V<Vol) or logical 1 (VoH >V>Vcc)) that can take a range of values between GND and Vcc (depending on the number of bits: 64, 128, 256 values).




Conversion formula:

$$Vout = V_{REF-} + (V_{REF+} - V_{REF-}) \cdot \frac{D_{in}}{(2^{N} - 1)}$$



Example of implementations: resistor ladder, resistor network.






The PIC1845K22 has a **5-bit** D/A converter, resistor-ladder type. The output (DACOUT) is mapped to RA2, pin 4.

- DACEN starts/stops the device.
- DACOE enables the output.

There is a set of registers to control the DAC device; VREFCON1 and VREFCON2.





REGISTER 22-1: VREFCON1: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0
DACEN	DACLPS	DACOE	_	DACPSS<1:0>		_	DACNSS
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	DACEN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled
bit 6	DACLPS: DAC Low-Power Voltage Source Select bit 1 = DAC Positive reference source selected 0 = DAC Negative reference source selected
bit 5	DACOE: DAC Voltage Output Enable bit 1 = DAC voltage level is also an output on the DACOUT pin 0 = DAC voltage level is disconnected from the DACOUT pin
bit 4	Unimplemented: Read as '0'
bit 3-2	DACPSS<1:0>: DAC Positive Source Select bits 00 = VDD 01 = VREF+ 10 = FVR BUF1 output 11 = Reserved, do not use
bit 1	Unimplemented: Read as '0'
bit 0	DACNSS: DAC Negative Source Select bits 1 = VREF- 0 = VSS



REGISTER 22-2: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'


bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

Vout = ((VSRC+) - (VSRC-))*(DACR<4:0>/(2⁵)) + VSRC-

Proposed exercise: configure the DAC device to output 1.406V in pin DACOUT.



This device aims to map an analog input from a pin to a range of discrete digital values.




Conversion formula:

$$Dout = round \left[\left(2^{N} - 1 \right) \cdot \frac{\left(V_{IN} - V_{REF-} \right)}{\left(V_{REF+} - V_{REF-} \right)} \right]$$



Typically, the data acquisition process of a physical magnitude (i.e. temperature), requires a sensing stage (transducer), signal conditioning (filtering, amplification), and finally the ADC.






The ADC discretization process has its limitations in resolution an precision:

Resolution of ADC = $(V_{ref+}-V_{ref-})/(2^{N}-1)$

Maximum conversion error = $ADC_{resolution} / 2$

Average conversion error = 0







Implementations of ADC: Flash Converter

- Very fast (conversion time near 0)
- Expensive
- Limited to 8-10 bits

Based on comparators:









Implementations of ADC: Slope Converter

- Slow (conversion time may vary!)
- Cheap
- Can manage up to 16 bits

Based on a counter and one comparator.

Sampling example over time (not constant):









Implementations of ADC: Successive Approximation Register (SAR)

- Faster (log) than slope
- Cheap
- Can manage up to 16 bits
- Predictable conversion time


Tests every bit (0/1) performing a dichotomic search.








ADC has a previous stage "Sample&Hold" to take a sample of the analog data before starting the conversion. The Switch – Resistor – Capacitor circuit takes a time to operate, it's called, acquisition time.






So, the total time taken is the addition of the acquisition time and the conversion time.






If we have to acquire data from multiple channels, and provided that we have only one ADC in our microcontroller, we had to consider an extra time for multiplexing the inputs.






There will be precision errors due to the quantization method (1/2 LSB) and sampling time.





As seen, analogic to digital conversion is not instantaneous.

We have to decide how many samples per second we need for a given input.





There are some trade-off in the process:


- Sampling period cannot be less than sampling time.
- The more samples we take per second, more data throughput will have (it is necessary?)
- If the original signal has high frequencies (in relation with our sampling), we well be very inaccurate.

So, we can use the Nyquist criterion (mathematics):


$$f_{\text{sampling}} > 2 \cdot f_{\text{signal max frequency}}$$

And, if possible, the engineering standard:

$$f_{\text{sampling}} = 10 \cdot f_{\text{signal max frequency}}$$



C. 2 samples/cycle



D. 10 samples/cycle



Some examples:

- Hi-Fi sound (20-20,000 Hz) is generally sampled at about 44 kHz.
- External temperature during flight need only be sampled every few seconds at most.

Audio facts:

Range of audible frequencies: 20 Hz to 20KHz (individual depending) Frequency range of an analog phone call: 350 Hz to 3500 Hz Violin frequency range: 96 Hz to 10 kHz (approx.)

8 Hz Lowest organ note (note = fundamental freq)
32 Hz Lowest note on a standard 88-key piano
80 Hz Lowest note reproducible by the average female human voice
500 Hz Fundamental frequency of a crying baby
1050 Hz Highest note reproducible by the average female human voice
4186 Hz The highest note on a standard 88-key piano
16K Hz The highest harmonic of a female human voice




But... how do we know the frequencies of a signal?

Fourier's Theorem states that any periodic signal is composed of a superposition of pure sine waves, with suitably chosen amplitudes and phases, whose frequencies are harmonics of the fundamental frequency of the signal.

Fourier's Transform is a mathematical tool to obtain the frequencies of a given signal:


$$\widehat{f}\left(\xi
ight) = \int_{-\infty}^{\infty} f(x) \; e^{-i2\pi \xi x} \; dx.$$

Or we can use our oscilloscopes or a spectrum analyzer.






Example: reconstruction of a square signal by adding more harmonics (frequencies).





The aliasing phenomena.

Aliasing appears when our input signal contains a frequency very close to the sampling frequency.





2D Aliasing example:






Frequency of brick's pattern is similar to the pixel resolution.



The only solution is to avoid those sampling-frequency near signals, enter into our system.





The PIC18 has a 10-bit A/D Successive Approximations converter.

- The number of analog inputs varies among different PIC18 devices (multiplexed).


ANSELx sets the desired pins in analog input mode.

- The A/D converter has the following registers:
 - A/D Result High Register (ADRESH)
 - A/D Result Low Register (ADRESL)
 - A/D Control Register 0 (ADCON0) (source selection)
 - A/D Control Register 1 (ADCON1) (reference selection)
 - A/D Control Register 2 (ADCON2) (timing selections)
- The contents of these registers vary with the PIC18 members.
- Other parameters must be considered: ADIF, ADIE, ADIP (for AD interrupt)...



ADC Schematic.

- Anx are the (multiplexed) analog inputs.
- CHS drives the input multiplexor.
- ADON starts/stops the device.
- GO signal starts a conversion.
- DONE signal, notifies completion of the conversion.
- The result is available in ADRES registers.





REGISTER 17-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			CHS<4:0>			GO/DONE	ADON
bit 7							bit 0

bit 7	Unimplemented: Read as '0'			
bit 6-2	CHS<4:0>: Analog Channel Select bits 00000 = AN0 00001 = AN1 00010 = AN2 00011 = AN3 00100 = AN4 00101 = AN5(1) 00110 = AN6(1) 00111 = AN7(1) 01000 = AN8 01001 = AN9 01010 = AN10 01011 = AN11 01100 = AN12 01101 = AN13 01110 = AN14 01111 = AN15 10000 = AN16 10001 = AN17 10010 = AN18 10011 = AN19	bit 1 bit 0		10101 = AN21(1) 10110 = AN22(1) 10111 = AN23(1) 11000 = AN24(1) 11001 = AN25(1) 11001 = AN26(1) 11010 = AN26(1) 11010 = Reserved 11101 = CTMU 11110 = DAC 11111 = FVR BUF2 (1.024V/2.048V/2.096V Volt Fixed Voltage Reference)(2) GO/DONE: A/D Conversion Status bit 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress ADON: ADC Enable bit 1 = ADC is enabled 0 = ADC is disabled and consumes no operating current
	10100 = AN20 ⁽¹⁾	Note	2:	Available on PIC18(L)F4XK22 devices only. Allow greater than 15 μs acquisition time when measuring the Fixed Voltage Reference.



REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGSEL	_	_	_	PVCF	G<1:0>	NVCF	G<1:0>
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Rit is unknown	

bit 7 TRIGSEL: Special Trigger Select bit 1 = Selects the special trigger from CTMU 0 = Selects the special trigger from CCP5 bit 6-4 Unimplemented: Read as '0' bit 3-2 PVCFG<1:0>: Positive Voltage Reference Configuration bits 00 = A/D VREF+ connected to internal signal, AVDD 01 = A/D VREF+ connected to external pin, VREF+ 10 = A/D VREF+ connected to internal signal, FVR BUF2 11 = Reserved (by default, A/D VREF+ connected to internal signal, AVDD) bit 1-0 NVCFG<1:0>: Negative Voltage Reference Configuration bits 00 = A/D VREF- connected to internal signal, AVss 01 = A/D VREF- connected to external pin, VREF-10 = Reserved (by default, A/D VREF- connected to internal signal, AVss) 11 = Reserved (by default, A/D VREF- connected to internal signal, AVss)



REGISTER 17-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_		ACQT<2:0>			ADCS<2:0>	
bit 7							bit 0

_			

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

x = Bit is unknown -n = Value at POR '1' = Bit is set '0' = Bit is cleared

ADFM: A/D Conversion Result Format Select bit bit 7

10 bit data result format

1 = Right justified 0 = Left justified

bit 6 Unimplemented: Read as '0'

ACQT<2:0>: A/D Acquisition time select bits. Acquisition time is the duration that the A/D charge bit 5-3 holding capacitor remains connected to A/D channel from the instant the GO/DONE bit is set until

bit 2-0

conversions begins.

 $000 = 0^{(1)}$ 001 = 2 TAD

010 = 4 TAD

011 = 6 TAD100 = 8 TAD

101 = 12 TAD

110 = 16 TAD

111 = 20 TAD

Acquisition time based on TAD

ADCS<2:0>: A/D Conversion Clock Select bits

000 = Fosc/2

001 = Fosc/8

010 = Fosc/32


011 = FRC⁽¹⁾ (clock derived from a dedicated internal oscillator = 600 kHz nominal)

100 = Fosc/4 101 = Fosc/16

110 = Fosc/64

111 = FRC⁽¹⁾ (clock derived from a dedicated internal oscillator = 600 kHz nominal)

Note 1: When the A/D clock source is selected as FRc then the start of conversion is delayed by one instruction cycle after the GO/DONE bit is set to allow the SLEEP instruction to be executed.




TAD generated from Fosc



ADC acquisition time requirements.

- The Sample&Hold circuit will keep the voltage stable while it is converted.
- Hold Capacitor needs a time to load the voltage present on the input.

FIGURE 17-5: ANALOG INPUT MODEL



Acquisition time calculation example, provided in the datasheet:

Assumptions: Temperature = 50° C and external impedance of $10k\Omega 3.0V$ VDD

$$TACQ = Amplifier\ Settling\ Time + Hold\ Capacitor\ Charging\ Time + Temperature\ Coefficient$$

= $TAMP + TC + TCOFF$
= $5\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED} \left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad ; [1] \ V_{CHOLD} \ charged \ to \ within \ 1/2 \ lsb$$

$$V_{APPLIED} \left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ; [2] \ V_{CHOLD} \ charge \ response \ to \ V_{APPLIED}$$

$$V_{APPLIED} \left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED} \left(1 - \frac{1}{2047}\right) \quad ; combining \ [1] \ and \ [2]$$

Solving for TC:

$$TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$

= $-13.5pF(1k\Omega + 700\Omega + 10k\Omega) \ln(0.0004885)$
= $1.20\mu s$

Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 7.45\mu s

Other ADC time requirements:

TABLE 27-22: A/D CONVERSION REQUIREMENTS PIC18(L)F2X/4XK22

	d Operat ii g tempera	ng Conditions (unless otherwise stated) ture Tested at +25°C					
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
130	TAD	A/D Clock Period	1	_	25	μS	-40°C to +85°C
			1	_	4	μS	+85°C to +125°C
131	TCNV	Conversion Time (not including acquisition time) (Note 1)	11	_	11	D	
132	TACQ	Acquisition Time (Note 2)	1.4) _	_	μS	VDD = 3V, $Rs = 50Ω$
135	Tswc	Switching Time from Convert \rightarrow Sample		_	(Note 3)		
136	TDIS	Discharge Time	1) —	1	Tcy	

Note 1: ADRES register may be read on the following Tcy cycle.


2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 Ω.

On the following cycle of the device clock.

Summary: $T_{AD} \ge 1 \, \mu s$ $T_{ACQ} > 1.4 \, \mu s$ (but $T_{ACQ} > 7.45 \, \mu s$ in the example) $T_{CNV} = 11$, we need 11 T_{AD} for conversion. $T_{DIS} = 1$ Cycle



ADC Timing example for TACQ = 4 TAD



If we set a TAD of 4us, sampling time will be 64us, so maximum sampling frequency will be 15,6KHz



Procedure for AD conversion: manufacturer's recipe. —

EXAMPLE 17-1: A/D CONVERSION

```
;This code block configures the ADC
; for polling, Vdd and Vss as reference, Frc
clock and ANO input.
;Conversion start & polling for completion
: are included.
          B'10101111' ; right justify, Frc,
MOVLW
MOVWF
          ADCON2
                       ; & 12 TAD ACQ time
MOVLW
          B'00000000' ; ADC ref = Vdd, Vss
MOVWF
          ADCON1
BSF
          TRISA, 0
                       ;Set RAO to input
          ANSEL, 0
BSF
                       ;Set RAO to analog
MOVLW
          B'00000001' ; ANO, ADC on
MOVWF
          ADCON0
BSF
          ADCON0,GO
                       ;Start conversion
ADCPoll:
BTFSC
          ADCON0,GO
                       ; Is conversion done?
          ADCPo11
                       ;No, test again
; Result is complete - store 2 MSbits in
; RESULTHI and 8 LSbits in RESULTLO
MOVFF
          ADRESH, RESULTHI
MOVFF
          ADRESL, RESULTLO
```

17.2.10 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:


- Configure Port:
 - · Disable pin output driver (See TRIS register)
 - · Configure pin as analog
- Configure the ADC module:
 - · Select ADC conversion clock
 - · Configure voltage reference
 - · Select ADC input channel
 - Select result format
 - · Select acquisition delay
 - · Turn on ADC module
- Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- Wait the required acquisition time⁽²⁾.
- Start conversion by setting the GO/DONE bit.
- Wait for ADC conversion to complete by one of the following:
 - · Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- Read ADC Result
- Clear the ADC interrupt flag (required if interrupt is enabled).



4.6 The PIC 18F Fixed Voltage Reference (FVR).

FVR units (FVR1, FVR2) can provide a voltage independent of the supply voltage (VDD) that can be used as an absolute reference systems.

ADC and DAC units can require a Fixed Voltage for precise operation.





FVRCON0 register manages the FVR unit.

- FVREN bit enables the unit.
- FVRST bit is set when the circuitry reaches a stable output.

REGISTER 21-1: VREFCON0: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0
FVREN	FVRST	FVRS<1:0>		_	-	_	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	FVREN: Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled
bit 6	FVRST: Fixed Voltage Reference Ready Flag bit 0 = Fixed Voltage Reference output is not ready or not enabled 1 = Fixed Voltage Reference output is ready for use
bit 5-4	FVRS<1:0>: Fixed Voltage Reference Selection bits 00 = Fixed Voltage Reference Peripheral output is off 01 = Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Fixed Voltage Reference Peripheral output is 2x (2.048V) ⁽¹⁾ 11 = Fixed Voltage Reference Peripheral output is 4x (4.096V) ⁽¹⁾
bit 3-2	Reserved: Read as '0'. Maintain these bits clear.
bit 1-0	Unimplemented: Read as '0'.
Note 1:	Fixed Voltage Reference output cannot exceed Von

Note 1: Fixed Voltage Reference output cannot exceed VDD.