### ASLR on the Line

Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, Cristiano Giuffrida








### Erik Bosman





Kaveh Razavi



@gober



Ben Gras



@bjg



Stephan van Schaik

### 


# THIS PRESENTATION MAY CONTAIN POINTERS


## ASLR


#### Address Space Layout Randomization


Widely deployed exploit mitigation strategy:


Choose a different location for code and data every time a process is run.

















#### Address Space Layout Randomization

Makes life for exploit writers a bit more difficult.

Usually exploits need to know the location of certain data in memory.

## A Single Leak Reveals

-- Joshua Drake

#### Address Space Layout Randomization

Exploit writers need to find a bug which leaks addresses without crashing the program.

... or do they?


### This Presentation:


ASLR 


Cache (AnC)


A side-channel attack on processes baked into the *hardware* to discover ASLR information from Javascript in the browser.

#### Modern CPU architectures










L3 (Last Level Cache), shared between cores





**DDR Memory** 


#### **CPU Core**


L1 code / L1 data


**L2** 















## Timers in Javascript

```
t0=performance.now();
operation();
t1=performance.now();
t = t1-t0;
```


real time

```
t0=performance.now();
operation();
t1=performance.now();
t = t1-t0;
```




real time

```
t0=performance.now();
operation();
t1=performance.now();
t = t1-t0;
```




```
c = 0;
t0 = p.now();
while(t0 == p.now());
t1 = p.now();
operation();
while(t1 == p.now())
 C++; }
```




real time

```
c = 0;
 t0 = p.now();
•while(t0 == p.now());
 t1 = p.now();
 operation();
 while(t1 == p.now())
  C++; }
```




real time

```
c = 0;
 t0 = p.now();
 while(t0 == p.now());
 t1 = p.now();
operation();
 while(t1 == p.now())
  C++; }
```




real time

```
c = 0;
 t0 = p.now();
 while(t0 == p.now());
 t1 = p.now();
 operation();
•while(t1 == p.now())
  C++; }
```




real time

```
C = 0;
t0 = p.now();
while(t0 == p.now());
t1 = p.now();
operation();
while(t1 == p.now())
 C++; }
```



real time

```
c = 0;
t0 = p.now();
while(t0 == p.now());
t1 = p.now();
operation();
while(t1 == p.now())
 C++; }
```



real time

### new SharedArrayBuffer()

### new SharedArrayBuffer()

memory which may be shared between multiple worker threads.

### new SharedArrayBuffer()

memory which may be shared between multiple worker threads.

enabled by default by Firefox, Chrome and Edge since 2017

# let SharedRowhammerBuffer = SharedArrayBuffer;

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```


```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```

```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```

```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```

```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```

```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
 C++; }
```


```
buf[0]=1;
operation();
buf[0]=0;
```



real time

```
c=0;
while (buf[0] == 0);
while (buf[0] == 1)
{ c++; }
```

```
buf[0]=1;
  operation();
  buf[0]=0;
```





real time


### Cache Side-Channels


data II I physical address

cache line (64 bytes)










data 1 physical address


L3 cache



memory




L3 cache




memory



L3 cache




cache\_slice = xor\_hash(addr)





L3 cache








L3 cache



two cache lines mapping to the same cache set have the same physical address modulo 128KB






L3 cache




two cache lines mapping to the same cache set have the same physical address modulo 4KB




physical address data


L3 cache


two cache lines mapping to the same cache set have the same offset into their memory page






EVICT + TIME (does an operation use a specific cache line?)





```
evict(line_x);
time();
t0 = time();
operation();
t = time()-t0;
```



```
• evict(line_x);
  time();
  t0 = time();
  operation();
  t = time()-t0;
```

```
mybuf
x
x
x
...
x
...
x
...
x
• evict(line_x);
time();
t0 = time();
operation();
t = time()-t0;
```


```
mybuf x
x
x
x
x
x
```

```
• evict(line_x);
  time();
  t0 = time();
  operation();
  t = time()-t0;
```

```
mybuf x
x
x
x
x
x
```


```
evict(line_x);
time();
t0 = time();
operation();
t = time()-t0;
```

### EVICT + TIME (does an operation use a specific cache line?)




trigger memory access (or not)


```
evict(line_x);
time();
t0 = time();
operation();
t = time()-t0;
```




L3 (Last Level Cache), shared between cores


## Page Tables








512 entriescovering512GB each















# 7F83B6372040


virtual address lookup (x86\_64)





# 7F83B6372040


virtual address lookup (x86\_64)









































## Observation:


address information is directly encoded into the page table lookups, and page tables are pages themselves.




















255 / 14 / 433 / 370 / 64

255 / 14 / 433 / 370 / 64




location within the page known by studying browser memory allocator


255 / 14 / 433 / 370 / 64




#### max entropy left:



### max entropy left:




max entropy left: 4\*3 bits + ...




which hit belongs to which cache line?

max entropy left: 4\*3 bits + ...



which hit belongs to which cache line?

max entropy left: 4\*3 bits + log2(4\*3\*2\*1)





which hit belongs to which cache line?


max entropy left: ~ 16.6 bits


# Sliding


- allocate a buffer
- perform this side-channel attack on buffer entries 4096 bytes apart
- measure when the page table lookup crosses a cache line boundary




















## Sliding


we can do the same thing for the 2nd level page table































max entropy left: 2\*3 + log2(2\*1) = 7 bits





### Allocating large chunks of memory

Firefox (on Linux) does not initialize ArrayBuffers, so linux does not allocate space for the actual pages

We can allocate huge chunks and use sliding to recover the whole address

### Allocating large chunks of memory


Chrome does initialize memory, but jumps ahead in the address space every time it creates a new heap

3rd level address bits can be recovered, 4'th level bits needs chrome to initialize/free up to 4TB :-)

CPU Model	Microarchitecture	Year
Intel Xeon E3-1240 v5	Skylake	2015
Intel Core i7-6700K	Skylake	2015
Intel Celeron N2840	Silvermont	2014
Intel Xeon E5-2658 v2	Ivy Bridge EP	2013
Intel Atom C2750	Silvermont	2013
Intel Core i7-4500U	Haswell	2013
Intel Core i7-3632QM	Ivy Bridge	2012
Intel Core i7-2620QM	Sandy Bridge	2011
Intel Core i5 M 480	Westmere	2010
Intel Core i7 920	Nehalem	2008
AMD FX-8350 8-Core	Piledriver	2012
AMD FX-8320 8-Core	Piledriver	2012
AMD FX-8120 8-Core	Bulldozer	2011
AMD Athlon II 640 X4	K10	2010
AMD E-350	Bobcat	2010
AMD Phenom 9550 4-Core	K10	2008
Allwinner A64	ARM Cortex A53	2016
Samsung Exynos 5800	ARM Cortex A15	2014
Samsung Exynos 5800	ARM Cortex A7	2014
Nvidia Tegra K1 CD580M-A1	ARM Cortex A15	2014
Nvidia Tegra K1 CD570M-A1	ARM Cortex A15; LPAE	2014

# This side-channel was detected on 22 out of 22 tested architectures!

### Demo video



#### Conclusions

- It's possible to perform cache side-channel attacks from Javascript on the Memory Managment Unit to recover ASLR information
- Browser vendors seem to have given up on protecting against side-channel attacks in favor of adding features :,-(

# Any Questions?



project page:

https://vusec.net/projects/anc