

FPGA OSCILLOSCOPE MANUAL

EE 52 PROJECT SEQUENCE (SOPC SCOPE SECTION)

ALBERT GURAL

JUNE 24, 2014

CALIFORNIA INSTITUTE OF TECHNOLOGY

Contents

1	Overview	3
1.1	Device	3
1.2	Inputs	3
1.3	Capabilities	3
2	User Manual	4
2.1	System Overview	4
2.2	Setup	4
2.3	Interface	4
2.4	Technical Specifications	4
3	Hardware	5
3.1	Block Diagrams	5
3.2	Board Layout	5
3.3	FPGA	5
3.4	FPGA Support	5
3.5	Analog Frontend	5
3.6	ADC and Timing	5
3.7	Memory RAM and Timing	5
3.8	Memory ROM and Timing	5
3.9	Memory VRAM and Timing	5
3.10	Display and Timing	5
3.11	User Input / Switches	5
3.12	Changes	5
4	FPGA Firmware	6
4.1	NIOS II Processor	6
4.1.1	Overview of Capabilities	6
4.1.2	Peripherals	6
4.1.3	Address Memory Map	6
4.1.4	Control Registers	6
4.2	ADC Input	6
4.3	Trigger States	6
4.4	Triggering	6
4.5	VRAM States	6
4.6	VRAM Controller	6
4.7	Display Controller	6
4.8	Momentary Pushbutton Input	6
4.9	Latching Pushbutton Input	6
4.10	Rotary Encoder Input	6

5 Software	7
5.1 High-level Block Diagram	7
5.2 User Interface	7
5.3 Key Input	7
5.4 ADC / Sampling Input	7
5.5 Display Controller	7
5.6 Display Graphics	7
5.7 Testing	7
5.7.1 ADC	7
5.7.2 Keys	7
5.7.3 RAM	7
5.7.4 ROM	7
5.7.5 VRAM	7
5.7.6 Display	7
 List of Figures	 8
List of Tables	9
Appendices	10
A Physical Diagrams	11
B Block Diagrams	12
C Schematic Diagrams	13
D Board Layouts	14
E Timing Diagrams	15
F Memory Maps	16
G FPGA Block Diagrams	17
H VHDL Code	18
I NIOS II Code	19
J Quartus 13.1 Minimum Development Setup Tutorial	20

Chapter 1

Overview

1.1 Device

1.2 Inputs

1.3 Capabilities

Chapter 2

User Manual

2.1 System Overview

2.2 Setup

2.3 Interface

2.4 Technical Specifications

Chapter 3

Hardware

3.1 Block Diagrams

3.2 Board Layout

3.3 FPGA

3.4 FPGA Support

3.5 Analog Frontend

3.6 ADC and Timing

3.7 Memory RAM and Timing

3.8 Memory ROM and Timing

3.9 Memory VRAM and Timing

3.10 Display and Timing

3.11 User Input / Switches

3.12 Changes

Chapter 4

FPGA Firmware

4.1 NIOS II Processor

4.1.1 Overview of Capabilities

4.1.2 Peripherals

4.1.3 Address Memory Map

4.1.4 Control Registers

4.2 ADC Input

4.3 Trigger States

4.4 Triggering

4.5 VRAM States

4.6 VRAM Controller

4.7 Display Controller

4.8 Momentary Pushbutton Input

4.9 Latching Pushbutton Input

4.10 Rotary Encoder Input

Chapter 5

Software

5.1 High-level Block Diagram

5.2 User Interface

5.3 Key Input

5.4 ADC / Sampling Input

5.5 Display Controller

5.6 Display Graphics

5.7 Testing

5.7.1 ADC

5.7.2 Keys

5.7.3 RAM

5.7.4 ROM

5.7.5 VRAM

5.7.6 Display

List of Figures

List of Tables

Appendices

Appendix A

Physical Diagrams

Text of Appendix A is Here

Appendix B

Block Diagrams

Text of Appendix B is Here

Appendix C

Schematic Diagrams

Text of Appendix C is Here

Appendix D

Board Layouts

Text of Appendix D is Here

Appendix E

Timing Diagrams

Text of Appendix E is Here

Appendix F

Memory Maps

Text of Appendix F is Here

Appendix G

FPGA Block Diagrams

Text of Appendix G is Here

Appendix H

VHDL Code

Text of Appendix H is Here

Appendix I

NIOS II Code

Text of Appendix I is Here

Appendix J

Quartus 13.1 Minimum Development Setup Tutorial

Text of Appendix J is Here