#### FPGA OSCILLOSCOPE MANUAL

EE 52 PROJECT SEQUENCE (SOPC SCOPE SECTION)

Albert Gural

June 24, 2014

California Institute of Technology

### Contents

1	Over	rview 3
	1.1	Device
	1.2	Inputs
	1.3	Capabilities
<b>2</b>	User	· Manual 4
_		System Overview
		Setup
		Interface
		Technical Specifications
	**	
3		dware 5
		Block Diagrams
		Board Layout
		FPGA
		FPGA Support
		Analog Frontend
		ADC and Timing
		Memory RAM and Timing
		Memory ROM and Timing
	3.9	Memory VRAM and Timing
		Display and Timing
	3.11	User Input / Switches
	3.12	Changes
4	FPG	A Firmware
		NIOS II Processor
		4.1.1 Overview of Capabilities
		4.1.2 Peripherals
		4.1.3 Address Memory Map
		4.1.4 Control Registers
		ADC Input
		Trigger States
		Triggering
		00 0
		VRAM Controller
		Display Controller
		Momentary Pushbutton Input
		Latching Pushbutton Input
	4.10	Rotary Encoder Input

5	Soft	ware	7		
	5.1	High-level Block Diagram	7		
	5.2	User Interface	7		
	5.3	Key Input	7		
	5.4	ADC / Sampling Input	7		
	5.5	Display Controller	7		
	5.6	Display Graphics	7		
	5.7	Testing	7		
		5.7.1 ADC	7		
		5.7.2 Keys	7		
		5.7.3 RAM	7		
		5.7.4 ROM	7		
		5.7.5 VRAM	7		
		5.7.6 Display	7		
List of Figures List of Tables					
ы	St OI	Tables	9		
Appendices					
A	Phy	sical Diagrams	11		
В	Blo	ck Diagrams	12		
$\mathbf{C}$	Sch	ematic Diagrams	13		
D	Boa	rd Layouts	14		
$\mathbf{E}$	Tim	ing Diagrams	<b>15</b>		
$\mathbf{F}$	Mer	mory Maps	16		
G	FPC	GA Block Diagrams	17		
Н	VH	DL Code	18		
Ι	NIC	OS II Code	19		
J	Qua	ertus 13.1 Minimum Development Setup Tutorial	20		

#### Overview

- 1.1 Device
- 1.2 Inputs
- 1.3 Capabilities

#### User Manual

- 2.1 System Overview
- 2.2 Setup
- 2.3 Interface
- 2.4 Technical Specifications

#### Hardware

- 3.1 Block Diagrams
- 3.2 Board Layout
- 3.3 FPGA
- 3.4 FPGA Support
- 3.5 Analog Frontend
- 3.6 ADC and Timing
- 3.7 Memory RAM and Timing
- 3.8 Memory ROM and Timing
- 3.9 Memory VRAM and Timing
- 3.10 Display and Timing
- 3.11 User Input / Switches
- 3.12 Changes

#### FPGA Firmware

- 4.1 NIOS II Processor
- 4.1.1 Overview of Capabilities
- 4.1.2 Peripherals
- 4.1.3 Address Memory Map
- 4.1.4 Control Registers
- 4.2 ADC Input
- 4.3 Trigger States
- 4.4 Triggering
- 4.5 VRAM States
- 4.6 VRAM Controller
- 4.7 Display Controller
- 4.8 Momentary Pushbutton Input
- 4.9 Latching Pushbutton Input
- 4.10 Rotary Encoder Input

#### Software

- 5.1 High-level Block Diagram
- 5.2 User Interface
- 5.3 Key Input
- 5.4 ADC / Sampling Input
- 5.5 Display Controller
- 5.6 Display Graphics
- 5.7 Testing
- 5.7.1 ADC
- **5.7.2** Keys
- 5.7.3 RAM
- 5.7.4 ROM
- 5.7.5 VRAM
- 5.7.6 Display

# List of Figures

#### List of Tables

# Appendices

### Appendix A

## Physical Diagrams

Text of Appendix A is Here

### Appendix B

## **Block Diagrams**

Text of Appendix B is Here

### Appendix C

## Schematic Diagrams

Text of Appendix C is Here

### Appendix D

# **Board Layouts**

Text of Appendix D is Here

### Appendix E

# Timing Diagrams

Text of Appendix E is Here

### Appendix F

# Memory Maps

Text of Appendix F is Here

#### Appendix G

## FPGA Block Diagrams

Text of Appendix G is Here

### Appendix H

### VHDL Code

Text of Appendix H is Here

### Appendix I

### NIOS II Code

Text of Appendix I is Here

#### Appendix J

## Quartus 13.1 Minimum Development Setup Tutorial

Text of Appendix J is Here