#### FPGA OSCILLOSCOPE MANUAL

EE 52 PROJECT SEQUENCE (SOPC SCOPE SECTION)

Albert Gural

 $\mathrm{June}\ 26,\ 2014$ 

California Institute of Technology

## Contents


1	Use	r Manual
	1.1	System Overview
	1.2	Setup
	1.3	Interface
		1.3.1 On-screen Menu
		1.3.2 Oscilloscope-mimic Controls
	1.4	Technical Specifications
		1.4.1 Physical Specifications
		1.4.2 Oscilloscope-specific Specifications
<b>2</b>		dware
	2.1	Block Diagrams
	2.2	Board Layout
	2.3	FPGA
	2.4	FPGA Support
	2.5	Analog Frontend
	2.6	ADC and Timing
	2.7	Memory RAM and Timing
	2.8	Memory Flash and Timing
	2.9	Memory VRAM and Timing
	2.10	Display and Timing
		User Input / Switches
		Changes
	DD.	
3		GA Firmware
	3.1	NIOS II Processor
		3.1.1 Overview of Capabilities
		3.1.2 Peripherals
		3.1.3 Address Memory Map
		3.1.4 Control Registers
	3.2	ADC Input
	3.3	Trigger States
	3.4	Triggering
	3.5	VRAM States
	3.6	VRAM Controller
	3.7	Display Controller
	3.8	Momentary Pushbutton Input
	3.9	Latching Pushbutton Input
	2.10	Potory Encoder Input

4	Soft	Software				
	4.1	High-level Block Diagram	9			
	4.2	User Interface	9			
	4.3	Key Input	9			
	4.4	ADC / Sampling Input	9			
	4.5	Display Controller	9			
	4.6	Display Graphics	9			
	4.7	Testing	9			
		4.7.1 ADC	9			
		4.7.2 Keys	9			
		4.7.3 RAM	9			
		4.7.4 Flash	9			
		4.7.5 VRAM	9			
		4.7.6 Display	9			
Li	List of Figures					
Li	List of Tables					
$\mathbf{A}$	Appendices					
A Physical Diagrams						
В	Blo	ck Diagrams	14			
$\mathbf{C}$	$\mathbf{Sch}$	ematic Diagrams	<b>15</b>			
D	Boa	ard Layouts	16			
$\mathbf{E}$	Tin	ning Diagrams	17			
$\mathbf{F}$	Me	mory Maps	18			
$\mathbf{G}$	FP	GA Block Diagrams	19			
Н	$\mathbf{V}\mathbf{H}$	DL Code	20			
Ι	NIC	OS II Code	<b>2</b> 1			
J	Qua	artus 13.1 Minimum Development Setup Tutorial	22			

### User Manual

#### 1.1 System Overview

The FPGA Oscilloscope  $^{\circledR}$  is designed to mimic some of the more used functions of a traditional digital oscilloscope, but in a much smaller package. It has two analog inputs, an 8-bit logic analyzer, hardware buttons and rotary encoders, and a 480x272 RGB display.



The system includes the main oscilloscope board (seen above), the power adapter (which supplies 5V and  $\pm 12V$ ), a USB JTAG programmer, and two 1x/10x analog probes.

#### 1.2 Setup

This version of the oscilloscope does not come pre-configured with program memory in flash, although the FPGA configuration information is programmed onto a serial flash chip. The set of operations to get the system up and running is thus:

- 1. Install Quartus web edition (free). Download the program files from https://github.com/agural/FPGA-Oscilloscope.
- 2. Plug in power to the oscilloscope. Connect the USB JTAG connector between the computer and the oscilloscope.
- 3. Open up the "NIOS II Software Build Tools for Eclipse".
- 4. Go to File > New > NIOS II Application and BSP from Template.
- 5. Select the SOPC file from <FPGA Download Directory>/osc. Name the project whatever you want, and select "Blank Template".
- 6. Copy code from <FPGA Download Directory>/osc/software/osc to your Eclipse project.
- 7. Compile and download the code to the oscilloscope.

At this point, the oscilloscope should be running. Try connecting a 0.5V amplitude sine wave at 100kHz to the scope.

#### 1.3 Interface

User control is broken into two main input methods that are mostly redundant with each other (select whichever you prefer): oscilloscope mimic controls and on-screen menu controls.

#### 1.3.1 On-screen Menu

This menu can be used to control all software-controllable aspects of the oscilloscope and is controlled via the five hardware buttons located below the display. The menu appears on the top-right of the display. The left-most button is the menu button. Pressing this toggles the menu on and off. From left to right, the remaining buttons are "Up", "Down", "Left", and "Right". Press "Up" or "Down" to select a menu item (the selected item will be highlighted). For a given menu item, you can change its value by pressing "Left" or "Right". For example, hitting the "Down" button to get delay, then hitting the "Right" button will increase the (positive) delay by a single sample. Pressing and holding the buttons will cause them to auto-repeat.


Here are the menu items and values you can choose from:

- Mode
  - Auto triggering triggers if it can, or if not, displays the sample after a given timeout.
  - Normal triggering updates the display only on triggers.
  - One-shot triggers only once and holds that on the display.
- Scale
  - Scale Axes Displays just the x-y axes with tick marks at the major divisions.
  - Scale Grid Displays a grid of the major divisions.
  - None Displays only the traces (and possibly the menu).
- Sweep Sets the time per sample for the oscilloscope. Cycles through the available sweep rates (see 1.4 for a list).

- Trigger Re-arms the one-shot trigger when "Left" or "Right" is pressed.
- Level Sets the trigger level. It is set up to display a voltage, but this is inaccurate.
- Slope Either "Left" or "Right" will toggle positive to negative slope.
- Delay Sets the trigger delay. It can be changed from -480 to 50,000 samples, in the appropriate time units.

#### 1.3.2 Oscilloscope-mimic Controls

There are two latching pushbutton switches in the top-right of the oscilloscope, two rotary encoders directly below them, and three rotary encoders below these. Below that is two potentiometers, and finally two 3-position slide switches. Since the operation of these is the same as for the menu, the image below should be sufficient.



The potentiometers and slide switches are the only items not do-able by the menu method (they are part of the analog frontend). Vertical sensitivity has not been completed in terms of software, although all the supporting hardware is there. All other functions follow exactly as in the case of the menu.

#### 1.4 Technical Specifications

#### 1.4.1 Physical Specifications

- Processor: NIOS II softcore processor at 36MHz on an Altera Cyclone III EP3C25 (240 pin QFP) chip.
- RAM: 64KB x 8bit accessible SRAM.
- ROM: 64KB x 8bit accessible Flash.
- Display: 480x272 RGB display with 24-bit color (only 15-bit hardware-accessible). Also includes a 10-point capacitive touch pad overlay (hardware accessible, but not used in firm/software).
- Buttons: (5) screen menu buttons (momentary), (2) trigger option buttons (latching), (5) rotary encoders, (1) reset button (momentary).
- Ports: 5V and  $\pm 12V$  power supply input (DIN-5); 10-pin JTAG connector; (2) analog BNC probe inputs; (8) logic analyzer pins (requires user to attach female header wire to it).

#### 1.4.2 Oscilloscope-specific Specifications

- Sample Rates:
  - $-5^*$ ,  $10^*$ ,  $20^*$ , 50, 100, 200, 500 ns
  - $-\ 1,\, 2,\, 5,\, 10,\, 20,\, 50,\, 100,\, 200,\, 500\ \mu s$
  - -1, 2, 5, 10, 20 ms
- Vertical Sensitivities:
  - -200mV (software setup)
  - -25mV, 50mV, 100mV, 200mV, 400mV, 800mV, 1.6V (hardware capable)
- Sample Resolution:
  - Channel A/B: 8 bits
  - Logic Analyzer: 1 bit per channel
- Input Voltage Range:
  - -1V to 1V (software setup)
  - -12V to 12V (hardware capable)
  - -100V to 100V (safe input level)
- Trigger Level Resolution:
  - Channel A/B: 7 bits
  - Logic Analyzer: 1 bit per channel
- Trigger Slope: Positive or Negative
- Trigger Delay: -480 samples to 50,000 samples

\*The ADC is only set to sample at the clock frequency, 36MHz. So at these sample rates, the ADC will be sampled multiple times at the same value, producing a step-like curve.

### Hardware

- 2.1 Block Diagrams
- 2.2 Board Layout
- 2.3 FPGA
- 2.4 FPGA Support
- 2.5 Analog Frontend
- 2.6 ADC and Timing
- 2.7 Memory RAM and Timing
- 2.8 Memory Flash and Timing
- 2.9 Memory VRAM and Timing
- 2.10 Display and Timing
- 2.11 User Input / Switches
- 2.12 Changes

### FPGA Firmware

- 3.1 NIOS II Processor
- 3.1.1 Overview of Capabilities
- 3.1.2 Peripherals
- 3.1.3 Address Memory Map
- 3.1.4 Control Registers
- 3.2 ADC Input
- 3.3 Trigger States
- 3.4 Triggering
- 3.5 VRAM States
- 3.6 VRAM Controller
- 3.7 Display Controller
- 3.8 Momentary Pushbutton Input
- 3.9 Latching Pushbutton Input
- 3.10 Rotary Encoder Input

## Software

- 4.1 High-level Block Diagram
- 4.2 User Interface
- 4.3 Key Input
- 4.4 ADC / Sampling Input
- 4.5 Display Controller
- 4.6 Display Graphics
- 4.7 Testing
- 4.7.1 ADC
- 4.7.2 Keys
- 4.7.3 RAM
- 4.7.4 Flash
- 4.7.5 VRAM
- 4.7.6 Display

# List of Figures

# List of Tables

# Appendices

# Appendix A

# Physical Diagrams

Text of Appendix A is Here

# Appendix B

# **Block Diagrams**

Text of Appendix B is Here

# Appendix C

# Schematic Diagrams

Text of Appendix C is Here

# Appendix D

# **Board Layouts**

Text of Appendix D is Here

# Appendix E

# Timing Diagrams

Text of Appendix E is Here

# Appendix F

# Memory Maps

Text of Appendix F is Here

## Appendix G

# FPGA Block Diagrams

Text of Appendix G is Here

# Appendix H

# VHDL Code

Text of Appendix H is Here

# Appendix I

# NIOS II Code

Text of Appendix I is Here

### Appendix J

# Quartus 13.1 Minimum Development Setup Tutorial

Text of Appendix J is Here