
JTAG Interface
Serial Configuration Device
Mode Select
Reset Circuitry
Clock Circuitry
U4
EP3C25Q240
U1
EPCS1
U2
U3
U5
U6
U7
U8
U10
U13
U14
SST39VF020
AS7C31024B
74LVTH162245
U9
LM1085
U11
U12
U15
ADM8316
JP1
JP2
JP3
JP4
X1
OSCOE
Title
Altera Cyclone III FPGA Oscilloscope
Size
C
Number
Revision
0.10
Date: 2/2/2014
Sheet of
File: C:\Users\..\FPGA-Oscilloscope.SchDoc
Drawn By: Albert Gural


J1
10
5
6
1
JP1
JP2
JP3
JP4
S1
R17
R15
R16
R14
R13
R12
U3
U8
X1
R33
R4
U1
R3
R2
R1
U15
U4
U7
U6
U10
U2
U5
R11
R10
R9
R8
R7
R6
R5
R40
R41
U11
U12
U9
U14
U13
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R34
R33
R32
R31
R30
R29
R28
R38
R37
R36
R35
C1
C21
C20
C19
C18
C17
C16
C15
C14
C13
C12
C11
C10
C9
C8
C7
C6
C5
C4
C3
C2
C36
C35
C34
C33
C23
C32
C22
C31
C43
C30
C42
C29
C41
C28
C40
C27
C39
C26
C38
C25
C37
C24