




기본 GPIO 설정




- CCS 설정 ㄴ 코딩 및 컴파일 프로그램













- 팁 : flash 할 때 속도 높이는 방법 L Debug 옵션에서 아래 옵션




- HAL Code 설정
- ㄴ Code Generator 같은 느낌의 프로그램










- HAL Code 설정














Main 문



```
해더 파일
선언
...
45 /* USER CODE BEGIN (0) */
46 /* USER CODE END */
47
48 /* Include Files */
49
50 #include "HL_sys_common.h"
51
52 /* USER CODE BEGIN (1) */
53
54 #include "HL_gio.h"
55 #include "HL_rti.h"
56 /* USER CODE END */
```

```
int main(void)
/* USER CODE BEGIN (3) */
                           Gio, RTI 초기화
    gioInit();
   rtiInit();
   //Real Time Interrupt 를 누가 처리 할지
   // RTI Compare0에서 발생하는 인터럽트 허용!!
    rtiEnableNotification(rtiREG1, rtiNOTIFICATION COMPAREO); // 인터럽트를 구통화 시키세요
   // IRQ Interrupt 활성화
   // 참고로 언더바가 두개면 거의 건드리지 말라는 의미이다.
   // 어셈블리 명령어인 CPSIE I를 통해 CPSR Register 의 I 비트인 IRQ를 활성화 한다.
   // disable () 의 경우 CPSID I를 통해 IRQ를 비활성화 한다.
   enable IRQ interrupt ();
   // Real Time Interrupt 카운터 시작!
   // 실제로는 RTI Counter Block 0 을 시작하여 카운팅을 진행
   rtiStartCounter(rtiREG1, rtiCOUNTER BLOCK0);
   for(;;);
/* USER CODE END */
    return 0;
95 /* USER CODE BEGIN (4) */
96// 인터럽트 핸들러 인데 weak 레퍼런스가 지정된 것이고, 원래 이것은 인터럽트 실행시에 실행 되는것인데
97// weak 레퍼런스라고 지정되어 있으므로 이것이 수정을 해서 덮어 쓸 수 있는 것이 가능한 것이다.
98 // 이부분은 RTI Interrupt Handler 로 Timer 가 차면 구동됨
99 void rtiNotification(rtiBASE t *rtiREG, uint32 t notification)
00 {
    // GPIO PortA의 4번을 토글(On/Off) 시킴
     gioToggleBit(gioPORTA, 4);
02
03 }
04 /* USER CODE END */
05
```





int main(void)
{
/* USER CODE BEGIN (3) */
gioInit();
rtiInit();
Rti init 알아 보기

인터럽트 (RTI) 모듈 기능 설명이라 한다. RTI는 실시간 운영체제 RTOS 를 지원하는 운영 체제 타이머라 한다.

Real-Time Interrupt (RTI) Module

This chapter describes the functionality of the real-time interrupt (RTI) module. The RTI is designed as an operating system timer to support a real time operating system (RTOS).

17.2 Module Operation


Figure 17-1 illustrates the high level block diagram of the RTI module.

The RTI module has two independent counter blocks for generating different timebases: counter block 0 and counter block 1. The two counter blocks provide the same basic functionality, but counter block 0 has the additional functionality of being able to work with the FlexRay Macrotick (NTU0) or Start of Cycle (NTU1) and perform clock supervision to detect a missing signal.

A compare unit compares the counters with programmable values and generates four independent interrupt or DMA requests on compare matches. Each of the compare registers can be programmed to be compared to either counter block 0 or counter block 1.

The following sections describe the individual functions in more detail.

Figure 17-1. RTI Block Diagram



RTI 모듈에는 서로 다른 타임베이스 생성하기 위한 두 개의 독립적인 카운터 블록 (0.1) 이 있습니다.

두 카운터 블록은 동일한 기본 기능을 제공 하지만

카운터 블록 0 에는 FlexRay Macrotick (NTU0) 과 함께 작동 할 수 있는 추가 기능이 있습니다.

또는!!

사이클 시작(NTU1)을 실행하고 클럭 감시를 수행하여 누락된 신호를 감지 합니다.

비교 장치는 카운터를 프로그래밍 가능한 값과 비교하고 4개의 독립적인 값을 생성합니다.

각 비교 레지스터는 카운터 블록 0 또는 블록 1 과 비교되도록 프로그래밍 할 수 있습니다.

17.3 RTI Control Registers

Acronym

Table 17-1 provides a summary of the registers. The registers support 8-bit, 16-bit, and 32-bit writes. The offset is relative to the associated peripheral select. See the following sections for detailed descriptions of the registers. The base address for the control registers is FFFF FC00h. The address locations not listed are reserved.

Table 17-1. RTI Registers

Section

Register Description

Oliset	ACTOTISTI	negister bescription	
00h	RTIGCTRL	RTI Global Control Register	Section 17.3.1
04h	RTITBCTRL	RTI Timebase Control Register	Section 17.3.2
08h	RTICAPCTRL	RTI Capture Control Register	Section 17.3.3
0Ch	RTICOMPCTRL	RTI Compare Control Register	Section 17.3.4
10h	RTIFRC0	RTI Free Running Counter 0 Register	Section 17.3.5
14h	RTIUC0	RTI Up Counter 0 Register	Section 17.3.6
18h	RTICPUC0	RTI Compare Up Counter 0 Register	Section 17.3.7
20h	RTICAFRC0	RTI Capture Free Running Counter 0 Register	Section 17.3.8
24h	RTICAUC0	RTI Capture Up Counter 0 Register	Section 17.3.9
30h	RTIFRC1	RTI Free Running Counter 1 Register	Section 17.3.10
34h	RTIUC1	RTI Up Counter 1 Register	Section 17.3.11
38h	RTICPUC1	RTI Compare Up Counter 1 Register	Section 17.3.12
40h	RTICAFRC1	RTI Capture Free Running Counter 1 Register	Section 17.3.13
44h	RTICAUC1	RTI Capture Up Counter 1 Register	Section 17.3.14
50h	RTICOMP0	RTI Compare 0 Register	Section 17.3.15
54h	RTIUDCP0	RTI Update Compare 0 Register	Section 17.3.16
58h	RTICOMP1	RTI Compare 1 Register	Section 17.3.17
5Ch	RTIUDCP1	RTI Update Compare 1 Register	Section 17.3.18
60h	RTICOMP2	RTI Compare 2 Register	Section 17.3.19
64h	RTIUDCP2	RTI Update Compare 2 Register	Section 17.3.20
68h	RTICOMP3	RTI Compare 3 Register	Section 17.3.2
6Ch	RTIUDCP3	RTI Update Compare 3 Register	Section 17.3.22
70h	RTITBLCOMP	RTI Timebase Low Compare Register	Section 17.3.23
74h	RTITBHCOMP	RTI Timebase High Compare Register	Section 17.3.24
80h	RTISETINTENA	RTI Set Interrupt Enable Register	Section 17.3.25
84h	RTICLEARINTENA	RTI Clear Interrupt Enable Register	Section 17.3.26
88h	RTIINTFLAG	RTI Interrupt Flag Register	Section 17.3.27
90h	RTIDWDCTRL	Digital Watchdog Control Register	Section 17.3.28
94h	RTIDWDPRLD	Digital Watchdog Preload Register	Section 17.3.29
98h	RTIWDSTATUS	Watchdog Status Register	Section 17.3.30
9Ch	RTIWDKEY	RTI Watchdog Key Register	Section 17.3.3
A0h	RTIDWDCNTR	RTI Digital Watchdog Down Counter Register	Section 17.3.32
A4h	RTIWWDRXNCTRL	Digital Windowed Watchdog Reaction Control Register	Section 17.3.33
A8h	RTIWWDSIZECTRL	Digital Windowed Watchdog Window Size Control Register	Section 17.3.34
ACh	RTIINTCLRENABLE	RTI Compare Interrupt Clear Enable Register	Section 17.3.3
B0h	RTICOMP0CLR	RTI Compare 0 Clear Register	Section 17.3.3
B4h	RTICOMP1CLR	RTI Compare 1 Clear Register	Section 17.3.3
B8h	RTICOMP2CLR	RTI Compare 2 Clear Register	Section 17.3.38
BCh	RTICOMP3CLR	RTI Compare 3 Clear Register	Section 17.3.39




레지스터 8, 16, 32 bit 쓰기를 지원 오프셋은 연결된 주변기기 선택을 기준으로 한다 레지스터의 기본 주소는 FFFF FC00h

17.3.1 RTI Global Control Register (RTIGCTRL)

The global control register starts/stops the counters and selects the signal compared with the timebase control circuit. This register is shown in Figure 17-12 and described in Table 17-2.

Figure 17-12. RTI Global Control Register (RTIGCTRL) [offset = 00]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-2. RTI Global Control Register (RTIGCTRL) Field Descriptions


Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-16	NTUSEL		Select NTU signal. These bits determine which NTU input signal is used as external timebase
		Oh	NTU0_
		5h	NTU1
		Ah	NTU2
		Fh	NTU3
		All other values	Tied to 0
15	cos		Continue on suspend. This bit determines if both counters are stopped when the device goes into halting debug mode or if they continue counting.
		0	Counters are stopped while in halting debug mode.
		1	Counters are running while in halting debug mode.
14-2	Reserved	0	Reads return 0. Writes have no effect.
1	CNT1EN		Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1).
		0	Counter block 1 is stopped.
		1	Counter block 1 is running.
0	CNT0EN		Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0).
		0	Counter block 0 is stopped.
		1	Counter block 0 is running.

글로벌 제어 레지스터는 카운터를 시작/중지하고 타임 베이스 제어 회로와 비교하여 신호를 선택한다.



```
/** - Setup NTU source, debug options and disable both counter blocks */
/*NTU 1 선택 */
rtiREG1->GCTRL = (uint32)((uint32)0x5U << 16U) | 0x00000000U;
```

전체 값을 0 으로 셋팅 0x5 [0b0110] 을 좌측 쉬프트 16bit NTU 1 선택



17.3.2 RTI Timebase Control Register (RTITBCTRL)

The timebase control register selects if the free running counter 0 is incremented by RTICLK or NTU. This register is shown in Figure 17-13 and described in Table 17-3.

Figure 17-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h]

31				8
	Reserved			
	R-0			
7		2	1	0
	Reserved		INC	TBEXT
	R-0		R/WP-0	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-3. RTI Timebase Control Register (RTITBCTRL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1	INC		Increment free running counter 0. This bit determines whether the free running counter 0 (RTIFRC0) is automatically incremented if a failing clock on the NTU signal is detected.
		0	RTIFRC0 will not be incremented on a failing external clock.
		1	RTIFRC0 will be incremented on a failing external clock.
0	TBEXT		Timebase external. This bit selects whether the free running counter 0 (RTIFRC0) is clocked by the internal up counter 0 (RTIUC0) or from the external signal NTU. Setting the TBEXT bit from 0 to 1 will not increment RTIFRC0, since RTIUC0 is reset.
			When the timebase supervisor circuit detects a missing clock edge, then the TBEXT bit is reset.
			Only the software can select whether the external signal should be used.
		0	RTIUC0 clocks RTIFRC0.
		1	NTU clocks RTIFRC0.



/** - Setup <u>timebase</u> for free running counter 0 */
/* RTIUCO clocks RTIFRCO */
rtiREG1->TBCTRL = 0x00000000U;


타임베이스 제어 레지스터는 자유 실행 카운터 0이 RTICLK 또는 NTU만큼 증가되는지 선택합니다.

카운터 초기 값?

17.3.3 RTI Capture Control Register (RTICAPCTRL)

The capture control register controls the capture source for the counters. This register is shown in Figure 17-14 and described in Table 17-4.

Figure 17-14. RTI Capture Control Register (RTICAPCTRL) [offset = 08h]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-4. RTI Capture Control Register (RTICAPCTRL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1	CAPCNTR1		Capture counter 1. This bit determines which external interrupt source triggers a capture event of RTIUC1 and RTIFRC1.
		0	Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 0.
		1	Capture of RTIUC1/ RTIFRC1 is triggered by capture event source 1.
0	CAPCNTR0		Capture counter 0. This bit determines which external interrupt source triggers a capture event of RTIUC0 and RTIFRC0.
		0	Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 0.
		1	Capture of RTIUC0/ RTIFRC0 is triggered by capture event source 1.



캡처 제어 레지스터는 카운터의 캡처 소스를 제어 합니다.


ㄴ 송수신기가 아닐 땐 필요 없긴 하다.

/** - Enable/Disable capture event sources for both counter blocks */
rtiREG1->CAPCTRL = 0U | 0U;

17.3.4 RTI Compare Control Register (RTICOMPCTRL)

The compare control register controls the source for the compare registers. This register is shown in Figure 17-15 and described in Table 17-5.

Figure 17-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-5. RTI Compare Control Register (RTICOMPCTRL) Field Descriptions

Bit	Field	Value	Description
31-13	Reserved	0	Reads return 0. Writes have no effect.
12	COMPSEL3		Compare select 3. This bit determines the counter with which the compare value held in compare register 3 (RTICOMP3) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
11-9	Reserved	0	Reads return 0. Writes have no effect.
8	COMPSEL2		Compare select 2. This bit determines the counter with which the compare value held in compare register 2 (RTICOMP2) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	COMPSEL1		Compare select 1. This bit determines the counter with which the compare value held in compare register 1 (RTICOMP1) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
3-1	Reserved	0	Reads return 0. Writes have no effect.
0	COMPSEL0		Compare select 0. This bit determines the counter with which the compare value held in compare register 0 (RTICOMP0) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.

비교 제어 레지스터는 비교 레지스터의 소스를 제어 합니다



```
/** - Setup input source compare 0-3 */
/* RTIFRC1 과 비교*/
rtiREG1->COMPCTRL = 0x00001000U | 0x00000100U | 0x00000000U | 0x00000000U;
```

비교 레지스터 3(RTICOMP3) 에 있는 비교 값이 비교 되는 카운터를 결정.

비교 레지스터 2(RTICOMP2) 에 있는 비교 값이 비교 되는 카운터를 결정.

비교되는 카운터가 2개??



```
int main(void)
/* USER CODE BEGIN (3) */
   gioInit();
   rtiInit();
   //Real Time Interrupt 를 누가 처리 할지
   // RTI Compare0에서 발생하는 인터럽트 허용!!
   rtiEnableNotification(rtiREG1, rtiNOTIFICATION COMPAREO);
                                                           // 인터럽트를 구통화 시키세요
   // IRQ Interrupt 활성화
   // 참고로 언더바가 두개면 거의 건드리지 말라는 의미이다.
   // 어셈블리 명령어인 CPSIE I를 통해 CPSR Register 의 I 비트인 IRQ를 활성화 한다.
   // disable () 의 경우 CPSID I를 토해 IRQ를 비활성화 한다.
   enable IRQ interrupt ();
   // Real Time Interrupt 카운터 시작!
   // 실제로는 RTI Counter Block 0 을 시작하여 카운팅을 진행
   rtiStartCounter(rtiREG1, rtiCOUNTER BLOCK0);
   for(;;);
/* USER CODE END */
   return 0;
```



```
- rtiEnableNotification 함수
      ∟ RTI 인터럽트를 누가 (rtiREG1) 어떤 방식 (rtiNOTIFICATION COMPARE0) 으로 처리 할지 정하는
   함수
14
      //Real Time Interrupt 를 누가 처리 할지
75
     // RTI Compare0에서 발생하는 인터럽트 허용!!
76
      rtiEnableNotification(rtiREG1, rtiNOTIFICATION COMPAREO);
                                                                    인터럽트를 구통화 시키세요
77
78
 void rtiEnableNotification(rtiBASE t *rtiREG, uint32 notification)
                                                                                                rtiREG1의 포인터에
 /* USER CODE BEGIN (38) */
 /* USER CODE END */
                                                                                                → INTFLAG 와
                                                                                                  SETINTENA 에
      rtiREG->INTFLAG = notification;
                                                                                                   rtiNOTIFICATION_COMPARE0 대입
      rtiREG->SETINTENA = notification;
           @note The function rtiInit has to be called before this function can be used.\n
                 This function has to be executed in privileged mode.
 /* USER CODE BEGIN (39) */
 /* USER CODE END */
```

```
int main(void)
/* USER CODE BEGIN (3) */
   gioInit();
   rtiInit();
   //Real Time Interrupt 를 누가 처리 할지
   // RTI Compare0에서 발생하는 인터럽트 허용!!
   rtiEnableNotification(rtiREG1, rtiNOTIFICATION COMPAREO); // 인터럽트를 구통화 시키세요
   // IRQ Interrupt 활성화
  // 참고로 언더바가 두개면 거의 건드리지 말라는 의미이다.
  // 어셈블리 명령어인 CPSIE I를 통해 CPSR Register 의 I 비트인 IRQ를 활성화 한다.
   // disable () 의 경우 CPSID I를 토해 IRQ를 비활성화 한다.
   enable IRQ interrupt ();
  // Real Time Interrupt 카운터 시작!
  // 실제로는 RTI Counter Block 0 을 시작하여 카운팅을 진행
   rtiStartCounter(rtiREG1, rtiCOUNTER BLOCK0);
   for(;;);
/* USER CODE END */
```

```
le HL_epc.c
le HL_errata_SSWF021_45.c
le HL_errata.c
le HL_esm.c
le HL_gio.c
le HL_notification.c
le HL_pinmux.c
le HL_pinmux.c
le HL_rti.c
le HL_sys_core.asm
le HL_sys_dma.c
le HL_sys_link.cmd
le HL_sys_link.cmd
```

return Θ;

```
510; Enable interrupts - CPU IRQ
511; SourceId: CORE SourceId 026
512; DesignId : CORE DesignId 022
                                                 .def: C 언어의 함수 연결
513; Requirements: HL CONQ CORE SR8
                                                 .asmfunc : 어셈으로 했다.
514
         .def enable IRQ interrupt
515
         .asmfunc
516
                                                 Cpsie I => CPSR Register 의 I 비트인 IRQ 활성화 한다.
518 enable IRQ interrupt
519
                                                 Bx Ir => Ir에 복귀주소 저장. bx는 복귀 주소로 돌아 가라(점프, branch)
         cpsie i
520
521
         bx lr
                                                 참고 : 어셈 명령어 call 은 push 와 점프를 같이
522
                                                                bx는 점프만
523
          .endasmfunc
                                                 - 결론적으로 ARM Core 의 IRQ를 CPSR 레지스터를 제어 해서 on 하고 토낌.
```


```
int main(void)
/* USER CODE BEGIN (3) */
                                                                                              15
    gioInit();
                                                                                             cos
    rtiInit();
    //Real Time Interrupt 를 누가 처리 할지
    // RTI Compare0에서 발생하는 인터럽트 허용!!
    rtiEnableNotification(rtiREG1, rtiNOTIFICATION COMPAREO); // 인터럽트를 구통화 시키세요
    // IRQ Interrupt 활성화
   // 참고로 언더바가 두개면 거의 건드리지 말라는 의미이다.
   // 어셈블리 명령어인 CPSIE I를 통해 CPSR Register 의 I 비트인 IRQ를 활성화 한다.
    // disable () 의 경우 CPSID I를 토해 IRQ를 비활성화 한다.
    enable IRQ interrupt ();
   // Real Time Interrupt 카운터 시작!
   // 실제로는 RTI Counter Block 0 을 시작하여 카운팅을 진행
    rtiStartCounter(rtiREG1, rtiCOUNTER BLOCK0);
    for(;;);
                         void rtiStartCounter(rtiBASE t *rtiREG, uint32 counter)
/* USER CODE END */
                         /* USER CODE BEGIN (4) */
    return 0;
                         /* USER CODE END */
                            rtiREG->GCTRL |= ((uint32)1U << (counter & 3U));
                                 @note The function rtiInit has to be called before this function can be used.\n
                                     This function has to be executed in privileged mode.
```

/* USER CODE BEGIN (5) */
/* USER CODE END */

17.3.1 RTI Global Control Register (RTIGCTRL)

The global control register starts/stops the counters and selects the signal compared with the timebase control circuit. This register is shown in Figure 17-12 and described in Table 17-2.

Figure 17-12. RTI Global Control Register (RTIGCTRL) [offset = 00]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-2. RTI Global Control Register (RTIGCTRL) Field Descriptions

Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-16	NTUSEL		Select NTU signal. These bits determine which NTU input signal is used as external timebase
		0h	NTU0
		5h	NTU1
		Ah	NTU2
		Fh	NTU3
		All other values	Tied to 0
15	cos		Continue on suspend. This bit determines if both counters are stopped when the device goes into halting debug mode or if they continue counting.
		0	Counters are stopped while in halting debug mode.
		1	Counters are running while in halting debug mode
14-2	Reserved	0	Reads return 0. Writes have no effect.
1	CNT1EN		Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1).
		0	Counter block 1 is stopped.
		1	Counter block 1 is running.
0	CNT0EN		Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0).
		0	Counter block 0 is stopped.
		1	Counter block 0 is running.

Counter 가 0 이 들어 갔고 그게 3U와 & 가 되었으므로 위의 데이터시트상의 두 비트가 둘 다 0 이 된다.

결국 Counter 0 enable.



```
95 /* USER CODE BEGIN (4) */
96 // 인터럽트 핸들러 인데 weak 레퍼런스가 지정된 것이고, 원래 이것은 인터럽트 실행시에 실행 되는것인데
97 // weak 레퍼런스라고 지정되어 있으므로 이것이 수정을 해서 덮어 쓸 수 있는 것이 가능한 것이다.
98 // 이부분은 RTI Interrupt Handler 로 Timer 가 차면 구동됨
99 void rtiNotification(rtiBASE t *rtiREG, uint32 t notification)
100 {
      // GPIO PortA의 4번을 토글(On/Off) 시킴
101
      gioToggleBit(gioPORTA, 4);
102
103 }
104 /* USER CODE END */
 void gioToggleBit(gioPORT t *port, uint32 bit)
 /* USER CODE BEGIN (10) */
 /* USER CODE END */
    if ((port->DIN & (uint32)((uint32)1U << bit)) != 0U)</pre>
        port->DCLR = (uint32)1U << bit;
    else
        port->DSET = (uint32)1U << bit;
```

PORTA의 4 bit

Clear / SET

RTI 를 Hal code 에서 1 초로 설정 했었었고,

해당 bit 의 값이 1초에 한번씩

Toggle 됨 으로써

LED 를 연결하게 되면 LED가 점멸하게 된다.