{"payload":{"header_redesign_enabled":false,"results":[{"id":"177867529","archived":true,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"0xD503/ARM-Single-Cycle-Processor","hl_trunc_description":"ARM architecture single-cycle processor designed according to book \"Digital design and computer architecture: ARM edition\" as a practice …","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":177867529,"name":"ARM-Single-Cycle-Processor","owner_id":31251073,"owner_login":"0xD503","updated_at":"2019-06-27T19:27:48.763Z","has_issues":true}},"sponsorable":false,"topics":["processor-architecture","arm","embedded","model-simulation","processor-design"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253A0xD503%252FARM-Single-Cycle-Processor%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/0xD503/ARM-Single-Cycle-Processor/star":{"post":"FjuVli-I8qvJMICxa1ihRBL6vXZ3FQEBB-rVfzm_udmZDYGlrNR6ETZT34iAoAJpWUWnrqxtO7UPdRZ_N8t-XA"},"/0xD503/ARM-Single-Cycle-Processor/unstar":{"post":"8R8q9jPxLo_RRTE2afmwifPyrpdxfjJe3ndtaWAQb_KbMgecCa7UWKS9vlItUxBgq0xiJITCD73crOiVT5BEcg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-owFrkIv399gszwlCYYRMKjQ4X10Tda2YbS0QuUigAJiw2BvTwzbqEasOHq1CUFucI7olALDKBU7AIM9q9mwwQ"}}},"title":"Repository search results"}