

# 2024 Design Document

## *Secure MISC*

0xDACC

February 5, 2024

## 1 Proposed Attest Changes

**Store attestation PIN as a hash with enough rounds that it takes approximately 2 seconds.**

- Limits brute force attempts
- Makes raw PIN unable to be extracted from flash

**Store attestation data encrypted with symmetric key as 1 round less of attestation pin hash**

- Also limits brute force and makes PIN unreadable from flash

**Meets SR3 and SR4**

## 2 Proposed Replace Changes

**Store replacement token as a hash**

- Makes token unable to be extracted from flash
- Highly unlikely that the token can be brute forced

**Verify component authenticity**


1. Store an asymmetric public key in flash
2. Generate a random number using onboard TRNG
3. Ask new component to sign random number
4. Verify using onboard public key

**Meets SR3**

### 3 Proposed Boot Changes

Verify integrity of all 3 boards

- Store public keys A and D and private keys B and C on AP
- Store public key B and private key A on Component1
- Store public key C and private key D on Component2




1. AP verifies Component1
  - (a) AP generates a random number and asks Component1 to sign with key A
  - (b) AP verifies signature using key A
2. Component1 verifies AP
  - (a) Component1 generates a random number and asks AP to sign with key B
  - (b) Component1 verifies signature using key B
3. Component2 verifies AP
  - (a) Component2 generates a random number and asks AP to sign with key C

(b) Component2 verifies signature using key C

4. AP verifies Component2

(a) AP generates a random number and asks Component2 to sign with key D

(b) AP verifies signature using key D



***If any signatures are invalid, stop immediately and shut down.***

Header		Payload		
Packet Magic	Checksum	Length	Data	Signature
(1 byte)	(3 bytes)	(1 byte)	(4 bytes)	(65 bytes)
0xBB		0x45	0x424F4F54	

Table 1: Component Boot Packet

Header		Payload		
Packet Magic	Checksum	Length	Data	Signature
(1 byte)	(4 bytes)	(1 byte)	(1 byte)	(65 bytes)
0xAA		0x42	0xFF or 0x00 or 0xBB	

Table 2: Startup ACK Packet

**If:**

- Packet Magic  $\neq$  0xBB or 0xAA
- CSUM(Payload)  $\neq$  Expected Checksum
- Length  $\neq$  0x45
- Data  $\neq$  0x424F4F54
- recover(signature)  $\neq$  key B or key C
- Startup ACK data  $==$  0xFF and recover(signature)  $==$  key A, key B, key C, or key D

*Shut down immediately, send fail packet if running on component, and do not continue operation.*

**Meets SR1 and SR2**

## 4 Proposed Secure TX Changes

### ECIES Based Scheme

- Generate private key using RNG
- Create an encrypted channel even though unnecessary.
- Confidentiality will be provided to make RE'ing just a tiny bit harder
- Encrypt packets with negotiated key
- Negotiate HMAC key over new channel
- Append HMAC to all packets before encrypting
- Calculate checksum of encrypted data

Header		Encrypted Payload				
Packet Magic	Checksum	Payload Magic	Length	Nonce	Data	HMAC
(1 byte)	(4 bytes)	(1 byte)	(1 byte)	(8 bytes)	(255 bytes)	(32 bytes)
0xEE		0xDD				

Table 3: Encrypted I2C Packet

Key Exchange				
Packet Magic	Checksum	Length	Key Material	Key Hash
(1 byte)	(4 bytes)	(1 byte)	(32 bytes)	(32 bytes)
0x4A or 0x4B		0x40		

Table 4: Key Exchange I2C Packet

If:

- Packet Magic != Expected Magic
- CSUM(packet) != Expected Checksum
- Payload Magic != Expected Magic
- HMAC(Data) != HMAC or Hash(Key) != Key Hash

- Nonce  $\neq$  Expected Nonce

*Shut down immediately, send fail packet, and do not continue operation.*

Meets SR5

## 5 Other

### Secure DAPLink firmware for RISC-V chip

- Only execute signed code
- Disable the DAPLINK flashing utility
- Disable code debugging
- Disable MAINTENANCE mode

### Secure key storage

- All asymmetric and symmetric keys located on flash will be stored in an encrypted state
- Wrapper keys will be compile-time constants and XOR'ed with another compile-time constant so the raw key will *NEVER* be stored in flash
- By wrapping all keys, a flash dumper payload would not be able to extract the real keys and static reverse engineering would have a similar outcome

All of the above objectives are futile if the attacker can simply modify the flash or just set a breakpoint where the validation happens. By not allowing the chip to be debugged (easily) and only allowing signed code to be run, security becomes a lot more reasonable. After reading through the requirements, some of these “secure boot” steps may be unnecessary, so may or may not be implemented.



## **6 Summary**

### **6.1 SR1 All components must be valid for AP to boot**

- Validate Component1 integrity through signing an arbitrary number
- Validate Component2 integrity in same manner
- Components then validate the AP to make sure all 3 systems are present and valid
- Boot the AP

### **6.2 SR2 All components must be validated by AP and commanded before booting**

- After a successful handshake, it can be assumed that all components are valid
- Send signed boot command to components from AP
- Boot individual components

### **6.3 SR3 The Attestation PIN and Replacement Token should be kept confidential**

- PIN will be stored as a hash with enough iterations to reduce the brute force likelihood
- Replacement Token will also be stored as a hash

### **6.4 SR4 Component Attestation Data should be kept confidential**

- Attestation Data will be stored with symmetric encryption with the key being derived from the Attestation PIN

## **6.5 SR5 Integrity and Authentication of all communications**

- All messages will follow a standard packet format with a negotiated HMAC key and assymetric encryption
- A nonce and ephermeral keys may be included to limit replay attacks