Operational notes

- 2 Document updated on March 27, 2022.
- The following colors are **not** part of the final product, but serve as highlights in the edit-
- 4 ing/review process:
- text that needs attention from the Subject Matter Experts: Mirco, Anna,& Jan
- terms that have not yet been defined in the book
- things that need to be checked only at the very final typesetting stage
- (and it doesn't make sense to do them before)
- text that needs advice from the communications/marketing team: Aaron & Shane
- text that needs to be completed or otherwise edited (by Sylvia)

Todo list

12	zero-knowledge proofs
13	played with
14	finite field
15	elliptic curve
16	Update reference when content is finalized
17	methatical
18	add some more informal explanation of absolute value
19	We haven't really talked about what a ring is at this point
20	What's the significance of this distinction?
21	reverse
22	Turing machine
23	polynomial time
24	sub-exponentially, with $\mathcal{O}((1+\varepsilon)^n)$ and some $\varepsilon > 0$
25	Add text
26	\mathbb{Q} of fractions
27	Division in the usual sense is not defined for integers
28	Add more explanation of how this works
29	pseudocode
30	check reference
31	modular arithmetics
32	actual division
33	multiplicative inverses
34	factional numbers
35	exponentiation function
36	See XXX
37	once they accept that this is a new kind of calculations, its actually not that hard 20
38	perform Euclidean division on them
39	This Sage snippet should be described in more detail
40	prime fields
41	residue class rings
42	Algorithm sometimes floated to the next page, check this for final version
43	Add a number and title to the tables
44	(-1) should be (-a)?
45	add reference
46	rephrase
47	subtrahend
48	minuend
49	what does this mean?
50	Def Subgroup, Fundamental theorem of cyclic groups

51	add reference
52	Add real-life example of 0?
53	add reference
54	check reference
55	check references to previous examples
56	RSA crypto system
57	size 2048-bits
58	check reference
59	add reference: 27?
60	check reference
61	polynomial time
62	exponential time
63	TODO: Fundamental theorem of finite cyclic groups
64	check reference
65	runtime complexity
66	add reference
67	S: what does "efficiently" mean here?
68	computational hardness assumptions
69	check reference
70	check reference
71	explain last sentence more
72	"equation"?
73	check reference
74	what's the difference between \mathbb{F}_p^* and \mathbb{Z}_p^* ?
75	Legendre symbol $\dots \dots \dots$
76	Euler's formular
77	These are only explained later in the text, "
78	are these going to be relevant later?
79	TODO: theorem: every factor of order defines a subgroup
80	Is there a term for this property?
81	a few examples?
82	check reference
83	TODO: DOUBLE CHECK THIS REASONING
84	Mirco: We can do better than this
85	check reference
	add reference
86 87	pseudorandom
88	oracle
89	check reference
	add text on this
90	check reference
91	check reference
92	check reference
93	check reference
94	add more examples protocols of SNARK
95	check reference
96	add reference
97	Abelian groups
98	[/\D\ aii \zivub\

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Expand on this?
check reference
check reference
unify \mathbb{Z}_5 and \mathbb{F}_5 across the board?
S: are we introducing elliptic curves in section 1 or 2?
check reference
check reference
add reference
check reference
write paragraph on exponentiation
add reference
check reference
add reference
group pairings
add reference
check reference
check reference
add reference
TODO: Elliptic Curve asymmetric cryptography examples. Private key, generator,
public key
add reference
maybe remove this sentence?
affine space
cusps
1
self-intersections
self-intersections
self-intersections
self-intersections7check reference7check reference7jubjub7
self-intersections
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 more explanation of what the sign is 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 more explanation of what the sign is 7 check reference 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 otheck reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7 should this def. be moved even earlier? 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7 should this def. be moved even earlier? 7 chord line 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7 should this def. be moved even earlier? 7 chord line 7 tangential 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7 should this def. be moved even earlier? 7 chord line 7 tangential 7 tangent line 7
self-intersections 7 check reference 7 check reference 7 jubjub 7 check reference 7 affine plane 7 check reference 7 check reference 7 check reference 7 sign 7 more explanation of what the sign is 7 check reference 7 S: I don't follow this at all 7 check reference 7 add explanation of how this shows what we claim 7 should this def. be moved even earlier? 7 chord line 7 tangential 7

147	check reference	78
148	check reference	78
149	check reference	79
150	check reference	79
151	check reference	80
152	check reference	80
153	check reference	
154	add term	
155	add term	
156	add reference	
157	cofactor clearing	
158	add reference	
159	check reference	
160	check reference	
161	add reference	
162	add reference	
	check reference	
163	check reference	
164		
165	check reference	
166	check reference	
167	check reference	
168	Explain how	
169	write example	
170	check reference	
171	add reference	
172	check reference	
173	add reference	
174	check reference	
175	add reference	
176	check reference	
177	add reference	
178	check reference	
179	add reference	
180	add reference	
181	add reference	
182	check reference	
183	check reference	
184	Check if following Alg is floated too far	
185	add reference	
186	add reference	
187	write up this part	
188	is the label in LATEX correct here?	
189	check reference	
190	check reference	
191	check reference	
192	check reference	89
193	check reference	89
194	check reference	90

195	check reference	90
196	check reference	90
197	check reference	90
198	check reference	90
199	add reference	90
200	check reference	92
201	check reference	92
202	check reference	92
203	check reference	92
204	check reference	92
205	change "tiny-jubjub" to "pen-jubjub" throughout?	93
206	check reference	94
207	check reference	94
208	check reference	95
209	either expand on this or delete it	95
210	add reference	95
211	check reference	95
212	check reference	95
213	check reference	95
214	check reference	95
215	check reference	95
216	check reference	96
217	check reference	96
218	check reference	97
219	check reference	97
220	add reference	97
221	add reference	97
222	This needs to be written (in Algebra)	97
223	add reference	97
224	add reference	97
225	check reference	97
226	towers of curve extensions	98
227	check reference	98
228	check reference	98
229	check reference	98
230	check reference	99
231	add reference	99
232	is "huge" a technical term?	99
233		100
234		100
235	<u>.</u>	100
236		100
237		101
238		101
239		102
240		102
241		103
242		103

243	check reference	03
244	check reference	03
245	add reference	04
246	should all lines of all algorithms be numbered?	04
247	check reference	
248	check reference	05
249	check reference	
250	check if the algorithm is floated properly	
251	check reference	
252	again?	
253	check reference	
254	circuit	
	signature schemes	
255	this was called "pen-jubjub".	
256	check reference	
257		
258	add reference	
259	check reference	
260	add references	
261	add reference	
262	reference text to be written in Algebra	
263	check reference	
264	check reference	
265	check reference	
266	add reference	09
267	algebraic closures	09
268	check reference	09
269	check reference	10
270	check reference	10
271	check reference	10
272	check reference	
273	disambiguate	
274		11
275	unify terminology	
276		12
277	actually make this a table?	
278	ı	13
279		13
280		13
281		13
		14
282		15
283		15
284		15 15
285		13 16
286		
287		16
288		16
289	check reference	
290	what does this mean?	18

291	write up this part
292	add reference
293	check reference
294	cyclotomic polynomial
295	Pholaard-rho attack
296	todo
297	why?
298	check reference
299	check reference
300	what does this mean?
301	add reference
302	add reference
302	check reference
	check reference
304	add reference
305	
306	add exercise
307	check reference
308	add reference
309	add reference
310	add reference
311	check reference
312	check reference
313	add reference
314	add reference
315	add reference
316	check reference
317	add reference
318	add reference
319	finish writing this up
320	add reference
321	correct computations
322	fill in missing parts
323	add reference
324	check equation
325	Chapter 1?
326	"rigorous"?
327	"proving"?
328	Add example
329	Add more explanation
330	I'd delete this, too distracting
331	binary tuples
332	add reference
333	add reference
334	check reference
	check reference
335	Are we using w and x interchangeably or is there a difference between them?
336	check reference
337	jubjub
338	μυμο

339	check reference	31
340	check reference	31
341	check wording	31
342	check reference	31
343	check references	32
344	add reference	32
345	add reference	
346	check reference	
347		33
348		34
349	check reference	_
350	add reference	
351	add reference	
352		36
353	±	36
354	check reference	
355	check reference	
356	add reference	
		39
357	check reference	
358	check reference	
359	check reference	
360	check reference	
361		40 40
362	add reference	
363		
364	check reference	
365	check reference	
366	check reference	
367		42
368		43
369	check reference	
370		45
371		46
372		46
373	check reference	
374	Should we refer to R1CS satisfiability (p. 139 here?	
375	check reference	
376	add reference	
377		48
378	check reference	49
379	check reference	49
380	check reference	50
381	check reference	52
382	add reference	53
383	"by"?	53
384	check reference	53
385	check reference	53
386	add reference	53

	_	
387		add reference
388		check reference
389		add reference
390		clarify language
391		check reference
392		add reference
393		check reference
394		add reference
395		check references
396		add references to these languages?
397		check reference
398		check reference
399		check reference
		check reference
400		check reference
401		check reference
402		
403		check reference
404		check reference
405		check reference
406		add reference
407		check reference
408		add reference
409		add reference
410		check reference
411		check reference
412		check reference
413		check reference
414		add reference
415		check reference
416		check reference
417		"constraints" or "constrained"?
418		check reference
419		"constraints" or "constrained"?
420		add reference
421		"constraints" or "constrained"?
422		add reference
		check references
423		check reference
424		add reference
425		can we rotate this by 90° ?
426		· · · · · · · · · · · · · · · · · · ·
427		check reference
428		add reference
429		add reference
430		shift
431		bishift
432		add reference
433		check reference
434		add reference

435	add reference	
436	check reference	84
437	add reference	84
438	add reference	84
439	check reference	85
440	add reference	85
441	add reference	85
442		86
443	add reference	87
444		88
445		88
446		88
447		89
448	add reference	
449		89
450		89
		89
451	"invariable"?	
452		90
453		90 90
454		90 90
455		90 91
456		91 91
457		91 92
458		_
459		93
460		93
461		94
462	add reference	
463		94
464		94
465		94
466		95
467		95
468		95
469		95
470	add reference	95
471	add reference	95
472	add reference	95
473	add reference	95
474	add reference	95
475	add reference	96
476	add reference	96
477	add reference	96
478	add reference	96
479		98
480		98
481		98
101		98

483	add reference
484	add reference
485	add reference
486	add reference
487	add reference
488	add reference
489	add reference
490	add reference
491	add reference
492	add reference
493	add reference
494	add reference
495	add reference
496	add reference
497	add reference
498	add reference
499	add reference
500	add reference
501	add reference

T .	/T _	1	\ //	- 41-			1
١V	100	วท	VΙ	ath	m	an	เมลเ

TechnoBob and the Least Scruples crew

504 March 27, 2022

502

503

Contents

506	1	Intro	oduction 5
507		1.1	Target audience
508		1.2	The Zoo of Zero-Knowledge Proofs
509			To Do List
510			Points to cover while writing
511	2	Prel	iminaries 9
512		2.1	Preface and Acknowledgements
513		2.2	Purpose of the book
514		2.3	How to read this book
515		2.4	Cryptological Systems
516		2.5	SNARKS
517		2.6	complexity theory
518			2.6.1 Runtime complexity
519		2.7	Software Used in This Book
520			2.7.1 Sagemath
521	3	Arit	hmetics 12
522		3.1	Introduction
523		3.1	3.1.1 Aims and target audience
524			3.1.2 The structure of this chapter
525		3.2	Integer Arithmetics
526		· · -	Euclidean Division
527			The Extended Euclidean Algorithm
528		3.3	Modular arithmetic
529			Congurency
530			Modular Arithmetics
531			The Chinese Remainder Theorem
532			Modular Inverses
533		3.4	Polynomial Arithmetics
534			Polynomial Arithmetics
535			Euklidean Division
536			Prime Factors
537			Lange interpolation
	1	A 1.00	ebra 40
538	4	Alge	
539		4.1	Groups
540			Commutative Groups
541			FIIIIC 910UDS

CONTENTS

542		C	enerators
543			he discrete Logarithm problem
544			aphic Groups
545			he discrete logarithm assumption
546			he decisional Diffie–Hellman assumption
547			he computational Diffie–Hellman assumption
548			ofactor Clearing
549			to Groups
550			ash functions
			ashing to cyclic groups
551			
552			ashing to modular arithmetics
553			
554			
555	4.0		seudorandom Functions in DDH-A groups
556	4.2		ngs
557	4.0		ashing to Commutative Rings
558	4.3		
559			rime fields
560			quare Roots
561			xponentiation
562			ashing into prime fields
563			xtension Fields
564			ashing into extension fields
565	4.4	Projective Planes	67
FCC 5	Fllis	ntic Curves	70
566 5	_	otic Curves	70
567	Ellij 5.1	Elliptic Curve A	rithmetics
567 568	_	Elliptic Curve Ar 5.1.1 Short We	rithmetics
567 568 569	_	Elliptic Curve Ar 5.1.1 Short We	rithmetics 70 rierstraß Curves 70 ffine short Weierstraß form 71
567 568 569 570	_	Elliptic Curve And 5.1.1 Short Web	rithmetics
567 568 569 570 571	_	Elliptic Curve And 5.1.1 Short Web And	rithmetics
567 568 569 570 571 572	_	Elliptic Curve And 5.1.1 Short Web And	rithmetics
567 568 569 570 571 572	_	Elliptic Curve And Short Web And	rithmetics
567 568 569 570 571 572	_	Elliptic Curve And 5.1.1 Short Web And	rithmetics
567 568 569 570 571 572	_	Elliptic Curve And 5.1.1 Short Web And	rithmetics 70 cierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 84 rojective Group law 85 oordinate Transformations 86
567 568 569 570 571 572 573	_	Elliptic Curve And Short Web And	rithmetics 70 cierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 82 rojective Group law 85 oordinate Transformations 86 nery Curves 86
567 568 569 570 571 572 573 574	_	Elliptic Curve And Short Web And	rithmetics 70 cierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 84 rojective Group law 85 oordinate Transformations 86 nery Curves 86 ffine Montgomery Form 88
567 568 569 570 571 572 573 574 575	_	Elliptic Curve And Short Web And	rithmetics
567 568 569 570 571 572 573 574 575 576	_	Elliptic Curve And State of And	rithmetics
567 568 569 570 571 572 573 574 575 576 577	_	Elliptic Curve And Solution And And And And And And And And And An	rithmetics
567 568 569 570 571 572 573 574 575 576 577 578	_	Elliptic Curve And Solution And And And And And And And And And An	rithmetics 70 rierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 84 rojective Group law 85 oordinate Transformations 86 mery Curves 86 ffine Montgomery Form 88 ffine Montgomery coordinate transformation 89 Iontgomery group law 91 Edwards Curves 92 wisted Edwards Form 92
567 568 569 570 571 572 573 574 575 576 577 578 579	5.1	Elliptic Curve And Solution And And And And And And And And And An	rithmetics 70 rierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 84 rojective Group law 85 oordinate Transformations 86 mery Curves 86 ffine Montgomery Form 88 ffine Montgomery coordinate transformation 89 Iontgomery group law 91 Edwards Curves 92 wisted Edwards Form 92 wisted Edwards group law 94
567 568 569 570 571 572 573 574 575 576 577 578 579 580	_	Elliptic Curve And Short Web And	rithmetics 70 rierstraß Curves 70 ffine short Weierstraß form 71 ffine compressed representation 75 ffine group law 76 calar multiplication 81 rojective short Weierstraß form 84 rojective Group law 85 oordinate Transformations 86 nery Curves 86 ffine Montgomery Form 88 ffine Montgomery coordinate transformation 89 Iontgomery group law 91 Edwards Curves 92 wisted Edwards Form 92 wisted Edwards group law 94 irings 95
567 568 569 570 571 572 573 574 575 576 577 578 579 580 581	5.1	Elliptic Curve Art 5.1.1 Short We 5.1.1 Short We Art	rithmetics
567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582	5.1	Elliptic Curve Art 5.1.1 Short We 5.1.1 Short We Art	rithmetics
567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584	5.1	Elliptic Curve Art 5.1.1 Short We 5.1.1 Short We Art	rithmetics
567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584	5.1	Elliptic Curve Art 5.1.1 Short We 5.1.1 Short We Art	rithmetics

CONTENTS

589		5.3	Hashing to Curves			
590				Try-and-increment hash functions		
591		5.4	Constr	ucting elliptic curves		
592				The Trace of Frobenius		
593				The <i>j</i> -invariant		
594				The Complex Multiplication Method		
595				The BLS6_6 pen-and-paper curve		
596				Hashing to pairing groups		
597	6	State	ements	128		
598	v	6.1		Languages		
599		0.1	1 011110	Decision Functions		
600				Instance and Witness		
601				Modularity		
602		6.2	Statem	ent Representations		
603			6.2.1	Rank-1 Quadratic Constraint Systems		
604				R1CS representation		
605				R1CS Satisfiability		
606				Modularity		
607			6.2.2	Algebraic Circuits		
608				Algebraic circuit representation		
609				Circuit Execution		
610				Circuit Satisfiability		
611				Associated Constraint Systems		
612			6.2.3	Quadratic Arithmetic Programs		
613				QAP representation		
614				QAP Satisfiability		
615	7	Circ	uit Con	apilers 159		
616	,	7.1		and-Paper Language		
617		7.1	7.1.1	The Grammar		
618			7.1.2	The Execution Phases		
619			7.1.2	The Setup Phase		
620				The Prover Phase		
621		7.2	Comm	on Programing concepts		
622		,	7.2.1	Primitive Types		
623			,,_,,	The base-field type		
624				The Subtraction Constraint System		
625				The Inversion Constraint System		
626				The Division Constraint System		
627				The boolean Type		
628				The boolean Constraint System		
629				The AND operator constraint system		
630				The OR operator constraint system		
631				The NOT operator constraint system		
632				Modularity		
633				Arrays		
634				The Unsigned Integer Type		

CONTENTS

635				The uN Constraint System	177
636				The Unigned Integer Operators	178
637			7.2.2	Control Flow	179
638				The Conditional Assignment	179
639				Loops	181
640			7.2.3	Binary Field Representations	182
641			7.2.4	Cryptographic Primitives	184
642				Twisted Edwards curves	184
643				Twisted Edwards curve constraints	184
644				Twisted Edwards curve addition	185
645	8	Zero	Knowl	edge Protocols	186
646		8.1	Proof S	Systems	186
647		8.2		Groth16" Protocol	
648				The Setup Phase	189
649				The Proofer Phase	
650				The Verification Phase	197
651				Proof Simulation	
652	9	Exer	cises an	nd Solutions	202

Chapter 7

4805

4806

4807

4808

4809

4810

4811

4812

4813

4814

4815

4817

4818

4819

4820

4821

4822

4824

4825

4826

4831

4832

4833

4834

4835

Circuit Compilers

As we have seen in the previous chapter, statements can be formalized as membership or knowledge claims in formal language, and algebraic circuits as well as rank-1 constraint systems are two practically important ways to define those languages.

However, both algebraic circuits and rank-1 constraint systems are not ideal from a developers point of view, because they deviate substantially from common programing paradigms. Writing real-world applications as circuits and the associated verification in terms of rank-1 constraint systems is as least as troublesome as writing any other low-level language like assembler code. To allow for complex statement design, it is therefore necessary to have some kind of compiler framework, capable of transforming high-level languages into arithmetic circuits and associated rank-1 constraint systems.

As we have seen in chapter 6 and in 6.2.1.1,, both arithmetic circuits and rank-1 constraint systems have a modularity property by which it is possible to synthesize complex circuits from simple ones. A basic approach taken by many circuit/R1CS compilers is therefore to provide a library of atomic and simple circuits and then define a way to combine those basic building blocks into arbitrary complex systems.

In this chapter, we provide an introduction to basic concepts of so-called **circuit compilers** and derive a toy language which we can "compile" in a pen-and-paper approach into algebraic circuits and their associated rank-1 constraint systems.

We start with a general introduction to our language, and then introduce atomic types like booleans and unsigned integers. Then we define the fundamental control flow primitives like the if-then-else conditional and the bounded loop. We will look at basic functionality primitives like elliptic curve cryptography. Primitives like these are often called **gadgets** in the literature.

A Pen-and-Paper Language 7.1 4827

To explain basic concepts of circuit compilers and their associated high-level languages, we 4828 derive an informal toy language and associated "brain-compiler" which we name PAPER (Pen-4829 And-Paper Execution Rules). PAPER allows programmers to define statements in Rust-like 4830 pseudo-code. The language is inspired by ZOKRATES and circom.

The Grammar 7.1.1

In PAPER, any statement is defined as an ordered list of functions, where any function has to be declared in the list before it is called in another function of that list. The last entry in a statement has to be a special function, called main. Functions take a list of typed parameters as inputs

check references

add references to these languages?

4837

4838

4839

4840

4841

4842

and compute a tuple of typed variables as output, where types are special functions that define how to transform that type into another type, ultimately transforming any type into elements of the base field where the circuit is defined over.

Any statement is parameterized over the field that the circuit will be defined on, and has additional optional parameters of unsigned type, needed to define the size of array or the counter of bounded loops. The following definition makes the grammar of a statement precise using a command line language like description:

```
statement <Name> {F:<Field> [ , <N_1: unsigned>,... ] } {
4843
      [fn <Name>([[pub]<Arg>:<Type>,...]) -> (<Type>,...) {
4844
        [let [pub] <Var>:<Type> ;... ]
4845
        [let const <Const>:<Type>=<Value> ; ... ]
4846
        Var<==(fn([<Arg>|<Const>|<Var>,...])|(<Arg>|<Const>|<Var>));
4847
        return (<Var>,...);
      } ; . . . ]
4849
      fn main([[pub]<Arg>:<Type>,...]) -> (<Type>,...){
4850
        [let [pub] <Var>:<Type> ;... ]
4851
        [let const <Const>:<Type>=<Value> ;... ]
4852
        Var<==(fn([<Arg>|<Const>|<Var>,...])|(<Arg>|<Const>|<Var>));
        return (<Var>,...);
4854
      } ;
4855
    }
4856
```

Function arguments and variables are private by default, but can be declared as public by the pub specifier. Declaring arguments and variables as public always overwrites any previous or conflicting private declarations. Every argument, constant or variable has a type, and every type is defined as a function that transforms that type into another type:

```
4861 type <TYPE>( t1 : <TYPE_1>) -> TYPE_2 {
4862    let t2: TYPE_2 <== fn(TYPE_1)
4863    return t2
4864 }</pre>
```

Many real-world circuit languages are based on a similar, but of course more sophisticated approach than PAPER. The purpose of PAPER is to show basic principles of circuit compilers and their associated high-level languages.

Example 124. To get a better understanding of the grammar of PAPER, the following constitutes proper high-level code that follows the grammar of the PAPER language, assuming that all types in that code have been defined elsewhere.

```
statement MOCK_CODE \{F: F_43, N_1 = 1024, N_2 = 8\} {
4871
      fn foo(in 1 : F, pub in 2 : TYPE 2) \rightarrow F {
4872
        let const c_1 : F = 0;
4873
        let const c_2 : TYPE_2 = SOME_VALUE ;
4874
        let pub out_1 : F ;
4875
        out 1<== c 1 ;
4876
        return out 1 ;
4877
4878
4879
      fn bar(pub in_1 : F) -> F {
4880
        let out_1 : F ;
4881
        out_1<==foo(in_1);
4882
        return out_1 ;
4883
```

```
} ;
4884
4885
      fn main(in_1 : TYPE_1) -> (F, TYPE_2) {
4886
         let const c_1 : TYPE_1
                                    = SOME_VALUE ;
4887
         let const c_2 : F = 2;
4888
         let const c 3 : TYPE 2
                                    = SOME VALUE
         let pub out_1 : F ;
4890
         let out_2 : TYPE_2 ;
4891
         c_1 <== in_1 ;
4892
         out 1 <== foo(c 2);
4893
         out 2 <== TYPE 2 ;
4894
         return (out_1,out_2) ;
4895
4896
    }
4897
```

7.1.2 The Execution Phases

In contrast to normal executable programs, programs for circuit compilers have two modes of execution. The first mode, usually called the **setup phase**, is executed in order to generate the circuit and its associated rank-1 constraint system, the latter of which is then usually used as input to some zero-knowledge proof system.

The second mode of execution is usually called the **prover phase**. In this phase, a prover usually computes a valid assignment to the circuit. Depending on the use case, this valid assignment is then either directly used as constructive proof for proper circuit execution or is transferred as input to the proof generation algorithm of some zero-knowledge proof system, where the full-sized, non hiding constructive proof is processed into a succinct proof with various levels of zero knowledge.

Modern circuit languages and their associated compilers abstract over those two phases and provide a unified **interphase** to the developer, who then writes a single program that can be used in both phases.

To give the reader a clear, conceptual distinction between the two phases, PAPER keeps them separated. Code can be "brain-compiled" during the **setup-phase** in a pen-and-paper approach into visual circuits. Once a circuit is derived, it can be executed in a **prover phase** to generate a valid assignment. The valid assignment is then interpreted as a constructive proof for a knowledge claim in the associated language.

The Setup Phase In PAPER, the task of the setup phase is to compile code in the PAPER language into a visual representation of an algebraic circuit. Deriving the circuit from the code in a pen-and-paper style is what we call **brain-compiling**.

Given some statement description that adheres to the correct grammar, we start circuit development with an empty circuit, compile the main function first and then inductively compile all other functions as they are called during the process.

For every function we compile, we draw a box-node for every argument, every variable and every constant of that function. If the node represents a variable, we label it with that variable's name, and if it represents a constant, we label it with that constant's value. We group arguments into a subgraph labeled "inputs" and return values into a subgraph labeled "outputs". We then group everything into a subgraph and label that subgraph with the function's name.

After this is done, we have to do a consistency and type check for every occurrence of the

assignment operator <==. We have to ensure that the expression on the right side of the operator is well defined and that the types of both side match.

Then we compile the right side of every occurrence of the assignment operator <==. If the right side is a constant or variable defined in this function, we draw a dotted line from the box-node that represents the left side of <== to the box node that represents the right side of the same operator. If the right side represents an argument of that function we draw a line from the box-node that represents the left side of <== to the box node that represents the right side of the same operator.

If the right side of the <== operator is a function, we look into our database, find its associated circuit and draw it. If no circuit is associated to that function yet, we repeat the compilation process for that function, drawing edges from the function's argument to its input nodes and from the functions output nodes to the nodes on the right side of <==.

During that process, edge labels are drawn according to the rules from 6.2.2.1. If the associated variable represents a private value, we use the W label to indicate a witness, and if it represents a public value, we use the I label to indicate an instance.

check reference

Once this is done, we compile all occurring types in a function, by compiling the function of each type. We do this inductively until we reach the type of the base field. Circuits have no notion of types, only of field elements; hence, every type needs to be compiled to the field type in a sequence of compilation steps.

The compilation stops once we have inductively replaced all functions by their circuits. The result is a circuit that contains many unnecessary box nodes. In a final optimization step, all box nodes that are directly linked to each other are collapsed into a single node, and all box nodes that represent the same constants are collapsed into a single node.

Of course, PAPER's brain-compiler is not properly defined in any formal manner. Its purpose is to highlight important steps that real-world compilers undergo in their setup phases.

Example 125 (A trivial Circuit). To give an intuition of how to write and compile circuits in the PAPER language, consider the following statement description:

```
statement trivial circuit {F:F 13}
4956
      fn main\{F\} (in1 : F, pub in2 : F) -> (F,F)\{F\}
4957
         let const outc1 : F = 0;
4958
         let const inc1 : F = 7;
4959
         let out1 : F ;
4960
         let out2 : F ;
4961
         out1 <== inc1;
4962
         out2 <== in1;
4963
         outc1 <== in2;
4964
         return (out1, out2) ;
4965
      }
4966
    }
4967
```


To brain-compile this statement into an algebraic circuit with PAPER, we start with an empty circuit and evaluate function main, which is the only function in this statement.

We draw box-nodes for every argument, every constant and every variable of the function and label them with their names or values, respectively. Then we do a consistency and type check for every <== operator in the function. Since the circuit only wires inputs to outputs and all elements have the same type, the check is valid.

Then we evaluate the right side of the assignment operators. Since, in our case, the right side of each operator is not a function, we draw edges from the box-nodes on the right side to the associated box node on the left side. To label those edges, we use the general rules of

algebraic circuits as defined in 6.2.2.1. According to those rules, every incoming edge of a sink node has a label and every outgoing edge of a source node has a label, if the node is labeled with a variable. Since nodes that represent constants are implicitly assumed to be private, and since the public specifier determines if an edge is labeled with *W* or *I*, we get the following circuit:

check reference



The Prover Phase In PAPER, a so-called prover phase can be executed once the setup phase has generated a circuit image from its associated high-level code. This is done by executing the circuit while assigning proper values to all input nodes of the circuit. However, in contrast to most real-world compilers, PAPER does not tell the prover how to find proper input values to a given circuit. Real-world programing languages usually provide this data by computations that are done outside of the circuit.

Example 126. Consider the circuit from example 125. Valid assignments to this circuit are constructive proofs that the pair of inputs (S_1, S_2) is a point on the tiny-jubjub curve. However, the circuit does not provide a way to actually compute proper values for S_1 and S_2 . Any real-world system therefore needs an auxiliary computation that provides those values.

check reference

7.2 Common Programing concepts

In this section, we cover concepts that appear in almost every programming language, and see how they can be implemented in circuit compilers.

7.2.1 Primitive Types

Primitive data types like booleans, (unsigned) integers, or strings are the most basic building blocks one can expect to find in every general high-level programing language. In order to write statements as computer programs that compile into circuits, it is therefore necessary to implement primitive types as constraint systems, and define their associated operations as circuits.

In this section, we look at some common ways to achieve this. After a recapitulation of the atomic type of prime field elements, we start with an implementation of the boolean type and its associated boolean algebra as circuits. After that, we define unsigned integers based on the boolean type, and leave the implementation of signed integers as an exercise to the reader.

It should be noted, however, that while primitive data types in common programing languages (like C, Go, or Rust) have a one-to-one correspondence with objects in the computer's memory, this is not the case for most languages that compile into algebraic circuits. As we will see in the following paragraphs, common primitives like booleans or unsigned integers require many constraints and memory. Primitives different from the underlying field elements can be expensive.

The base-field type

5010

5011

5012

5013

5014

5015

5016

5017

5018

5019

5020

5021

5026

5027

5028

5029

5036

5037

5038

5039

5040

5041

Since both algebraic circuits and their associated rank-1 constraint systems are defined over a finite field, elements from that field are the atomic informational units in those models. In this sense, field elements $x \in \mathbb{F}$ are for algebraic circuits what bits are for computers.

In PAPER, we write F for this type and specify the actual field instance for every statement in curly brackets after the name of that statement. Two functions are associated to this type, which are induced by the **addition** and **multiplication** law in the field F. We write

$$MUL: F \times F \to F; (x,y) \mapsto MUL(x,y)$$
(7.1)

 $ADD: F \times F \to F; (x, y) \mapsto ADD(x, y)$ (7.2)


Circuit compilers have to compile these functions into algebraic gates, as explained in 6.2.2.2. Every other function has to be expressed in terms of them and proper wiring.

check reference

To represent addition and multiplication in the PAPER language, we define the following two functions:

```
5022 fn MUL(x : F, y : F) \rightarrow (MUL(x,y):F) {}
5023 fn ADD(x : F, y : F) \rightarrow (ADD(x,y):F) {}
```

The compiler then compiles every occurrence of the MUL or the ADD function into the following circuits:



Example 127 (Basic gates). To give an intuition of how a real-world compiler might transform addition and multiplication in algebraic expressions into a circuit, consider the following PAPER statement:

```
5030 statement basic_ops {F:F_13} {
5031    fn main(in_1 : F, pub in_2 : F) -> (out_1:F, out_2:F) {
5032       out_1 <== MUL(in_1,in_2) ;
5033       out_2 <== ADD(in_1,in_2) ;
5034    }
5035 }</pre>
```


To compile this into an algebraic circuit, we start with an empty circuit and evaluate the function main, which is the only function in this statement.

We draw an inputs subgraph containing box-nodes for every argument of the function, and an outputs subgraph containing box-nodes for every factor in the return value. Since all of these nodes represent variables of the field type, we don't have to add any type constraints to the circuit.

We check the validity of every expression on the right side of every <== operator including a type check. In our case, every variable is of the field type and hence the types match the types of the MUL as well as the ADD function and the type of the left sides of <== operators.


We evaluate the expressions on the right side of every <== operator inductively, replacing every occurrence of a function with a subgraph that represents its associated circuit.

According to PAPER, every occurrence of the public specifier overwrites the associate private default value. Using the appropriate edge labels we get:



Any real-world compiler might process its associated high-level language in a similar way, replacing functions, or gadgets by predefined associated circuits. This process is often followed by various optimization steps that try to reduce the number of constraints as much as possible.

In PAPER, we optimize this circuit by collapsing all box nodes that are directly connected to other box nodes, adhering to the rule that a variable's public specifier overwrites any private specifier. Reindexing edge labels, we get the following circuit as our pen and pencil compiler output:



Example 128 (3-factorization). Consider our 3-factorization problem from example 106 and the associated circuit $C_{3.fac_zk}(\mathbb{F}_{13})$ we provided in equation 6.8. To understand the process of replacing high-level functions by their associated circuits inductively, we want define a PAPER statement that we brain-compile into an algebraic circuit equivalent to $C_{3.fac_zk}(\mathbb{F}_{13})$:

check reference


check reference

```
5062 statement 3_fac_zk {F:F_13} {
5063    fn main(x_1 : F, x_2 : F, x_3 : F) -> (pub 3_fac_zk : F) {
5064      f_3.fac_zk <== MUL( MUL( x_1 , x_2 ) , x_3 ) ;
5065    }
5066 }</pre>
```


Using PAPER, we start with an empty circuit and then add 3 input nodes to the input subgraph as well as 1 output node to the output subgraph. All these nodes are decorated with the associated variable names. Since all of these nodes represent variables of the field type, we don't have to add any type constraints to the circuit.

We check the validity of every expression on the right side of the single <== operator including a type check.

We evaluate the expressions on the right side of every <== operator inductively. We have two nested multiplication functions and we replace them by the associated multiplication circuits, starting with the most outer function. We get:



In a final optimization step, we collaps all box nodes directly connected to other box nodes, adhering to the rule that a variables public specifier overwrites any private specifier. Reindexing edge labels we get the following circuit:



5081

5082

5083

5084


5085

5086

5087

The Subtraction Constraint System By definition, algebraic circuits only contain addition and multiplication gates, and it follows that there is no single gate for field subtraction, despite the fact that subtraction is a native operation in every field.

High-level languages and their associated circuit compilers, therefore, need another way to deal with subtraction. To see how this can be achieved, recall that subtraction is defined by addition with the additive inverse, and that the inverse can be computed efficiently by multiplication with -1. A circuit for field subtraction is therefore given by



5088

5093

5094

5095

Using the general method from 6.2.1.1, the circuits associated rank-1 constraint system is given by:

check reference

$$(S_1 + (-1) \cdot S_2) \cdot 1 = S_3 \tag{7.3}$$

Any valid assignment $\{S_1, S_2, S_3\}$ to this circuit therefore enforces the value S_3 to be the difference $S_1 - S_2$.

Real-world compilers usually provide a gadget or a function to abstract over this circuit such that programers can use subtraction as if it were native to circuits. In PAPER, we define the following subtraction function that compiles to the previous circuit:

```
5096 fn SUB(x : F, y : F) -> (SUB(x,y) : F) {
5097 constant c : F = -1;
5098 SUB <== ADD(x , MUL(y , c));
5099 }
```

In the setup phase of a statement, we compile every occurrence of the SUB function into an instance of its associated subtraction circuit, and edge labels are generated according to the rules from 6.2.2.1.

check reference

The Inversion Constraint System By definition, algebraic circuits only contain addition and multiplication gates, and it follows that there is no single gate for field inversion, despite the fact that inversion is a native operation in every field.

If the underlying field is a prime field, one approach would be to use Fermat's little theorem 3.3 to compute the multiplicative inverse inside the circuit. To see how this works, let \mathbb{F}_p be the prime field. The multiplicative inverse x^{-1} of a field element $x \in \mathbb{F}$ with $x \neq 0$ is then given by $x^{-1} = x^{p-2}$, and computing x^{p-2} in the circuit therefore computes the multiplicative inverse.


check reference

Unfortunately, real-world primes p are large and computing x^{p-2} by repeated multiplication of x with itself is infeasible. A "double and multiply" approach (as described in XXX) is faster, as it computes the power in roughly $log_2(p)$ steps, but still adds a lot of constraints to the circuit.

add reference

Computing inverses in the circuit makes no use of the fact that inversion is a native operation in any field. A more constraints friendly approach is therefore to compute the multiplicative inverse outside of the circuit and then only enforce correctness of the computation in the circuit.

To understand how this can be achieved, observe that a field element $y \in \mathbb{F}$ is the multiplicative inverse of a field element $x \in \mathbb{F}$ if and only if $x \cdot y = 1$ in \mathbb{F} . We can use this, and define a circuit that has two inputs, x and y, and enforces $x \cdot y = 1$. It is then guaranteed that y is the multiplicative inverse of x. The price we pay is that we can not compute y by circuit execution, but auxiliary data is needed to tell any prover which value of y is needed for a valid circuit assignment. The following circuit defines the constraint



Using the general method from 6.2.1.1, the circuit is transformed into the following rank-1 constraint system:

check reference

$$S_1 \cdot S_2 = 1 \tag{7.4}$$

Any valid assignment $\{S_1, S_2\}$ to this circuit enforces that S_2 is the multiplicative inverse of S_1 , and, since there is no field element S_2 such that $0 \cdot S_2 = 1$, it also handles the fact that the multiplicative inverse of 0 is not defined in any field.

Real-world compilers usually provide a gadget or a function to abstract over this circuit, and those functions compute the inverse x^{-1} as part of their witness generation process. Programers then don't have to care about providing the inverse as auxiliary data to the circuit. In PAPER, we define the following inversion function that compiles to the previous circuit:

```
fn INV(x : F, y : F) -> (x_inv : F) {
    constant c : F = 1 ;
    c <== MUL(x, y));
    x_inv <== y;
}</pre>
```

As we see, this functions takes two inputs, the field value and its inverse. It therefore does not handle the computation of the inverse by itself. This is to keep PAPER as simple as possible.

In the setup phase, we compile every occurrence of the INV function into an instance of the inversion circuit XXX, and edge labels are generated according to the rules from XXX.

add reference

add reference

5142

5143

5144

5145


5146

5147

5148

The Division Constraint System By definition, algebraic circuits only contain addition and multiplication gates, and it follows that there is no single gate for field division, despite the fact that division is a native operation in every field.

Implementing division as a circuit, we use the fact that division is multiplication with the multiplicative inverse. We therefore define division as a circuit using the inversion circuit and constraint system from the previous paragraph. Expensive inversion is computed outside of the circuit and then provided as circuit input. We get



Using the method from 6.2.1.1, we transform this circuit into the following rank-1 constraint system:

$$S_2 \cdot S_3 = 1$$
$$S_1 \cdot S_3 = S_4$$

Any valid assignment $\{S_1, S_2, S_3, S_4\}$ to this circuit enforces S_4 to be the field division of S_1 by S_2 . It handles the fact that division by 0 is not defined, since there is no valid assignment in case $S_2 = 0$.

In PAPER, we define the following division function that compiles to the previous circuit:

```
5153 fn DIV(x : F, y : F, y_inv : F) -> (DIV : F) {
5154    DIV <== MUL(x, INV(y, y_inv));
5155 }
```

In the setup phase, we compile every occurrence of the binary INV operator into an instance of the inversion circuit.

Exercise 44. Let F be the field \mathbb{F}_5 of modular 5 arithmetics from example 13. Brain-compile the following PAPER statement into an algebraic circuit:

check reference

check

reference

```
statement STUPID_CIRC {F: F_5} {
5160
      fn foo(in_1 : F, in_2 : F) -> (out_1 : F, out_2 : F,) {
5161
        constant c_1 : F = 3;
5162
        out_1<== ADD( MUL( c_1 , in_1 ) , in_1 ) ;
5163
        out_2<== INV( c_1 , in_2 ) ;
5164
      } ;
5165
5166
      fn main(in_1 : F, in_2 ; F) -> (out_1 : F, out_2 : TYPE_2) {
5167
        constant (c_1, c_2) : (F, F) = (3, 2);
         (out_1, out_2) <== foo(in_1, in_2);
5169
      } ;
5170
    }
5171
```

Exercise 45. Consider the tiny-jubjub curve from example 66 and its associated circuit 125.
Write a statement in PAPER that brain-compiles the statement into a circuit equivalent to the one derived in XXX, assuming that curve points are instances and every other assignment is a witness.

check reference

check reference

add reference

Exercise 46. Let $F = \mathbb{F}_{13}$ be the modular 13 prime field and $x \in F$ some field element. Define a statement in PAPER such that given instance x a field element $y \in F$ is a witness for the statement if and only if y is the square root of x.

Brain-compile the statement into a circuit and derive its associated rank-1 constraint system. Consider the instance x = 9 and compute a constructive proof for the statement.

The boolean Type


Booleans are a classical primitive type, implemented by virtually every higher programing language. It is therefore important to implement booleans in circuits. One of the most common ways to do this is by interpreting the additive and multiplicative neutral element $\{0,1\} \subset \mathbb{F}$ as the two boolean values such that 0 represents *false* and 1 represents *true*. boolean operators like *and*, *or*, or *xor* are then expressible as algebraic computations inside \mathbb{F} .

Representing booleans this way is convenient, because the elements 0 and 1 are defined in any field. The representation is therefore independent of the actual field in consideration.

To fix boolean algebra notation, we write 0 to represent *false* and 1 to represent *true*, and we write \land to represent the boolean AND as well as \lor to represent the boolean OR operator. The boolean NOT operator is written as \neg .

The boolean Constraint System To represent booleans by the additive and multiplicative neutral elements of a field, a constraint is required to actually enforce variables of boolean type to be either 1 or 0. In fact, many of the following circuits that represent boolean functions are only correct under the assumption that their input variables are constrained to be either 0 or 1. Not constraining boolean variables is a common problem in circuit design.

In order to constrain an arbitrary field element $x \in \mathbb{F}$ to be 1 or 0, the key observation is that the equation $x \cdot (1-x) = 0$ has only two solutions 0 and 1 in any field. Implementing this equation as a circuit therefore generates the correct constraint:



Using the method from 6.2.1.1, we transform this circuit into the following rank-1 constraint system:

check reference

$$S_1 \cdot (1 - S_1) = 0$$

Any valid assignment $\{S_1\}$ to this circuit enforces S_1 to be either 0 or 1.

Some real-world circuit compilers (like ZOKRATES or BELLMAN) are typed, while others (like circom) are not. However, all of them have their way of dealing with the binary constraint. In PAPER, we define the following boolean type that compiles to the previous circuit:

5215

5216

5217

5218

5221

5222

5223

5234

5235

5236

5237

5238

5239

5240

In the setup phase of a statement, we compile every occurrence of a variable of boolean type into an instance of its associated boolean circuit.

The AND operator constraint system Given two field elements b_1 and b_2 from \mathbb{F} that are constrained to represent boolean variables, we want to find a circuit that computes the logical and operator $AND(b_1,b_2)$ as well as its associated R1CS that enforces b_1 , b_2 , $AND(b_1,b_2)$ to satisfy the constraint system if and only if $b_1 \wedge b_2 = AND(b_1,b_2)$ holds true.

The key insight here is that, given three boolean constraint variables b_1 , b_2 and b_3 , the equation $b_1 \cdot b_2 = b_3$ is satisfied in \mathbb{F} if and only if the equation $b_1 \wedge b_2 = b_3$ is satisfied in boolean algebra. The logical operator \wedge is therefore implementable in \mathbb{F} by field multiplication of its arguments and the following circuit computes the \wedge operator in \mathbb{F} , assuming all inputs are restricted to be 0 or 1:



The associated rank-1 constraint system can be deduced from the general process 6.2.1.1 and consists of the following constraint:

check reference

$$S_1 \cdot S_2 = S_3 \tag{7.5}$$

Common circuit languages typically provide a gadget or a function to abstract over this circuit such that programers can use the \land operator without caring about the associated circuit. In PAPER, we define the following function that compiles to the \land -operator's circuit:


```
fn AND(b_1 : BOOL, b_2 : BOOL) -> AND(b_1,b_2) : BOOL{
5230 AND(b_1,b_2) <== MUL(b_1 , b_2);
5231 }
```

In the setup phase of a statement, we compile every occurrence of the AND function into an instance of its associated ∧-operator's circuit.

The OR operator constraint system Given two field elements b_1 and b_2 from \mathbb{F} that are constrained to represent boolean variables, we want to find a circuit that computes the logical **or** operator $OR(b_1,b_2)$ as well as its associated R1CS that enforces b_1 , b_2 , $OR(b_1,b_2)$ to satisfy the constraint system if and only if $b_1 \vee b_2 = OR(b_1,b_2)$ holds true.

Assuming that three variables b_1 , b_2 and b_3 are boolean constraint, the equation $b_1 + b_2 - b_1 \cdot b_2 = b_3$ is satisfied in \mathbb{F} if and only if the equation $b_1 \vee b_2 = b_3$ is satisfied in boolean algebra. The logical operator \vee is therefore implementable in \mathbb{F} by the following circuit, assuming all inputs are restricted to be 0 or 1:

"constraints or "constrained"?



5254

5255

5256

5257

5258

5259

5260

5262

5263

5264

5265

5266

The associated rank-1 constraint system can be deduced from the general process 6.2.1.1 and consists of the following constraints:

check reference

$$S_1 \cdot S_2 = S_3$$
$$(S_1 + S_2 - S_3) \cdot 1 = S_4$$

Common circuit languages typically provide a gadget or a function to abstract over this circuit such that programers can use the \lor operator without caring about the associated circuit. In PAPER, we define the following function that compiles to the \lor -operator's circuit:

```
5246 fn OR(b_1 : BOOL, b_2 : BOOL) -> OR(b_1,b_2) : BOOL{
5247 constant c1 : F = -1 ;
5248 OR(b_1,b_2) <== ADD(ADD(b_1,b_2), MUL(c1, MUL(b_1,b_2))) ;
5249 }
```

In the setup phase of a statement, we compile every occurrence of the OR function into an instance of its associated \vee -operator's circuit.

Exercise 47. Let $\mathbb F$ be a finite field and let b_1 as well as b_2 two boolean constraint variables from $\mathbb F$. Show that the equation $OR(b_1,b_2)=1-(1-b_1)\cdot(1-b_2)$ holds true.

Use this equation to derive an algebraic circuit with ingoing variables b_1 and b_2 and outgoing variable $OR(b_1, b_2)$ such that b_1 and b_2 are boolean constraint and the circuit has a valid assignment, if and only if $OR(b_1, b_2) = b_1 \vee b_2$.

Use the technique from XXX to transform this circuit into a rank-1 constraint system and find its full solution set. Define a PAPER function that brain-compiles into the circuit.

"constraints or "constrained"?


ence

add refer-

The NOT operator constraint system Given a field element b from \mathbb{F} that is constrained to represent a boolean variable, we want to find a circuit that computes the logical **NOT** operator NOT(b) as well as its associated R1CS that enforces b, NOT(b) to satisfy the constraint system if and only if $\neg b = NOT(b)$ holds true.

Assuming that two variables b_1 and b_2 are boolean constraint, the equation $(1-b_1) = b_2$ is satisfied in \mathbb{F} if and only if the equation $\neg b_1 = b_2$ is satisfied in boolean algebra. The logical operator \neg is therefore implementable in \mathbb{F} by the following circuit, assuming all inputs are restricted to be 0 or 1:

"constraints or "constrained"?



5280

5281

5282

5283

5284

5285

5287

5288

5290

The associated rank-1 constraint system can be deduced from the general process XXX<u>and</u> consists of the following constraints

add reference

$$(1-S_1)\cdot 1=S_2$$

Common circuit languages typically provide a gadget or a function to abstract over this circuit such that programers can use the ¬ operator without caring about the associated circuit. In PAPER, we define the following function that compiles to the ¬-operator's circuit:

```
5271 fn NOT(b : BOOL -> NOT(b) : BOOL{
5272     constant c1 = 1 ;
5273     constant c2 = -1 ;
5274     NOT(b_1) <== ADD(c1 , MUL(c2 , b));
5275 }</pre>
```

In the setup phase of a statement, we compile every occurrence of the NOT function into an instance of its associated ¬-operator's circuit.

Exercise 48. Let \mathbb{F} be a finite field. Derive the algebraic circuit and associated rank-1 constraint system for the following operators: NOR, XOR, NAND, EQU.

Modularity As we have seen in chapter 6, both algebraic circuits and R1CS have a modularity property, and as we have seen in this section, all basic boolean functions are expressible in circuits. Combining those two properties, show that it is possible to express arbitrary boolean functions as algebraic circuits.

check references

This shows that the expressiveness of algebraic circuits and therefore rank-1 constraint systems is as general as the expressiveness of boolean circuits. An important implication is that the languages $L_{R1CS-SAT}$ and $L_{Circuit-SAT}$ as defined in 2, are as general as the famous language L_{3-SAT} , which is known to be \mathscr{N} -complete.

check reference

Example 129. To give an example of how a compiler might construct complex boolean expressions in algebraic circuits from simple ones and how we derive their associated rank-1 constraint systems, let's look at the following PAPER statement:

```
5291  statement BOOLEAN_STAT {F: F_p} {
5292    fn main(b_1:BOOL, b_2:BOOL, b_3:BOOL, b_4:BOOL) -> pub b_5:BOOL {
5293        b_5 <== AND(OR(b_1, b_2), AND(b_3, NOT(b_4)));
5294    };
5295 }</pre>
```


The code describes a circuit that takes four private inputs b_1 , b_2 , b_3 and b_4 of boolean type and computes a public output b_5 such that the following boolean expression holds true:

$$(b_1 \vee b_2) \wedge (b_3 \wedge \neg b_4) = b_5$$

During a setup-phase, a circuit compiler transforms this high-level language statement into a circuit and associated rank-1 constraint systems and hence defines a language $L_{BOOLEAN\ STAT}$.


To see how this might be achieved, we use PAPER as an example to execute the setup-phase and compile BOOLEAN_STAT into a circuit. Taking the definition of the boolean constraint XXX as well as the definitions of the appropriate boolean operators into account, we get the following circuit:

add reference



Simple optimization then collapses all box-nodes that are directly linked and all box nodes that represent the same constants. After relabeling the edges, the following circuit represents the circuit associated to the BOOLEAN_STAT statement:

can we rotate this by 90°?



5311

5312

5313

5314

5315

5316

5317

5318

5319

5320

5321

5322

5323

5324

Given some public input I_1 from \mathbb{F}_{13} , a valid assignment to this circuit consists of private inputs W_1 , W_2 , W_3 , W_4 from \mathbb{F}_{13} such that the equation $I_1 = (W_1 \vee W_2) \wedge (W_3 \wedge \neg W_4)$ holds true. In addition, a valid assignment also has to contain private inputs W_5 , W_6 , W_7 , W_8 , W_9 and W_{10} , which can be derived from circuit execution. The inputs $W_5, ..., W_8$ ensure that the first four private inputs are either 0 or 1 but not any other field element, and the others enforce the boolean operations in the expression.

To compute the associated R1CS, we can use the general method from 6.2.1.1 and look at check every labeled outgoing edge not coming from a source node. We declare the edges coming from input nodes as well as the edge going to the single output node as public, and every other edge as private input. In this case we get:

reference

$$W_5: W_1 \cdot (1-W_1) = 0$$
 boolean constraints $W_6: W_2 \cdot (1-W_2) = 0$ $W_7: W_3 \cdot (1-W_3) = 0$ $W_8: W_4 \cdot (1-w_4) = 0$ $W_9: W_1 \cdot W_2 = W_9$ first OR-operator constraint $W_{10}: W_3 \cdot (1-W_4) = W_{10}$ AND(.,NOT(.))-operator constraints $I_1: (W_1 + W_2 - W_9) \cdot W_{10} = I_1$ AND-operator constraints

The reason why this R1CS only contains a single constraint for the multiplication gate in the OR-circuit, while the general definition XXX requires two constraints, is that the second constraint in XXX only appears because the final addition gate is connected to an output node. In this case, however, the final addition gate from the OR-circuit is enforced in the left factor of the I_1 constraint. Something similar holds true for the negation circuit.

During a prover-phase, some public instance I_5 must be given. To compute a constructive proof for the statement of the associated languages with respect to instance I_5 , a prover has to find four boolean values W_1 , W_2 , W_3 and W_4 such that

$$(W_1 \vee W_2) \wedge (W_3 \wedge \neg W_4) = I_5$$

holds true. In our case neither the circuit nor the PAPER statement specifies how to find those values, and it is a problem that any prover has to solve outside of the circuit. This might or might not be true for other problems, too. In any case, once the prover found those values, they can execute the circuit to find a valid assignment.

To give a concrete example, let $I_1 = 1$ and assume $W_1 = 1$, $W_2 = 0$, $W_3 = 1$ and $W_4 = 0$. Since $(1 \lor 0) \land (1 \land \neg 0) = 1$, those values satisfy the problem and we can use them to execute the circuit. We get

$$W_5 = W_1 \cdot (1 - W_1) = 0$$

$$W_6 = W_2 \cdot (1 - W_2) = 0$$

$$W_7 = W_3 \cdot (1 - W_3) = 0$$

$$W_8 = W_4 \cdot (1 - W_4) = 0$$

$$W_9 = W_1 \cdot W_2 = 0$$

$$W_{10} = W_3 \cdot (1 - W_4) = 1$$

$$I_1 = (W_1 + W_2 - W_9) \cdot W_{10} = 1$$

A constructive proof of knowledge of a witness, for instance, $I_1 = 1$, is therefore given by the 5325 tuple $P = (W_5, W_6, W_7, W_8, W_9, W_{10}) = (0, 0, 0, 0, 0, 1).$

add reference

add reference

Arrays

5327

5328

5329

5330

5331

5332

5333

5334

5335

5336

5337

5352

5353

5354

5355

5356

5357

The array type represents a fixed-size collection of elements of equal type, each selectable by one or more indices that can be computed at run time during program execution.

Arrays are a classical type, implemented by many higher programing languages that compile to circuits or rank-1 constraint systems. However, most high-level circuit languages support **static** arrays, i.e., arrays whose length is known at compile time only.

The most common way to compile arrays to circuits is to transform any array of a given type t and size N into N circuit variables of type N. Arrays are therefore **syntactic sugar**, that is, parts of the formal language that makes the code easier for humans to read, which the compiler transforms into input nodes, much like any other variable. In PAPER, we define the following array type:


```
5338 type <Name>: <Type>[N : unsigned] -> (Type,...) {
5339 return (<Name>[0],...)
5340 }
```

In the setup phase of a statement, we compile every occurrence of an array of size N that contains elements of type Type into N variables of type Type.

Example 130. To give an intuition of how a real-world compiler might transform arrays into circuit variables, consider the following PAPER statement:

```
5345  statement ARRAY_TYPE {F: F_5} {
5346    fn main(x: F[2]) -> F {
5347     let constant c: F[2] = [2,4];
5348    let out:F <== MUL(ADD(x[1],c[0]),ADD(x[0],c[1]));
5349    return out;
5350  };
5351 }</pre>
```

During a setup phase, a circuit compiler might then replace any occurrence of the array type by a tuple of variables of the underlying type, and then use those variables in the circuit synthesis process instead. To see how this can be achieved, we use PAPER as an example. Abstracting over the sub-circuit of the computation, we get the following circuit:



The Unsigned Integer Type

Unsigned integers of size N, where N is usually a power of two, represent non-negative integers in the range $0...2^N - 1$. They have a notion of addition, subtraction and multiplication, defined

by modular 2^N arithmetics. If some N is given, we write uN for the associated type.

The uN Constraint System Many high-level circuit languages define the the various uN types as arrays of size N, where each element is of boolean type. This is similar to their representation on common computer hardware and allows for efficient and straightforward definition of common operators, like the various shift, or logical operators.

shift

If some unsigned integer N is known at compile time in PAPER, we define the following uN type:

```
5967 type uN -> BOOL[N] {
5968    let base2 : BOOL[N] <== BASE_2(uN) ;
5969    return base2 ;
5970 }</pre>
```

To enfore an N-tuple of field elements $(b_0, ..., b_{N-1})$ to represent an element of type uN we therefore need N boolean constraints

$$S_0 \cdot (1 - S_0) = 0$$

 $S_1 \cdot (1 - S_1) = 0$
...
 $S_{N-1} \cdot (1 - S_{N-1}) = 0$

In the setup phase of a statement, we compile every occurrence of the uN type by a size N array of boolean type. During a=the prover phase, actual elements of the uN type are first transformed into binary representation and then this binary representation is assigned to the boolean array that represents the uN type.

Remark 4. Representing the uN type as boolean arrays is conceptually clean and works over generic base fields. However, representing unsigned integers in this way requires a lot of space as every bit is represented as a field element and if the base field is large, those field elements require considerable space in hardware.

It should be noted that, in some cases, there is another, more space- and constraint-efficient approach for representing unsigned integers that can be used whenever the underlying base field is sufficiently large. To understand this, recall that addition and multiplication in a prime field \mathbb{F}_p is equal to addition and multiplication of integers, as long as the sum or the product does not exceed the modulus p. It is therefore possible to represent the uN type inside the base-field type whenever N is small enough. In this case, however, care has to be taken to never overflow the modulus. It is also important to make sure that, in the case of subtraction, the subtrahend is never larger than the minuend.

Example 131. To give an intuition of how a real-world compiler might transform unsigned integers into circuit variables, consider the following PAPER statement:

```
5389  statement RING_SHIFT{F: F_p, N=4} {
5390    fn main(x: uN) -> uN {
5391        let y:uN <== [x[1],x[2],x[3],x[0]];
5392        return y;
5393    };
5394 }</pre>
```

During the setup-phase, a circuit compiler might then replace any occurrence of the uN type by N variables of boolean type. Using the definition of booleans, each of these variables is

then transformed into the field type and a boolean constraint system. To see how this can be achieved, we use PAPER as an example and get the following circuit:



During the prover phase, the function main is called with an actual input of u4 type, say x=14. The high-level language then has to transform the decimal value 14 into its 4-bit binary representation $14_2 = (0,1,1,1)$ outside of the circuit. Then the array of field values x[4] = [0,1,1,1] is used as an input to the circuit. Since all 4 field elements are either 0 or 1, the four boolean constraints are satisfiable and the output is an array of the four field elements [1,1,1,0], which represents the u4 element 7.

The Unigned Integer Operators Since elements of uN type are represented as boolean arrays, shift operators are implemented in circuits simply by rewiring the boolean input variables to the output variables accordingly.

Logical operators, like AND, OR, or NOT are defined on the uN type by invoking the appropriate boolean operators bitwise to every bit in the boolean array that represents the uN element.

Addition and multiplication can be represented similarly to how machines represent those operations. Addition can be implemented by first defining the **full adder** circuit and then combining *N* of these circuits into a circuit that adds two elements from the uN type.

Exercise 49. Let $\mathbb{F} = \mathbb{F}_{13}$ and $\mathbb{N} = 4$ be fixed. Define circuits and associated R1CS for the left and right bishift operators x << 2 as well as x >> 2 that operate on the uN type. Execute the associated circuit for x : u4 = 11.

bishift

Exercise 50. Let $F = \mathbb{F}_{13}$ and N=2 be fixed. Define a circuit and associated R1CS for the addition operator ADD: $F \times F \to F$. Execute the associated circuit to compute ADD(2,7).

Exercise 51. Brain-compile the following PAPER code into a circuit and derive the associated R1CS.

```
5423  statement MASK_MERGE {F:F_5, N=4} {
5424    fn main(pub a : uN, pub b : uN) -> F {
5425    let constant mask : uN = 10;
5426    let r : uN <== XOR(a,AND(XOR(a,b),mask));
5427    return r;</pre>
```

```
5428 }
5429 }
```

5440

5442

5446

5447

5453

5454

5455

5456

5457

5458

5459

5460

5461

5462

Let L_{mask_merge} be the language defined by the circuit. Provide a constructive knowledge proof in L_{mask_merge} for the instance $I = (I_a, I_b) = (14, 7)$.

7.2.2 Control Flow

Most programing languages of the imperative of functional style have some notion of basic control structures to direct the order in which instructions are evaluated. Contemporary circuit compilers usually provide a single thread of execution and provide basic flow constructs that implement control flow in circuits.

5437 The Conditional Assignment

Writing high-level code that compiles to circuits, it is often necessary to have a way for conditional assignment of values or computational output to variables.

One way to realize this in many programming languages is in terms of the conditional ternary assignment operator?: that branches the control flow of a program according to some condition and then assigns the output of the computed branch to some variable.

```
5443 variable = condition ? value_if_true : value_if_false
```

In this description, condition is a boolean expression and value_if_true as well as value_if_false are expressions that evaluate to the same type as variable.

In programming languages like Rust, another way to write the conditional assignment operator that is more familiar to many programmers is given by

```
5448 variable = if condition then {
5449 value_if_true
5450 } else {
5451 value_if_false
5452 }
```


In most programing languages, it is a key property of the ternary assignment operator that the expression value_if_true is only evaluated if condition evaluates to true and the expression value_if_false is only evaluated if condition evaluates to false. In fact, computer programs would turn out to be very inefficient if the ternary operator would evaluate both expressions regardless of the value of condition.

A simple way to implement conditional assignment operator as a circuit can be achieved if the requirement that only one branch of the conditional operator is executed is dropped. To see that, let b, c and d be field elements such that b is a boolean constraint. In this case, the following equation enforces a field element x to be the result of the conditional assignment operator:

$$x = b \cdot c + (1 - b) \cdot d \tag{7.6}$$

Expressing this equation in terms of the addition and multiplication operators from XXX, we can flatten it into the following algebraic circuit:

add reference



5467

5468

5469

5470

5486

5487

5488

Note that, in order to compute a valid assignment to this circuit, both S_2 as well as S_4 are necessary. If the inputs to the nodes c and d are circuits themself, both circuits need valid assignments and therefore have to be executed. As a consequence, this implementation of the conditional assignment operator has to execute all branches of all circuits, which is very different from the execution of common computer programs and contributes to the increased computational effort any prover has to invest, in contrast to the execution in other programing models.

We can use the general technique from 6.2.1.1 to derive the associated rank-1 constraint system of the conditional assignment operator. We get the following:

check reference


$$S_1 \cdot S_2 = S_3$$

 $(1 - S_1) \cdot S_4 = S_5$
 $(S_3 + S_5) \cdot 1 = S_6$

Example 132. To give an intuition of how a real-world circuit compiler might transform any high-level description of the conditional assignment operator into a circuit, consider the following PAPER code:

```
statement CONDITIONAL_OP {F:F_p} {
5476
       fn main(x : F, y : F, b : BOOL) \rightarrow F {
5477
         let z : F <== if b then {
5478
            ADD(x,y)
5479
         } else {
5480
            MUL(x,y)
5481
         }
5482
         return z ;
5483
       }
5484
    }
5485
```

Brain-compiling this code into a circuit, we first draw box nodes for all input and output variables, and then transform the boolean type into the field type together with its associated constraint. Then we evaluate the assignments to the output variables. Since the conditional assignment operator is the top level function, we draw its circuit and then draw the circuits for both conditional expressions. We get the following:



Loops

In many programming languages, various loop control structures are defined that allow developers to execute expressions with a specified number of repetitions or arguments. In particular, it is often possible to implement unbounded loops like the loop structure give below, where the number of executions depends on execution inputs and is therefore unknown at compile time:

while true do { }

In contrast to this, it should be noted that algebraic circuits and rank-1 constraint systems are not general enough to express arbitrary computation, but bounded computation only. As a consequence, it is not possible to implement unbounded loops, or loops with bounds that are unknown at compile time in those models. This can be easily seen since circuits are acyclic by definition, and implementing an unbounded loop as an acyclic graph requires a circuits of unbounded size.

However, circuits are general enough to express bounded loops, where the upper bound on its execution is known at compile time. Those loop can be implemented in circuits by enrolling the loop.

5508

5509

5523

5524

5525

5526

5527

5528

5529

5530

5531

5532

5533

5535

5536

5537


As a consequence, any programing language that compiles to algebraic circuits can only provide loop structures where the bound is a constant known at compile time. This implies that loops cannot depend on execution inputs, but on compile time parameters only.

Example 133. To give an intuition of how a real-world circuit compiler might transform any high-level description of a bounded for loop into a circuit, consider the following PAPER code:

```
statement FOR_LOOP {F:F_p, N: unsigned = 4} {
5513
      fn main(fac : F[N]) -> F
5514
         let prod[N] : F ;
        prod[0] <== fac[0] ;
5516
        for unsigned i in 1..N do [{
5517
           prod[i] <== MUL(fac[i], prod[i-1]);</pre>
5518
5519
         return prod[N] ;
5520
      }
5521
    }
5522
```

Note that, in a program like this, the loop counter i has no expression in the derived circuit. It is pure syntactic sugar, telling the compiler how to unroll the loop.

Brain-compiling this code into a circuit, we first draw box nodes for all input and output variables, noting that the loop counter is not represented in the circuit. Since all variables are of field type, we don't have to compile any type constraints. Then we evaluate the assignments to the output variables by unrolling the loop into 3 individual assignment operators. We get:



7.2.3 Binary Field Representations


In applications, is often necessary to enforce a binary representation of elements from the field type. To derive an appropriate circuit over a prime field \mathbb{F}_p , let $m = |p|_2$ be the smallest number of bits necessary to represent the prime modulus p. Then a bitstring $(b_0, \ldots, b_{m-1}) \in \{0,1\}^m$ is a binary representation of a field element $x \in \mathbb{F}_p$, if and only if

$$x = b_0 \cdot 2^0 + b_1 \cdot 2^1 + \ldots + b_m \cdot 2^{m-1}$$

In this expression, addition and exponentiation is considered to be executed in \mathbb{F}_p , which is well defined since all terms 2^j for $0 \le j < m$ are elements of \mathbb{F}_p . Note, however, that in contrast to the binary representation of unsigned integers $n \in \mathbb{N}$, this representation is not unique in general, since the modular p equivalence class might contain more than one binary representative.

Considering that the underlying prime field is fixed and the most significant bit of the prime modulus is m, the following circuit flattens equation XXX, assuming all inputs b_1, \ldots, b_m are of boolean type.

add refer-



Applying the general transformation rule to compute the associated rank-1 constraint systems, we see that we actually only need a single constraint to enforce some binary representation of any field element. We get

$$(S_0 \cdot 2^0 + S_1 \cdot 2^1 + \ldots + S_{m-1} \cdot 2^{m-1} - S_m) \cdot 1 = 0$$

Given an array BOOL [N] of N boolean constraint field elements and another field element x, the circuit enforces BOOL [N] to be one of the binary representations of x. If BOOL [N] is not a binary representation of x, no valid assignment and hence no solution to the associated R1CS can exists.

Example 134. Consider the prime field \mathbb{F}_{13} . To compute binary representations of elements from that field, we start with the binary representation of the prime modulus 13, which is $|13|_2 = (1,0,1,1)$ since $13 = 1 \cdot 2^0 + 0 \cdot 2^1 + 1 \cdot 2^2 + 1 \cdot 2^3$. So m = 4 and we need up to 4 bits to represent any element $x \in \mathbb{F}_{13}$.

To see that binary representations are not unique in general, consider the element $2 \in \mathbb{F}_{13}$. It has the binary representations $|2|_2 = (0, 1, 0, 0)$ and $|2|_2 = (1, 1, 1, 1)$, since in \mathbb{F}_{13} we have

$$2 = \begin{cases} 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 0 \cdot 2^3 \\ 1 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2 + 1 \cdot 2^3 \end{cases}$$

This is because the unsigned integers 2 and 15 are both in the modular 13 remainder class of 2 and hence are both representatives of 2 in \mathbb{F}_{13} .

To see how circuit XXX works, we want to enforce the binary representation of $7 \in \mathbb{F}_{13}$. Since m = 4 we have to enforce a 4-bit representation for 7, which is (1,1,1,0), since $7 = 1 \cdot 2^0 + 1 \cdot 2^1 + 1 \cdot 2^2 + 0 \cdot 2^3$. A valid circuit assignment is therefore given by $(S_0, S_1, S_2, S_3, S_4) = (1,1,1,0,7)$ and, indeed, the assignment satisfies the required 5 constraints including the 4 boolean constraints for S_0, \ldots, S_3 :

add reference

$$1\cdot(1-1)=0 \qquad \qquad \text{// boolean constraints}$$

$$1\cdot(1-1)=0$$

$$1\cdot(1-1)=0$$

$$0\cdot(1-0)=0$$

$$(1+2+4+0-7)\cdot 1=0 \qquad \text{// binary rep. constraint}$$

7.2.4 Cryptographic Primitives

In applications, it is often required to do cryptography in a circuit. To do this, basic cryptographic primitives like hash functions or elliptic curve cryptography needs to be implemented as circuits. In this section, we give a few basic examples of how to implement such primitives.

Twisted Edwards curves

5549

5550

5551

5552

5553

5554

5555

5556

5557

5558

5559

5560

5561

5562

5563

5564

5565

5566

Implementing elliptic curve cryptography in circuits means to implement the field equation as well as the algebraic operations of an elliptic curve as circuits. To do this efficiently, the curve must be defined over the same base field as the field that is used in the circuit.

For efficiency reasons, it is advantageous to choose an elliptic curve such that that all required constraints and operations can be implement with as few gates as possible. Twisted Edwards curves are particularly useful for that matter, since their addition law is particularly simple and the same equation can be used for all curve points including the point at infinity. This simplifies the circuit a lot.

Twisted Edwards curve constraints As we have seen in section 5.1.3, a twisted Edwards curve over a finite field F is defined as the set of all pairs of points $(x,y) \in \mathbb{F} \times \mathbb{F}$ such that x and y satisfy the equation $a \cdot x^2 + y^2 = 1 + d \cdot x^2 y^2$. As we have seen in example XXX, we can transform this equation into the following circuit:

check reference

add reference

5567 5568

The circuit enforces the two inputs of field type to satisfy the twisted Edwards curve equation and, as we know from example XXX, the associated rank-1 constraint system is given by:

add reference

$$S_1 \cdot S_1 = S_3$$

$$S_2 \cdot S_2 = S_4$$

$$(S_4 \cdot 8) \cdot S_3 = S_5$$

$$(12 \cdot S_4 + S_5 + 10 \cdot S_3 + 1) \cdot 1 = 0$$

Exercise 52. Write the circuit and associated rank-1 constraint system for a Weierstraß curve of a given field \mathbb{F} .


Twisted Edwards curve addition As we have seen in 5.1.3, a major advantage of twisted check Edwards curves is the existence of an addition law that contains no branching and is valid for all curve points. Moreover, the neutral element is not "at infinity" but the actual curve point (0,1). In fact, given two points (x_1,y_1) and (x_2,y_2) on a twisted Edwards curve, their sum is defined as

reference

$$(x_3, y_3) = \left(\frac{x_1 y_2 + y_1 x_2}{1 + d \cdot x_1 x_2 y_1 y_2}, \frac{y_1 y_2 - a \cdot x_1 x_2}{1 - d \cdot x_1 x_2 y_1 y_2}\right)$$

We can use the division circuit from XXX to flatten this equation into an algebraic circuit. 5571 Inputs to the circuit are then not only the two curve points (x_1, y_1) and (x_2, y_2) , but also the two 5572 denominators $denum_1 = 1 + d \cdot x_1 x_2 y_1 y_2$ as well as $denum_2 = 1 - d \cdot x_1 x_2 y_1 y_2$, which any prover 5573 needs to compute outside of the circuit. We get

add reference



Using the general technique from XXX to derive the associated rank-1 constraint system, we get the following result:

add reference

$$S_{1} \cdot S_{4} = S_{7}$$

$$S_{1} \cdot S_{2} = S_{8}$$

$$S_{2} \cdot S_{3} = S_{9}$$

$$S_{3} \cdot S_{4} = S_{10}$$

$$S_{8} \cdot S_{10} = S_{11}$$

$$S_{5} \cdot (1 + d \cdot S_{11}) = 1$$

$$S_{6} \cdot (1 - d \cdot S_{11}) = 1$$

$$S_{5} \cdot (S_{9} + S_{7}) = S_{14}$$

$$S_{6} \cdot (S_{10} - a \cdot S_{8}) = S_{15}$$

Exercise 53. Let \mathbb{F} be a field. Define a circuit that enforces field inversion for a point of a twisted Edwards curve over \mathbb{F} .

Bibliography

- Jens Groth. On the size of pairing-based non-interactive arguments. *IACR Cryptol. ePrint Arch.*, 2016:260, 2016. URL http://eprint.iacr.org/2016/260.
- P.W. Shor. Algorithms for quantum computation: discrete logarithms and factoring. In *Proceedings 35th Annual Symposium on Foundations of Computer Science*, pages 124–134, 1994. doi: 10.1109/SFCS.1994.365700.
- David Fifield. The equivalence of the computational diffie—hellman and discrete logarithm problems in certain groups, 2012. URL https://web.stanford.edu/class/cs259c/ finalpapers/dlp-cdh.pdf.
- Torben Pryds Pedersen. Non-interactive and information-theoretic secure verifiable secret sharing. In Joan Feigenbaum, editor, *Advances in Cryptology CRYPTO '91*, pages 129–140, Berlin, Heidelberg, 1992. Springer Berlin Heidelberg. ISBN 978-3-540-46766-3. URL https://fmouhart.epheme.re/Crypto-1617/TD08.pdf.
- Martin Albrecht, Lorenzo Grassi, Christian Rechberger, Arnab Roy, and Tyge Tiessen. Mimc: Efficient encryption and cryptographic hashing with minimal multiplicative complexity. Cryptology ePrint Archive, Report 2016/492, 2016. https://ia.cr/2016/492.