- Chisel Cheat Sheet ----

Service Version 0.5 (beta): March 20, 2014

Notation In This Document:

For Functions and Constructors:

Arguments given as kwd:type (name and type(s)) Arguments in brackets ([...]) are optional.

For Operators:

c, x, y are Chisel Data; n, m are Scala Int
w(x), w(y) are the widths of x, y (respectively)
minVal(x), maxVal(x) are the minimum or
maximum possible values of x

Basic Chisel Constructs

Chisel Wire Operators:

When executes blocks conditionally by Bool, and is equivalent to Verilog if

```
when(condition1) {
   // run if condition1 true and skip rest
} .elsewhen(condition2) {
   // run if condition2 true and skip rest
} .unless(condition3) {
   // run if condition3 false and skip rest
} .otherwise {
   // run if none of the above ran
}
```

Switch executes blocks conditionally by data

```
switch(x) {
  is(value1) {
    // run if x === value1
  } is(value2) {
    // run if x === value2
  }
}
```

Enum generates value literals for enumerations val s1::s2:: ... ::sn::Nil

= Enum(nodeType:UInt, n:Int)

n element count

Math Helpers:

 $log2Up(in:Int): Int log_2(in) rounded up log2Down(in:Int): Int log_2(in) rounded down isPow2(in:Int): Boolean True if in is a power of 2$

Basic Data Types _____

Constructors:

Bool([x:Boolean])

Bits/UInt/SInt([x:Int/String], [width:Int])
x (optional) create a literal from Scala type/

pased String, or declare unassigned if missing width (optional) bit width (inferred if missing)

Bits, UInt, SInt Casts: reinterpret cast except for:

 $\mathtt{UInt} \to \mathtt{SInt} \qquad \qquad \mathrm{Zero\text{-}extend \ to \ SInt}$

Bool Operators:

Chisel	Explanation	Width
! x	Logical NOT	1
x && y	Logical AND	1
x II y	Logical OR	1

Bits Operators:

Chisel	Explanation	Width
x(n)	Extract bit, 0 is LSB	1
x(n, m)	Extract bitfield	n - m + 1
x << y	Dynamic left shift	w(x) + maxVal(y)
x >> y	Dynamic right shift	w(x) - minVal(y)
x << n	Static left shift	w(x) + n
x >> n	Static right shift	w(x) - n
Fill(n, x)	Replicate x, n times	n * w(x)
Cat(x, y)	Concatenate bits	w(x) + w(y)
Mux(c, x, y)) If c, then x; else y	$\max(w(x), w(y))$
~X	Bitwise NOT	M(X)
x & y	Bitwise AND	max(w(x), w(y))
хІу	Bitwise OR	$\max(w(x), w(y))$
х ^ у	Bitwise XOR	max(w(x), w(y))
х === у	Equality(triple equals)) 1
x != y	Inequality	1
andR(x)	AND-reduce	1
orR(x)	OR-reduce	1
xorR(x)	XOR-reduce	1

UInt, SInt Operators: (bitwdths given for UInts)

Chisel	Explanation	Width
x + y	Addition	max(w(x), w(y))
х - у	Subtraction	max(w(x), w(y))
x * y	Multiplication	w(x) + w(y)
х / у	Division	W(X)
х % у	Modulus	<pre>bits(maxVal(y) - 1)</pre>
x > y	Greater than	1
x >= y	Greater than or equal	1
x < y	Less than	1
x <= y	Less than or equal	1
x >> y	Arithmetic right shift	w(x) - minVal(y)
x >> n	Arithmetic right shift	w(x) - n

State Elements _____

```
out memory element type

n memory depth (elements)

seqRead only update reads on clock edge
Using: access elements by indexing:
val readVal = mem(addr:UInt/Int)

for synchronous read: assign output to Reg

mem(addr:UInt/Int) := y
```

Modules _____

Defining: subclass Module with elements, code:

```
class Accum(width:Int) extends Module {
  val io = new Bundle {
    val in = UInt(INPUT, width)
    val out = UInt(OUTPUT, width)
  }
  val sum = new Reg(UInt())
  sum := sum + io.in
  io.out := sum
}
```

Usage: access elements using dot notation: (code inside a Module is always running)

```
val my_module = Module(new Accum(32))
my_module.io.in := some_data
val sum := my_module.io.out
```

Hardware Generation _

Functions provide block abstractions for code **Defining**: write Scala functions with Chisel code:

```
def Adder(op_a:UInt, op_b:UInt): UInt = {
  op_a + op_b
}
```

Usage: hardware is instantiated when called:

```
sum := Adder(UInt(1), some_data)
```

If/For can be used to control hardware generation and is equivalent to Verilog generate if/for

```
Aggregate Types _____
```

Bundle contains Data types indexed by name Defining: subclass Bundle, define components:

```
class MyBundle extends Bundle {
  val a = Bool()
  val b = UInt(width = 32)
}
```

Constructor: instantiate Bundle subclass:

val my_bundle = new MyBundle()

Inline defining: define a Bundle type:

```
val my_bundle = new Bundle {
  val a = Bool()
  val b = UInt(width = 32)
}
```

Using: access elements through dot notation:

```
val bundleVal = my_bundle.a
my_bundle.a := Bool(true)
```

```
Vec is an indexable vector of Data types
val myVec = Vec(elts:Iterable[Data])
elts initial element Data (vector depth inferred)
val myVec = Vec.fill(n:Int) {gen:Data}
n vector depth (elements)
gen initial element Data, called once per element
Using: access elements by dynamic or static indexing:
readVal := myVec(ind:Data/idx:Int)
myVec(ind:Data/idx:Int) := writeVal
Functions: (T is the Vec element's type)
.forall(p:T=>Bool): Bool AND-reduce p on all elts
 .exists(p:T=>Bool): Bool OR-reduce p on all elts
                           True if this contains x
 .contains(x:T): Bool
 .count(p:T=>Bool): UInt count elts where p is True
 .indexWhere(p:T=>Bool): UInt
 .lastIndexWhere(p:T=>Bool): UInt
 .onlyIndexWhere(p:T=>Bool): UInt
```

Standard Library: Function Blocks

Stateless:

```
PopCount(in:Bits/Seq[Bool]): UInt
Returns number of hot (= 1) bits in in
Reverse(in:UInt): UInt
Reverses the bit order of in
UIntToOH(in:UInt, [width:Int]): Bits
Returns the one-hot encoding of in
width (optional, else inferred) output width
OHToUInt(in:Bits/Seq[Bool]): UInt
Returns the UInt representation of one-hot in
```

```
PriorityEncoder(in:Bits/Iterable[Bool]): UInt
Returns the position the least significant 1 in in
PriorityEncoderOH(in:Bits): UInt
Returns the position of the hot bit in in
Mux1H(in:Iterable[(Data, Bool]): Data
Mux1H(sel:Bits/Iterable[Bool],
in:Iterable[Data]): Data
PriorityMux(in:Iterable[(Bool, Bits]): Bits
PriorityMux(sel:Bits/Iterable[Bool],
in:Iterable[Bits]): Bits
A mux tree with either a one-hot select or multiple selects (where the first inputs are prioritized)
in iterable of combined input and select (Bool, Bits)
select signals or bitvector, one per input

Pipe is a Module of Constructor:
Pipe (enqValid:Bool)
enqBits input de enq input de
```

Stateful:

```
LFSR16([increment:Bool]): UInt
16-bit LFSR (to generate pseudorandom numbers)
increment (optional, default True) shift on next clock
ShiftRegister(n:Int, in:Data, [en:Bool]): Data
Shift register, returns n-cycle delayed input in
en (optional, default True) enable
```

Standard Library: Interfaces _____

DecoupledIO is a Bundle with a ready-valid interface Constructor:

```
Decoupled(gen:Data)
```

gen Chisel Data to wrap ready-valid protocol around Interface:

(in) .ready ready Bool

(out) .valid valid Bool

(out) .bits data

ValidIO is a Bundle with a valid interface Constructor:

Valid(gen:Data)

gen Chisel Data to wrap valid protocol around Interface:

(out) .valid valid Bool

(out) .bits data

Queue is a Module providing a hardware queue Constructor:

Queue(enq:DecoupledIO, entries:Int)
enq DecoupledIO source for the queue
entries size of queue

Interface:

.io.enq DecoupledIO source (flipped)

.io.deq DecoupledIO sink

 $\verb|.io.count|$ UInt count of elements in the queue

```
Pipe is a Module delaying input data
Constructor:
Pipe(enqValid:Bool, enqBits:Data, [latency:Int])
Pipe(enq:ValidIO, [latency:Int])
enqValid input data, valid component
enqBits input data, data component
enq input data as ValidIO
latency (optional, default 1) cycles to delay data by
Interface:
.io.enq ValidIO source (flipped)
.io.deq ValidIO sink
Arbiters are Modules connecting multiple producers
to one consumer
```

Arbiter prioritizes lower producers RRArbiter runs in round-robin order Constructor: Arbiter(gen:Data, n:Int)

```
gen data type

n number of producers

Interface:
```

.io.in Vec of DecoupledIO inputs (flipped)
.io.out DecoupledIO output

.io.chosen UInt input index on .io.out, does not imply output is valid

peek(data:Aggregate): Array[BigInt]

```
Tester _____
```

Tester is a class with functions for testing Modules, connecting and communicating with a simulator:

reset([n:Int]) reset the DUT for n (default 1) clocks

step(n:Int) steps the DUT for n clocks

poke(data:Bits, x:BigInt) writes x to wire data

poke(data:Aggregate, x:Array[BigInt])

writes values from x to corresponding wires in data

peek(data:Bits): BigInt reads from wire data

expect(good:Boolean, msg:String): Boolean
 fails unless good is True, msg should describe the test
expect(data:Bits, target:BigInt): Boolean
 fails unless the value in wire data equals target
Defining:

reads multiple values from source wires in data

Subclass Tester with testing code:

```
class MuxTester(c:Mux) extends Tester(c) {
  for (sel <- 0 until 2) {
    poke(c.io.sel, sel)
    poke(c.io.in0, 0); poke(c.io.in1, 1)
    step(1)
    expect(c.io.out, sel)
  }
}</pre>
```