

Instruction	RegSource	RegWr	Extender_Op	ALU_Src	Mem_Rd	Mem Wr	
R_Type	0	0	1	x	0	0	0
SLLI	0	0	1	x	1	0	0
SRLI	0	0	1	x	1	0	0
SRAI	0	0	1	x	1	0	0
RORI	0	0	1	x	1	0	0
ADDI	0	0	1	1	1	0	0
SLTI	0	0	1	1	1	0	0
SLTIU	0	0	1	0	1	0	0
SEQUI	0	0	1	1	1	0	0
XORI	0	0	1	0	1	0	0
ORI	0	0	1	0	1	0	0
ANDI	0	0	1	0	1	0	0
NORI	0	0	1	0	1	0	0
SET	x	x	1	1	1	0	0
SSET	x	x	1	x	1	0	0
JALR	0	0	1	1	1	0	0
LW	0	0	1	1	1	1	0
SW	0	0	0	1	1	0	1
BEQ	0	0	0	1	0	0	0
BNE	0	0	0	1	0	0	0
BLT	0	0	0	1	0	0	0
BGE	0	0	0	1	0	0	0
BLTU	0	0	0	1	0	0	0
BGEU	0	0	0	1	0	0	0

[illegible]