



The NEORV32 RISC-V Processor

by Dipl.-Ing. Stephan Nolting

A small, customizable and open-source
full-scale 32-bit RISC-V soft-core CPU and SoC
written in platform-independent VHDL.



Proprietary and Legal Notice

“GitHub” is a Subsidiary of Microsoft Corporation.

“Vivado” and “Artix” are trademarks of Xilinx Inc.

“AXI” and “AXI4-Lite” are trademarks of Arm Holdings plc.

“ModelSim” is a trademark of Mentor Graphics – A Siemens Business.

“Quartus Prime” and “Cyclone” are trademarks of Intel Corporation.

“iCE40”, “UltraPlus” and “Radiant” are trademarks of Lattice Semiconductor Corporation.

“Windows” is a trademark of Microsoft Corporation.

“Tera Term” copyright by T. Teranishi.

Timing diagrams made with *WaveDrom Editor*.

Limitation of Liability for External Links

Our website contains links to the websites of third parties (“external links”). As the content of these websites is not under our control, we cannot assume any liability for such external content. In all cases, the provider of information of the linked websites is liable for the content and accuracy of the information provided. At the point in time when the links were placed, no infringements of the law were recognizable to us. As soon as an infringement of the law becomes known to us, we will immediately remove the link in question.

Disclaimer

This project is released under the BSD 3-Clause license. No copyright infringement intended. Other implied or used projects might have different licensing – see their documentation to get more information.

This project is not affiliated with or endorsed by the Open Source Initiative.

<https://www.oshwa.org>

<https://opensource.org>



RISC-V – Instruction Sets Want To Be Free!

<https://riscv.org/>

<https://github.com/riscv>



Citing

If you are using the NEORV32 or parts of the project in some kind of publication, please cite it as follows:

S. Nolting, “The NEORV32 Processor”, github.com/stnolting/neorv32

The **NEORV32** Processor Project

©2021 Dipl.-Ing. Stephan Nolting, Hanover, Germany

<https://github.com/stnolting/neorv32>

Contact: stnolting@gmail.com

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

BSD 3-Clause License

Copyright (c) 2021, Stephan Nolting. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Project Logo

The NEORV32 project logo consists of the “NEORV32” name written in capital letters (*Calibri* font), where “NEO” is painted in black and “RV32” in moderate orange, a vertical black dash and a stylized microchip with 5 “pins” on each side. This chip has an orange block on the inside surrounded by a black box and a smaller black square in the center. The logo comes in two versions: the normal version with white background and the inverse version with black background. The inverse version does not invert the orange parts of the original logo. The logo image files (*.png) are located in [docs/figures](#).

Normal logo (white background)



Inverse logo (black background)



Table of Content

Proprietary and Legal Notice.....	2
BSD 3-Clause License.....	3
Project Logo.....	3
1. Overview.....	7
1.1. Project Key Features.....	8
1.2. Project Folder Structure.....	9
1.3. VHDL File Hierarchy.....	10
1.4. FPGA Implementation Results.....	11
1.4.1. CPU.....	11
1.4.2. Processor Modules.....	13
1.4.3. Exemplary Processor Setups.....	14
1.5. CPU Performance.....	15
1.5.1. CoreMark Benchmark.....	15
1.5.2. Instruction Timing.....	16
2. NEORV32 Central Processing Unit (CPU).....	17
2.1. RISC-V Compliance.....	19
2.1.1 RISC-V Non-Compliance Issues and Limitations.....	21
2.1.2 NEORV32-Specific (Custom) Extensions.....	21
2.2. CPU Top Entity – Signals.....	22
2.3. CPU Top Entity – Configuration Generics.....	23
2.4. Instruction Sets and CPU Extensions.....	23
2.4.1. Atomic Memory Access Instructions (A Extension).....	23
2.4.2. Bit Manipulation Instructions (B Extension) – Base Subset (Zbb Extension).....	23
2.4.3. Compressed Instructions (C Extension).....	24
2.4.4. Embedded CPU Architecture (E Extension).....	24
2.4.5. 32-bit Base ISA (I Extension).....	24
2.4.6. Integer Multiplication and Division (M Extension).....	25
2.4.7. User Privilege Level (U Extension).....	25
2.4.8. Control and Status Register Access (Zicsr Extension).....	25
2.4.9. Instruction Coherency Operation (Zifencei Extension).....	25
2.4.10. Physical Memory Protection (PMP Extension).....	26
2.4.11. Hardware Performance Monitors (HPM Extension).....	27
2.5. Instruction Timing.....	28
2.6. Control and Status Registers (CSRs).....	30
2.6.1. Machine Trap Setup.....	33
2.6.2. Machine Trap Handling.....	37
2.6.3. Machine Physical Memory Protection.....	40
2.6.4. [Machine] Counters and Timers.....	41
2.6.5. Hardware Performance Monitors (HPM).....	44
2.6.6. Machine Counters Setup.....	46
2.6.7. Machine Information Registers.....	47
2.6.8. NEORV32-Specific Custom CSRs.....	48
2.7. Execution Safety.....	49
2.8. Traps, Exceptions and Interrupts.....	50
2.9. Address Space.....	53
2.10. Bus Interface.....	53
2.10.1. Interface Signals.....	53
3. NEORV32 Processor (SoC).....	56
3.1. Processor Top Entity – Signals.....	57
3.2. Processor Top Entity – Configuration Generics.....	59

3.3. Processor Interrupts.....	64
3.4. Address Space.....	65
3.5. Processor-Internal Modules.....	69
3.5.1. Instruction Memory (IMEM).....	71
3.5.2. Data Memory (DMEM).....	71
3.5.3. Bootloader ROM (BOOTROM).....	72
3.5.4. Processor-Internal Instruction Cache (iCACHE).....	73
3.5.5. Processor-External Memory Interface (WISHBONE) (AXI4-Lite).....	75
3.5.6. General Purpose Input and Output Port (GPIO).....	79
3.5.7. Watchdog Timer (WDT).....	80
3.5.8. Machine System Timer (MTIME).....	82
3.5.9. Primary Universal Asynchronous Receiver and Transmitter (UART0).....	83
3.5.10. Secondary Universal Asynchronous Receiver and Transmitter (UART1).....	86
3.5.11. Serial Peripheral Interface Controller (SPI).....	88
3.5.12. Two Wire Serial Interface Controller (TWI).....	90
3.5.13. Pulse Width Modulation Controller (PWM).....	92
3.5.14. True Random Number Generator (TRNG).....	94
3.5.15. Custom Functions Subsystem (CFS).....	96
3.5.16. Numerically-Controller Oscillator (NCO).....	99
3.5.17. System Configuration Information Memory (SYSINFO).....	103
4. Software Architecture.....	106
4.1. Toolchain.....	106
4.2. Core Software Libraries.....	107
4.3. Application Makefile.....	108
4.3.1. Targets.....	108
4.3.2. Configuration.....	109
4.3.3. Default Compilation Flags.....	110
4.4. Executable Image Format.....	111
4.5. Bootloader.....	112
4.5.1. External SPI Flash for Booting.....	114
4.5.2. Auto Boot Sequence.....	115
4.5.3. Bootloader Error Codes.....	115
4.5.4. Final Notes.....	115
4.6. NEORV32 Runtime Environment.....	116
5. Let's Get It Started!.....	119
5.1. Toolchain Setup.....	119
5.1.1. Building the Toolchain from Scratch.....	119
5.1.2. Downloading and Installing a Prebuilt Toolchain.....	120
5.1.3. Installation.....	121
5.1.4. Testing the Installation.....	121
5.2. General Hardware Setup.....	122
5.3. General Software Framework Configuration.....	125
5.4. Building the Software Documentation.....	126
5.5. Application Program Compilation.....	126
5.6. Uploading and Starting of a Binary Executable Image via UART.....	127
5.7. Setup of a New Application Program Project.....	129
5.8. Enabling RISC-V CPU Extensions.....	130
5.9. Building a Non-Volatile Application (Program Fixed in IMEM).....	131
5.10. Customizing the Internal Bootloader.....	132
5.11. Programming the Bootloader SPI Flash.....	134
5.12. Simulating the Processor.....	135

5.13. FreeRTOS Support.....	137
5.14. RISC-V-Compliance Test Framework.....	137

1. Overview



The **NEORV32¹ Processor** is a customizable microcontroller-like system on chip (SoC) that is based on the RISC-V-compliant NEORV32 CPU. The processor is intended as ready-to-go auxiliary processor within a larger SoC designs or as stand-alone custom microcontroller. Its top entity can be directly synthesized for any target technology without modifications.

The system is highly configurable and provides optional common peripherals like embedded memories, timers, serial interfaces, general purpose IO ports and an external bus interface to connect custom IP like memories, NoCs and peripherals.

The software framework of the processor comes with application makefiles, software libraries for all CPU and processor features, a bootloader, a runtime environment and several example programs – including a port of the CoreMark MCU benchmark and the official RISC-V compliance test suite. *RISC-V GCC* is used as default toolchain ([a prebuilt toolchain is also available on GitHub](#)).

The project's change log is available in the [CHANGELOG.md](#) file in the root directory of the NEORV32 repository.

Structure

2. NEORV32 Central Processing Unit (CPU)

- instruction set(s) and extensions
- instruction timing
- control and status registers
- traps, exceptions and interrupts
- hardware execution safety
- native bus interface

3. NEORV32 Processor (SoC)

- top entity signals and configuration generics
- address space layout
- internal peripheral devices and interrupts
- internal memories and caches
- internal bus architecture
- external bus interface

4. Software Architecture (Software Framework)

- core libraries
- bootloader
- makefiles
- runtime environment

5. Let's Get It Started! (Tutorials and Guides)

- toolchain installation and setup
- hardware setup
- software setup
- application compilation
- simulating the processor

¹ Pronounced “*neo-R-V-thirty-two*” or “*neo-risc-five-thirty-two*” in its long form.

1.1. Project Key Features

- ✓ **NEORV32 CPU:** 32-bit `rv32i` RISC-V-compliant base CPU (→ p. [17](#)); **passes the official RISC-V-Compliance tests** (→ p. [19](#)); optional RISC-V-compliant CPU extensions:
 - `A` extension for atomic memory operations
 - `B` extension for bit manipulation instructions
 - `C` extension for compressed instructions (16-bit)
 - `E` extensions for embedded CPU version (reduced register file size)
 - `M` extension for integer multiplication and division hardware
 - `U` extension for less-privileged user mode
 - `Zicsr` extension for control and status register access and exception/interrupt system
 - `Zifencei` extension for instruction stream synchronization
 - `PMP` extension for RISC-V-compliant physical memory protection extension
 - `HPM` extensions for hardware performance monitors
- ✓ Safe execution hardware (→ p. [49](#))
- ✓ Official [RISC-V open-source architecture ID](#)
- ✓ **Software framework**
 - GCC-based toolchain (→ p. [106](#)) - prebuilt toolchains available; application compilation based on *GNU makefiles* (→ p. [108](#))
 - Bootloader supporting application upload via UART; programming/booting of/from external SPI flash
 - Core libraries for high-level usage of the provided functions and peripherals
 - Runtime environment and several example programs
 - Doxygen-based documentation of the software framework (→ p. [126](#)); a deployed version is available at <https://stnolting.github.io/neorv32/files.html>
 - FreeRTOS port + demos available (→ p. [137](#))
- ✓ **NEORV32 Processor:** Highly-configurable full-scale microcontroller-like processor system / **SoC** (→ p. [56](#)) based on the NEORV32 CPU:
 - Serial interfaces (UARTs, TWI, SPI)
 - Timers and counters (WDT, MTIME, NCO)
 - General purpose IO and PWM
 - Embedded memories / caches for data, instructions and bootloader
 - External memory interface (Wishbone or AXI4-Lite → p. [75](#)),...
- ✓ Fully synchronous design, no latches, no gated clocks
- ✓ Completely described in behavioral, platform-independent VHDL
- ✓ Small hardware footprint and high operating frequency (→ p. [11](#))

1.2. Project Folder Structure

neorv32	Project home folder
.ci	Scripts for continuous integration
CHANGELOG.md	Project change log
docs	Project documentary: RISC-V specifications implemented within this project, Wishbone bus specification, NEORV32 data sheet, doxygen makefiles
doxygen_build	Software documentary HTML files (generated by doxygen)
figures	Images mainly for the GitHub front page + project logos
riscv-compliance	Port files for the RISC-V compliance test framework; see section 2.1. RISC-V Compliance
rtl	Processor's VHDL source files
core	This folder contains all the rtl (VHDL) core files of the NEORV32 – make sure to add ALL of them to your FPGA EDA project
top_templates	Alternative top entities of the NEORV32 processor
fpga_specific	This folder provides FPGA technology-specific optimized HW modules
sim	The sim folder contains the default VHDL testbench and additional simulation files (see section 5.12. Simulating the Processor)
ghdl	Simulation scripts for GHDL
rtl_modules	Simulation(-only!)-optimized CPU/processor components
Vivado	Pre-configured Xilinx ISIM waveform
sw	The software folder contains the processor's core libraries, makefiles, linker script, start-up code and example programs
bootloader	Source and compilation script of the NEORV32-internal bootloader
common	Linker script and startup code
example	Here you can find several example programs. Each project folder includes the program's C sources and a makefile – add your own projects to this folder
...	
image_gen	Helper program to generate executables for the NEORV32
lib	This folder contains the processor's core libraries
include	NEORV32 hardware driver library C source files and the according header/include files
source	



There are further files and folders starting with a dot which – for example – contain data/configurations only relevant for `git` or for the continuous integration framework (`.ci`). These files and folders are not relevant for the actual checked-out NEORV32 project.

1.3. VHDL File Hierarchy

All necessary VHDL hardware description files are located in the project's `rtl/core` folder. The top entity of the entire processor including all the required configuration generics is `neorv32_top.vhd`.



All core VHDL files have to be assigned to a new design **library** named **neorv32**. Additional files, like alternative top entities, can be assigned to any library.

neorv32_top.vhd

```

neorv32_boot_rom.vhd
├── neorv32_boot_loader_image.vhd
neorv32_busswitch.vhd
neorv32_icache.vhd
neorv32_cfs.vhd
neorv32_cpu.vhd
├── neorv32_package.vhd
├── neorv32_cpu_alu.vhd
├── neorv32_cpu_bus.vhd
├── neorv32_cpu_control.vhd
│   └── neorv32_cpu_decompressor.vhd
├── neorv32_cpu_cp_bitmanip.vhd
├── neorv32_cpu_cp_muldiv.vhd
└── neorv32_cpu_regfile.vhd
neorv32_dmem.vhd
neorv32_gpio.vhd
neorv32_imem.vhd
├── neor32_application_image.vhd
neorv32_mtime.vhd
neorv32_nco.vhd
neorv32_pwm.vhd
neorv32_spi.vhd
neorv32_sysinfo.vhd
neorv32_trng.vhd
neorv32_twi.vhd
neorv32_uart.vhd
neorv32_wdt.vhd
neorv32_wb_interface.vhd

```

NEORV32 Processor top entity

```

Bootloader ROM
Boot ROM initialization image for the bootloader
Processor bus switch for CPU buses (I&D)
Processor-internal instruction cache
Custom functions subsystem
NEORV32 CPU top entity
Processor/CPU main VHDL package file
Arithmetic/logic unit
Bus interface unit + physical memory protection
CPU control, exception/IRQ system and CSRs
Compressed instructions decoder
Bit manipulation co-processor (B extension)
Multiplication/division co-processor (M extension)
Data register file
Processor-internal data memory
General purpose input/output port unit
Processor-internal instruction memory
IMEM application initialization image
Machine system timer
Numerically-controlled oscillator
Pulse-width modulation controller
Serial peripheral interface controller
System configuration information memory
True random number generator
Two wire serial interface controller
Universal asynchronous receiver/transmitter (UART0,UART1)
Watchdog timer
External (Wishbone) bus interface

```

1.4. FPGA Implementation Results

This chapter shows exemplary implementation results of the NEORV32 CPU and Processor. Please note, that the provided results are just a relative measure as logic functions of different modules might be merged between entity boundaries, so the actual utilization results might vary a bit.

1.4.1. CPU

Implementation results for an Intel Cyclone IV EP4CE22F17C6N FPGA using Intel Quartus Prime Lite 20.1 (“balanced implementation, Slow 1200mV 0C Model”). The default configuration of the CPU-related processor generics is assumed (e.g. no physical memory protection, no hardware performance monitors). No constraints were used. Setups with enabled “embedded CPU extension” E show the same LUT and FF utilization and identical f_{\max} . However, the size of the register file is cut in half.

Hardware Version: **1.5.1.4**
 Top entity: **rtl/core/neorv32_cpu.vhd**

CPU	CPU Core Configuration Generics	LEs	FFs	MEM bits	DSPs	f_{\max}
rv32i	CPU_EXTENSION_RISCV_A = false CPU_EXTENSION_RISCV_B = false CPU_EXTENSION_RISCV_C = false CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = false CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = false CPU_EXTENSION_RISCV_Zifencei = false	979	409	1024	0	123 MHz
rv32i + Zicsr	CPU_EXTENSION_RISCV_A = false CPU_EXTENSION_RISCV_B = false CPU_EXTENSION_RISCV_C = false CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = false CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	1789	847	1024	0	122 MHz
rv32im + Zicsr	CPU_EXTENSION_RISCV_A = false CPU_EXTENSION_RISCV_B = false CPU_EXTENSION_RISCV_C = false CPU_EXTENSION_RISCV_E = true CPU_EXTENSION_RISCV_M = false CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	2381	1125	1024	0	122 MHz
rv32imc + Zicsr	CPU_EXTENSION_RISCV_A = false CPU_EXTENSION_RISCV_B = false CPU_EXTENSION_RISCV_C = true CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = true CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	2608	1140	1024	0	122 MHz
rv32imac + Zicsr	CPU_EXTENSION_RISCV_A = true CPU_EXTENSION_RISCV_B = false CPU_EXTENSION_RISCV_C = true CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = true CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	2621	1144	1024	0	122 MHz

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

CPU	CPU Core Configuration Generics	LEs	FFs	MEM bits	DSPs	f _{max}
rv32imacb + Zicsr	CPU_EXTENSION_RISCV_A = true CPU_EXTENSION_RISCV_B = true CPU_EXTENSION_RISCV_C = true CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = true CPU_EXTENSION_RISCV_U = false CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	3013	1310	1024	0	122 MHz
rv32imacb + u + Zicsr	CPU_EXTENSION_RISCV_A = true CPU_EXTENSION_RISCV_B = true CPU_EXTENSION_RISCV_C = true CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = true CPU_EXTENSION_RISCV_U = true CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = false	3031	1313	1024	0	122 MHz
rv32imacb + u + Zicsr + Zifencei	CPU_EXTENSION_RISCV_A = true CPU_EXTENSION_RISCV_B = true CPU_EXTENSION_RISCV_C = true CPU_EXTENSION_RISCV_E = false CPU_EXTENSION_RISCV_M = true CPU_EXTENSION_RISCV_U = true CPU_EXTENSION_RISCV_Zicsr = true CPU_EXTENSION_RISCV_Zifencei = true	3050	1313	1024	0	116 MHz

Table 1: Hardware utilization for different CPU configurations

1.4.2. Processor Modules

Implementation results for an Intel Cyclone IV EP4CE22F17C6N FPGA using Intel Quartus Prime Lite 20.1 (“balanced implementation”). The timing information is derived from the Timing Analyzer / Slow 1200mV 0C Model. If not other specified, the default configuration of the CPU’s generics is assumed. No constraints were used.

Hardware Version: **1.5.1.5**
 Top entity: **rtl/core/neorv32_top.vhd**

Module	Description	LEs	FFs	MEM bits	DSPs
Boot ROM	Bootloader ROM (4kB)	3	1	32 768	0
BUSSWITCH	Bus mux for CPU instr. and data interfaces	65	8	0	0
iCACHE	Instruction cache (4 blocks, 256 bytes per block)	234	156	8192	0
CFS	Custom functions subsystem ²	–	–	–	–
DMEM	Processor-internal data memory (8kB)	6	2	65 536	0
GPIO	General purpose input/output ports	67	65	0	0
IMEM	Processor-internal instruction memory (16kB)	6	2	131 072	0
MTIME	Machine system timer	274	166	0	0
NCO	Numerically-controlled oscillator	254	226	0	0
PWM	Pulse_width modulation controller	71	69	0	0
SPI	Serial peripheral interface	138	124	0	0
SYSINFO	System configuration information memory	10	10	0	0
TRNG	True random number generator	132	105	0	0
TWI	Two-wire interface	77	44	0	0
UART0/1	Universal asynchronous receiver/transmitter	176	132	0	0
WDT	Watchdog timer	60	45	0	0
WISHBONE	External memory interface	129	104	0	0

Table 2: Hardware utilization by the processor modules

2 Hardware requirements for the CFS depends on actual user-defined implementation.

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

1.4.3. Exemplary Processor Setups

The following table shows exemplary NEORV32 processor implementation results for different FPGA platforms. The processor setup uses **the default peripheral configuration** (like no CFS, no caches and no TRNG), no external memory interface and only internal instruction and data memories. IMEM uses 16kB and DMEM uses 8kB memory space. The setup top entity connects most of the processor's top entity signals to FPGA pins – except for the Wishbone bus and the external interrupt signals. The “default” strategy of each toolchain is used.

Hardware Version: **1.4.9.0**

CPU Configuration: **rv32i(m)cu + Zicsr + Zifencei + (PMP)**

Vendor	FPGA	Board	Toolchain	CPU config	LUT / LE	FF / REG	DSP	Embedded memory	f [MHz]
Intel	Cyclone IV EP4CE22F17C6N	Terasic DE0-Nano	Quartus Prime Lite 20.1	rv32imc + u + Zicsr + Zifencei + PMP	3813 (17%)	18904 (8%)	0 (0%)	Memory bits: 231424 (38%)	119
Lattice	iCE40 UltraPlus iCE40UP5K-SG48I	Upduino v2.0	Radiant 2.1 (Simplify Pro)	rv32ic + u + Zicsr + Zifencei	4397 (83%)	1679 (31%)	0 (0%)	EBR: 12 (40%) SPRAM: 4 (100%)	22.15*
Xilinx	Artix-7 XC7A35TIC SG324-1L	Arty A7-35T	Vivado 2019.2	rv32imc + u + Zicsr + Zifencei	2465 (12%)	1912 (5%)	0 (0%)	BRAM: 8 (16%)	100*

Table 3: Hardware utilization for different FPGA platforms

Notes

- The Lattice iCE40 UltraPlus setup uses the FPGA's SPRAM memory primitives for the internal IMEM and DEMEM (each 64kb). The according FPGA-specific memory components for the IMEM and DMEM can be found in the `rtl/fpga_specific` folder.
- The clock frequencies marked with an asterisk (*) are constrained clocks. The remaining ones are “f_max” results from the place and route timing reports.
- The Upduino and the Arty board have on-board SPI flash memories for storing the FPGA configuration. These device can also be used by the default NEORV32 bootloader to store and automatically boot an application program after reset (both tested successfully).
- The setups with **PMP** implement 2 regions with a minimal granularity of 64kB.
- No HPM counters are used.
- Regarding Lattice Radiant:** I have used Lattice Radiant 2.1.0.27.2 to generate the bitstream for the Lattice iCE40 UltraPlus FPGA. I highly encourage you to use *Simplify Pro* as synthesis engine instead of the default LSE (Lattice Synthesis Engine). The LSE generates slightly faster results, but sometimes LSE results lead to strange behavior of the CPU (like trap codes that are *impossible*)...

1.5. CPU Performance

1.5.1. CoreMark Benchmark

Configuration

Hardware:	32kB IMEM, 16kB DMEM, no caches(!), 100MHz clock
CoreMark:	2000 iteration, MEM_METHOD is MEM_STACK
Compiler:	RISCV32-GCC 10.1.0
Peripherals:	UART for printing the results
Compiler flags:	default, see makefile

The performance of the NEORV32 was tested and evaluated using the [CoreMark CPU benchmark](#). This benchmark focuses on testing the capabilities of the CPU core itself rather than the performance of the whole system. The according source code and the SW project can be found in the `sw/example/coremark` folder.

The resulting *CoreMark score* is defined as CoreMark iterations per second:

$$\text{CoreMark Score} = \frac{\text{CoreMark iterations}}{\text{Time [s]}}$$

The execution time is determined via the RISC-V-compliant `[m]cycle[h]` CSRs. The *relative CoreMark score* is defined as CoreMark score divided by the CPU's clock frequency [MHz]:

$$\text{Relative CoreMark Score} = \frac{\text{CoreMark Score}}{\text{Clock frequency [MHz]}}$$

Results

Hardware Version:	1.4.9.8			
-------------------	----------------	--	--	--

CPU (incl. Zicsr)	Executable Size	Optimization	CoreMark Score	CoreMarks/Mhz
rv32i	28 756 bytes	-O3	36.36	0.3636
rv32im	27 516 bytes	-O3	68.97	0.6897
rv32imc	22 008 bytes	-O3	68.97	0.6897
rv32imc + FAST_MUL_EN	22 008 bytes	-O3	86.96	0.8696
rv32imc + FAST_MUL_EN + FAST_SHIFT_EN	22 008 bytes	-O3	90.91	0.9091

Table 4: NEORV32 CoreMark results



The `FAST_MUL_EN` configuration uses DSPs for the multiplier of the `M` extension (enabled via the `FAST_MUL_EN` generic). The `FAST_SHIFT_EN` configuration uses a barrel shifter for CPU shift operations (enabled via the `FAST_SHIFT_EN` generic).

1.5.2. Instruction Timing

The NEORV32 CPU is based on a multi-cycle architecture. Each instruction is executed in a sequence of several consecutive micro operations. Hence, each instruction requires several clock cycles to execute.

The average CPI (cycles per instruction) depends on the instruction mix of a specific applications and also on the available CPU extensions. The following table shows the performance results for successfully (!) running 2000 CoreMark iterations.

The average CPI is computed by dividing the total number of required clock cycles (only the timed core to avoid distortion due to IO wait cycles) by the number of executed instructions ([m]instret[h] CSRs). The executables were generated using optimization `-O3`.

Hardware Version: **1.4.9.8**

CPU	Required Clock Cycles	Executed Instructions	Average CPI
rv32i	5 595 750 503	1 466 028 607	3.82
rv32im	2 966 086 503	598 651 143	4.95
rv32imc	2 981 786 734	611 814 918	4.87
rv32imc + FAST_MUL_EN	2 399 234 734	611 814 918	3.92
rv32imc + FAST_MUL_EN + FAST_SHIFT_EN	2 265 135 174	611 814 948	3.70



The FAST_MUL_EN configuration uses DSPs for the multiplier of the M extension (enabled via the FAST_MUL_EN generic). The FAST_SHIFT_EN configuration uses a barrel shifter for CPU shift operations (enabled via the FAST_SHIFT_EN generic).



More information regarding the execution time of each implemented instruction can be found in chapter [2.5. Instruction Timing](#).

2. NEORV32 Central Processing Unit (CPU)



Key Features

- ✓ 32-bit pipelined/multi-cycle in-order RISC-V-compliant CPU
- ✓ Optional RISC-V extensions: `rv32[i/e][m][a][c][b] + [u][Zicsr][Zifencei]`
- ✓ Compliant to the RISC-V *user specifications* and a subset of the RISC-V *privileged architecture specifications* – **passes the official RISC-V Compliance Tests (v2+)**
- ✓ Official [RISC-V open-source architecture ID](#)
- ✓ Safe execution hardware (see section [2.7. Execution Safety](#)); among other things, the CPU supports *all* traps from the RISC-V specifications (including bus access exceptions) and traps on *all* unimplemented/illegal/malformed instructions
- ✓ Optional physical memory configuration (PMP), compliant to the RISC-V specifications
- ✓ Optional hardware performance monitors (HPM) for application benchmarking
- ✓ Separated interfaces for instruction fetch and data access (merged into single bus via a bus switch for the NEORV32 processor)
- ✓ BIG-endian byte order
- ✓ **No hardware support of unaligned data/instruction accesses** – they will trigger an exception. When the C extension is enabled, instructions can also be 16-bit aligned and a misaligned instruction address exception is not possible anymore



See section [2.1. RISC-V Compliance](#) for a list of all

- RISC-V compliance tests the CPU is passing
- main non-RISC-V-compliant issues
- NEORV32-specific custom extensions



It is recommended to use the **NEORV32 Processor** setup even if you only want to use the actual CPU. Simply disable all the processor-internal modules via the generics and you will get a "CPU wrapper" that provides a minimal CPU environment and an external bus interface (like AXI4). This setup also allows to further use the default bootloader and software framework. From this base you can start building your own SoC. Of course you can also use the CPU in its *true* stand-alone mode.

Architecture

The NEORV32 CPU was designed from scratch based only on the official ISA and privileged architecture specifications. The following figure shows the simplified architecture of the CPU.




Figure 1: Simplified architecture of the NEORV32 CPU

The CPU uses a pipelined architecture with basically two main stages. The first stage (IF – instruction fetch) is responsible for fetching new instruction data from memory via the *fetch engine*. The instruction data is stored to a FIFO – the *instruction prefetch buffer*. The *issue engine* takes this data and assembles 32-bit instruction words for the next pipeline stage. Compressed instructions – if enabled – are also decompressed in this stage. The second stage (EX – execution) is responsible for actually executing the fetched instructions via the *execute engine*.

These two pipeline stages are based on a multi-cycle processing engine. So the processing of each stage for a certain operations can take several cycles. Since the IF and EX stages are decoupled via the instruction prefetch buffer, both stages can operate in parallel and with overlapping operations. Hence, the optimal CPI (cycles per instructions) is 2, but it can be significantly higher: For instance when executing loads/stores, multi-cycle operations like shifts and multiplications or when the instruction fetch engine has to reload the prefetch buffers due to a taken branch.

Basically, the NEORV32 CPU is somewhere between a classical pipelined architecture, where each stage requires exactly one processing cycle (if not stalled) and a classical multi-cycle architecture, which executes every single instruction in a series of consecutive micro-operations. The combination of these two classical design paradigms allows an increased instruction execution in contrast to a pure multi-cycle approach (due to the pipelined approach) at a reduced hardware footprint (due to the multi-cycle approach). This seems to be a quite good trade-off – at least for me.

The CPU provides independent interfaces for instruction fetch and data access. These two bus interfaces are merged into a single processor-internal bus via a bus switch. Hence, memory locations including peripheral devices are mapped to a single 32-bit address space making the architecture a modified Von-Neumann Architecture.

2.1. RISC-V Compliance

The NEORV32 CPU passes the `rv32_m/I`, `rv32_m/M`, `rv32_m/C`, `rv32_m/privilege`, and `rv32_m/Zifencei` tests of the [official RISC-V Compliance Tests](#) (GitHub). The port files for the NEORV32 processor are located in `riscv-compliance` folder. See section [5.14. RISC-V-Compliance Test Framework](#) for more information.

RISC-V `rv32_m/I` Tests

```

Check          add-01 ... OK
Check          addi-01 ... OK
Check          and-01 ... OK
Check          andi-01 ... OK
Check          auipc-01 ... OK
Check          beq-01 ... OK
Check          bge-01 ... OK
Check          bgeu-01 ... OK
Check          blt-01 ... OK
Check          bltu-01 ... OK
Check          bne-01 ... OK
Check          fence-01 ... OK
Check          jal-01 ... OK
Check          jalr-01 ... OK
Check          lb-align-01 ... OK
Check          lbu-align-01 ... OK
Check          lh-align-01 ... OK
Check          lhu-align-01 ... OK
Check          lui-01 ... OK
Check          lw-align-01 ... OK
Check          or-01 ... OK
Check          ori-01 ... OK
Check          sb-align-01 ... OK
Check          sh-align-01 ... OK
Check          sll-01 ... OK
Check          slli-01 ... OK
Check          slt-01 ... OK
Check          slti-01 ... OK
Check          sltiu-01 ... OK
Check          sltu-01 ... OK
Check          sra-01 ... OK
Check          srai-01 ... OK
Check          srl-01 ... OK
Check          srli-01 ... OK
Check          sub-01 ... OK
Check          sw-align-01 ... OK
Check          xor-01 ... OK
Check          xori-01 ... OK
-----
OK: 38/38 RISCV_TARGET=neorv32 RISCV_DEVICE=I XLEN=32

```

RISC-V `rv32_m/M` Tests

```

Check          div-01 ... OK
Check          divu-01 ... OK
Check          mul-01 ... OK
Check          mulh-01 ... OK
Check          mulhsu-01 ... OK
Check          mulhu-01 ... OK
Check          rem-01 ... OK
Check          remu-01 ... OK
-----
OK: 8/8 RISCV_TARGET=neorv32 RISCV_DEVICE=M XLEN=32

```

RISC-V **rv32_m/C** Tests

```

Check          cadd-01 ... OK
Check          caddi-01 ... OK
Check          caddi16sp-01 ... OK
Check          caddi4spn-01 ... OK
Check          cand-01 ... OK
Check          candi-01 ... OK
Check          cbeqz-01 ... OK
Check          cbnez-01 ... OK
Check          cebreak-01 ... OK
Check          cj-01 ... OK
Check          cjal-01 ... OK
Check          cjalr-01 ... OK
Check          cjr-01 ... OK
Check          cli-01 ... OK
Check          clui-01 ... OK
Check          clw-01 ... OK
Check          clwsp-01 ... OK
Check          cmv-01 ... OK
Check          cnop-01 ... OK
Check          cor-01 ... OK
Check          cslli-01 ... OK
Check          csrai-01 ... OK
Check          csrli-01 ... OK
Check          csub-01 ... OK
Check          csw-01 ... OK
Check          cswsp-01 ... OK
Check          cxor-01 ... OK
-----
OK: 27/27 RISC_V_TARGET=neorv32 RISC_V_DEVICE=C XLEN=32

```

RISC-V **rv32_m/privilege** Tests

```

Check          ebreak ... OK
Check          ecall ... OK
Check          misalign-beq-01 ... OK
Check          misalign-bge-01 ... OK
Check          misalign-bgeu-01 ... OK
Check          misalign-blt-01 ... OK
Check          misalign-bltu-01 ... OK
Check          misalign-bne-01 ... OK
Check          misalign-jal-01 ... OK
Check          misalign-lh-01 ... OK
Check          misalign-lhu-01 ... OK
Check          misalign-lw-01 ... OK
Check          misalign-sh-01 ... OK
Check          misalign-sw-01 ... OK
Check          misalign1-jalr-01 ... OK
Check          misalign2-jalr-01 ... OK
-----
OK: 16/16 RISC_V_TARGET=neorv32 RISC_V_DEVICE=privilege XLEN=32

```

RISC-V **rv32_m/Zifencei** Tests

```

Check          Fencei ... OK
-----
OK: 1/1 RISC_V_TARGET=neorv32 RISC_V_DEVICE=Zifencei XLEN=32

```

2.1.1 RISC-V Non-Compliance Issues and Limitations

This list shows the *currently known* issues regarding full RISC-V-compliance.



CPU and Processor are BIG-ENDIAN, but this should be no problem as the external memory bus interface provides big- and little-endian configurations. See section [3.5.5. Processor-External Memory Interface \(WISHBONE\) \(AXI4-Lite\)](#) for more information.



The `misa` CSR is read-only. It reflects the *synthesized* CPU extensions. Hence, all implemented CPU extensions are always active and cannot be enabled/disabled dynamically during runtime. Any write access to it (in machine mode) is ignored and will not cause any exception or side-effects.



The *Physical Memory Protection* (PMP, → [2.4.10. Physical Memory Protection \(PMP Extension\)](#)) only supports the modes `OFF` and `NAPOT` yet and a minimal granularity of 8 bytes per region.



The `A` CPU extension (atomic memory access) only implements the `lr.w` and `sc.w` instructions yet. However, these instructions are sufficient to emulate all further AMO operations.



The `mcause` trap code `0x80000000` (originally reserved in the RISC-V specs) is used to indicate a hardware reset (non-maskable reset).



The bit manipulation extension is not yet officially ratified, but is expected to stay unchanged. There is no software support in the upstream GCC RISC-V port yet. However, an **intrinsic library** is provided to utilize the provided bit manipulation extension from C-language code (see `sw/example/bit_manipulation`). Bit manipulation extension is compliant to spec. Version “0.94-draft”.

2.1.2 NEORV32-Specific (Custom) Extensions

The NEORV32-specific extensions are always enabled and are indicated by the set `X` bit in the `misa` CSR.



The CPU provides eight “fast interrupt” interrupts, which are controlled via custom bit in the `mie` and `mip` CSR. This extension is mapped to bits, that are available for custom use (according to the RISC-V specs). Also, custom trap codes for `mcause` are provided.



A custom CSR (`mzext`) is available that can be used to check for implemented `Z*` CPU extensions (for example `Zifencei`). This CSR is mapped to the official “custom CSR address region”.



All undefined/unimplemented/malformed/illegal instructions do raise an illegal instruction exception (to increase [2.7. Execution Safety](#)).

2.2. CPU Top Entity – Signals

The following table shows all interface ports of the CPU top entity (`rtl/core/neorv32_cpu.vhd`). The type of all signals is `std_ulogic` or `std_ulogic_vector`, respectively.

Signal Name	Width	Direction	Function	HW Module
Global Control				
clk_i	1	Input	Global clock line, all registers triggering on rising edge	global
rstn_i	1	Input	Global reset, low-active	
sleep_o	1	Output	CPU is in sleep mode when set	CONTROL
Instruction Bus Interface				
i_bus_addr_o	32	Output	Destination address	BUS_UNIT
i_bus_rdata_i	32	Input	Write data	
i_bus_wdata_o	32	Output	Read data	
i_bus_ben_o	4	Output	Byte enable	
i_bus_we_o	1	Output	Write transaction	
i_bus_re_o	1	Output	Read transaction	
i_bus_cancel_o	1	Output	Cancel current transfer	
i_bus_ack_i	1	Input	Bus transfer acknowledge from accessed peripheral	
i_bus_err_i	1	Input	Bus transfer terminate from accessed peripheral	
i_bus_fence_o	1	Output	Indicates an executed FENCE.I instruction	
i_bus_lock_o	1	Output	Locked/exclusive bus access (always zero)	
i_bus_priv_o	2	Output	Current CPU privilege level	
Data Bus Interface				
d_bus_addr_o	32	Output	Destination address	BUS_UNIT
d_bus_rdata_i	32	Input	Write data	
d_bus_wdata_o	32	Output	Read data	
d_bus_ben_o	4	Output	Byte enable	
d_bus_we_o	1	Output	Write transaction	
d_bus_re_o	1	Output	Read transaction	
d_bus_cancel_o	1	Output	Cancel current transfer	
d_bus_ack_i	1	Input	Bus transfer acknowledge from accessed peripheral	
d_bus_err_i	1	Input	Bus transfer terminate from accessed peripheral	
d_bus_fence_o	1	Output	Indicates an executed FENCE instruction	
d_bus_lock_o	1	Output	Locked/exclusive bus access	
d_bus_priv_o	2	Output	Current CPU privilege level	
System Time				
time_i	64	Input	System time input (from MTIME)	CONTROL
Interrupts (RISC-V-compliant)				
msw_irq_i	1	Input	RISC-V machine software interrupt	CONTROL
mext_irq_i	1	Input	RISC-V machine external interrupt	
mtime_irq_i	1	Input	RISC-V machine timer interrupt	
Fast Interrupts (custom extension)				
firq_i	8	Input	Fast interrupt request signals	CONTROL
firq_ack_o	8	Output	Fast interrupt acknowledge signals	

Table 5: `neorv32_cpu.vhd` – CPU top entity interface ports

2.3. CPU Top Entity – Configuration Generics

The *CPU top module* (`rtl/neorv32_cpu.vhd`) provides a subset of the configuration generics that are provided by the *Processor top module* (`rtl/neorv32_top.vhd`). See section [3.2. Processor Top Entity – Configuration Generics](#) for a complete list of all configuration generics.

2.4. Instruction Sets and CPU Extensions

The NEORV32 is an RISC-V `rv32i` architecture that provides several optional RISC-V CPU and ISA (instruction set architecture) extensions. For more information regarding the RISC-V ISA extensions please see the *The RISC-V Instruction Set Manual – Volume I: Unprivileged ISA*, which is available in the `docs/` folder.

2.4.1. Atomic Memory Access Instructions (A Extension)

Atomic memory access instructions (for implementing semaphores and mutexes) are available when the `CPU_EXTENSION_RISCV_A` configuration generic is `true`. In this case the following additional instructions are available:

- `LR.W SC.W`



Even though only `LR.W` and `SC.W` instructions are implemented yet, all further atomic operations (load-modify-write instruction) can be emulated using these two instruction. Furthermore, the instruction's ordering flags (*aq* and *lr*) are ignored by the CPU hardware. Using any other (not yet implemented) AMO (atomic memory operation) will trigger an illegal instruction exception.



The atomic instructions have special requirements for the bus interface or the bus interconnect, respectively. See chapter [3.5.5. Processor-External Memory Interface \(WISHBONE\) \(AXI4-Lite\)](#) for more information.

2.4.2. Bit Manipulation Instructions (B Extension) – Base Subset (Zbb Extension)

Bit manipulation instructions (“base” subset **Zbb** only) are available when the `CPU_EXTENSION_RISCV_B` configuration generic is `true`. In this case the following instructions are available:

- Base subset Zbb: `CLZ CTZ CPOP SEXT.B SEXT.H MIN[U] MAX[U] ANDN ORN XNOR ROL ROR RORI C.XOR zext`(pseudo instruction for `PACK rd, rs, zero`) `rev8`(pseudo instruction for `GREVI rd, rs, -8`) `orc.b`(pseudo instruction for `GORCI rd, rs, 7`)



The bit manipulation extension is not yet officially ratified, but is expected to stay unchanged. There is no software support in the upstream GCC RISC-V port yet. However, an **intrinsic library** is provided to utilize the provided bit manipulation extension from C-language code (see `sw/example/bit_manipulation`).



The current version of the bit manipulation specs that are supported by the NEORV32 can be found in `docs/bitmanip-draft.pdf`.

2.4.3. Compressed Instructions (C Extension)

Compressed 16-bit instructions are available when the `CPU_EXTENSION_RISCV_C` configuration generic is `true`. In this case the following instructions are available:

- `C.ADDI4SPN` `C.LW` `C.SW` `C.NOP` `C.ADDI` `C.JAL` `C.LI` `C.ADDI16SP` `C.LUI` `C.SRLI`
`C.SRAI` `C.ANDI` `C.SUB` `C.XOR` `C.OR` `C.AND` `C.J` `C.BEQZ` `C.BNEZ` `C.SLLI` `C.LWSP` `C.JR`
`C.MV` `C.EBREAK` `C.JALR` `C.ADD` `C.SWSP`



When the compressed instructions extension is enabled branches to an unaligned uncompressed (i.e. 32-bit) require an additional instruction fetch to load the required second half-word of that instruction. The performance can be increased by forcing a 32-bit alignment of branch target addresses. By default, this is enforced via the GCC `-falign-functions=4` `-falign-labels=4` `-falign-loops=4` `-falign-jumps=4` flags (via the makefile).

2.4.4. Embedded CPU Architecture (E Extension)

This extensions does not feature additional instructions or functions. However, the embedded CPU version reduces the general purpose register file from 32 entries to 16 entries to reduce hardware requirements. This extensions is enabled when the `CPU_EXTENSION_RISCV_E` configuration generic is `true`.

Due to the reduced register file an alternate ABI (`ilp32e`) is required for the toolchain.

2.4.5. 32-bit Base ISA (I Extension)

The CPU supports the complete RV32I base integer instruction set. This “extensions” is always enabled regardless of the setting of the remaining exceptions. The base instruction set includes the following instructions:

- Immediates: `LUI` `AUIPC`
- Jumps: `JAL` `JALR`
- Branches: `BEQ` `BNE` `BLT` `BGE` `BLTU` `BGEU`
- Memory: `LB` `LH` `LW` `LBU` `LHU` `SB` `SH` `SW`
- ALU: `ADDI` `SLTI` `SLTIU` `XORI` `ORI` `ANDI` `SLLI` `SRLI` `SRAI` `ADD` `SUB` `SLL` `SLT` `SLTU` `XOR` `SRL` `SRA` `OR` `AND`
- Environment: `ECALL` `EBREAK` `FENCE`



In order to keep the hardware footprint low, the CPU’s shift unit uses a bit-serial approach. Shift operations are split in coarse shifts (multiples of 4) and a final fine shift (0 to 3). The total execution time depends on the shift amount. Alternatively, the shift operations can be processed using a fast (but large) barrel shifter when the `FAST_SHIFT_EN` generic is `true`. In that case, shift operations complete within 2 cycles regardless of the shift amount.



Internally, the `FENCE` instruction does not perform any operation inside the CPU. It only sets the top’s `fence_o` signal high for one cycle to inform the memory system a `FENCE` instruction has been executed. Any flags *within* the `FENCE` instruction word are ignore by the hardware.

2.4.6. Integer Multiplication and Division (M Extension)

Hardware-accelerated integer multiplication and division instructions are available when the `CPU_EXTENSION_RISCV_M` configuration generic is `true`. In this case the following instructions are available:

- Multiplication: `MUL` `MULH` `MULHSU` `MULHU`
- Division: `DIV` `DIVU` `REM` `REMU`



By default, multiplication and division operations are executed in a bit-serial approach. Alternatively, the multiplier core can be implemented using DSP blocks if the `FAST_MUL_EN` generic is `true`. In this case, multiplications complete within 6 cycles. Multiplications and divisions always require a fixed amount of cycles to complete – regardless of the input operands.

2.4.7. User Privilege Level (U Extension)

Adds the less-privileged *user mode* when the `CPU_EXTENSION_RISCV_U` configuration generic is `true`. For instance, use-level code cannot access machine-mode CSRs. Furthermore, access to the address space (like peripheral/IO devices) can be limited via the physical memory protection unit for code running in user mode.

2.4.8. Control and Status Register Access (Zicsr Extension)

The CSR access instructions as well as the exception and interrupt system are implemented when the `CPU_EXTENSION_RISCV_Zicsr` configuration generic is `true`. In this case the following instructions are available:

- CSR access: `CSRRW` `CSRRS` `CSRRC` `CSRRWI` `CSRRSI` `CSRRCI`
- Environment: `MRET` `WFI`



If the `Zicsr` extension is disabled the CPU does **not** provide any kind of interrupt or exception support at all. In order to provide the full spectrum of functions and to allow a secure executions environment, the `e Zicsr` extension should always be enabled.



The “wait for interrupt instruction” `WFI` works like a *sleep* command. When executed, the CPU is halted until a valid **interrupt** request occurs. To wake up again, the according interrupt source has to be enabled via the `mie` CSR and the global interrupt enable flag in `mstatus` has to be set.

2.4.9. Instruction Coherency Operation (Zifencei Extension)

The `Zifencei` CPU extension is implemented if the `CPU_EXTENSION_RISCV_Zifencei` configuration generic is `true`. It allows manual synchronization of the instruction stream.

- `FENCE.I`



The `FENCE.I` instruction resets the CPU’s instruction fetch engine and flushes the prefetch buffer. This allows a clean re-fetch of modified data from memory. Also, the top’s `fencei_o` signal is set high for one cycle to inform the memory system. Any additional flags within the `FENCE.I` instruction word are ignored by the hardware.

2.4.10. Physical Memory Protection (PMP Extension)

The NEORV32 physical memory protection (PMP) is compliant to the PMP specified by the RISC-V specs. The CPU PMP only supports NAPOT mode yet and a minimal region size (granularity) of 8 bytes (configured via the `PMP_MIN_GRANULARITY` generic). The physical memory protection system is implemented when the `PMP_NUM_REGIONS` configuration generic is >0 . In this case the following additional CSRs are available:

- CSRs: `pmpcfg*` (0..15, depending on configuration) `pmpaddr*` (0..63, depending on configuration)

See section [2.6.3. Machine Physical Memory Protection](#) for more information regarding the PMP CSRs.

Configuration

The actual number of regions and the minimal region granularity are defined via the top entity generics `PMP_MIN_GRANULARITY` and `PMP_NUM_REGIONS`. `PMP_MIN_GRANULARITY` defines the minimal available granularity of each region in bytes. `PMP_NUM_REGIONS` defines the implemented regions and thus, the available `pmpcfg*` and `pmpaddr*` CSRs.



When implementing more PMP regions that a certain *critical limit* an additional register stage is automatically inserted into the CPU's memory interfaces increasing the **latency of instruction fetches and data access by +1 cycle.**

The *critical limit* can be adapted for custom use by a constant from the main VHDL package file (`rtl/core/neorv32_package.vhd`). The default value is 8.

```
-- "critical" number of PMP regions --
constant pmp_num_regions_critical_c : natural := 8;
```

Operation

Any memory access address (from the CPU's instruction fetch or data access interface) is tested for accessing any of the specified (configured via `pmpaddr*` and enabled via `pmpcfg*`) PMP regions. If an address accesses one of these regions, the configured access rights (*attributes* via `pmpcfg*`) are checked:

- A write access (store) will fail if no write-attribute is set
- A read access (load) will fail if no read-attribute is set
- An instruction fetch access will fail if no execute-attribute is set

An illegal access to a protected region will trigger the according instruction/load/store *access fault* exception.

By default, all PMP checks are enforced for user-level programs only. If you wish to enforce the physical memory protection also for machine-level programs you need to active the **locked bit** in the according `pmpcfg` configuration.



After updating the address configuration registers `pmpaddr*` the system requires up to 33 cycles for internal (iterative) computations before the configuration becomes valid.



For more information regarding RISC-V physical memory protection see the official *The RISC-V Instruction Set Manual – Volume II: Privileged Architecture*.

2.4.11. Hardware Performance Monitors (HPM Extension)

The CPU provides up to 29 hardware performance monitors (HPM 3..31), which can be used to benchmark applications. Each HPM consists of a 64-bit counter (split in two CSRs) and a corresponding event configuration CSR. The event configuration CSR defines the architectural events that lead to an increment of the associated HPM counter.

The cycle, time and instructions-retired counters (`[m]cycyle[h]`, `time[h]`, `[m]instret[h]`) are mandatory performance monitors on every RISC-V platform and have fixed increment event. For example, the instructions-retired counter increments with each executed instructions. The actual hardware performance monitors are optional and can be configured to increment on arbitrary hardware events. The number of available HPM is configured via the `HPM_NUM_CNTS` generic at synthesis time. Assigning a zero will exclude all HPM logic from the design.

Depending on the configuration, the following additional CSR are available:

- Counters: `[m]hpmcounter*[h]` (3..31, depending on configuration)
- Event configuration: `mhpmevent*` (3..31, depending on configuration)

User-level access to the counter registers (`hpmcounter*[h]`) can be restricted via the `mcounteren` CSR. Auto-increment of the HPMs can be deactivated via the `mcountinhibit` CSR.

If `HPM_NUM_CNTS` is lower than the maximum value (=29) the remaining HPMs are not implemented. However, accessing their associated CSRs will not trigger an illegal instructions exception. These CSR are read-only and will always return 0.



For a list of all allocated HPM-related CSRs and all provided event configurations see section [2.6.5. Hardware Performance Monitors \(HPM\)](#).

2.5. Instruction Timing

Class	ISA / Extension	Instruction(s)	Execution Cycles
ALU	I/E	ADDI SLTI SLTIU XORI ORI ANDI ADD SUB SLT SLTU XOR OR AND LUI AUIPC	2
	C	C.ADDI4SPN C.NOP C.ADDI C.LI C.ADDI16SP C.LUI C.ANDI C.SUB C.XOR C.OR C.AND C.ADD C.MV	
	I/E	SLLI SRLI SRAI SLL SRL SRA	
	C	C.SRLI C.SRAI C.SLLI	3 + SA ³ /4 + SA%4 FAST_SHIFT⁴: 3
Branches	I/E	BEQ BNE BLT BGE BLTU BGEU	Taken: 5 + ML ⁵
	C	C.BEQZ C.BNEZ	Not taken: 3
Jumps / Calls	I/E	JAL JALR	5 + ML
	C	C.JAL C.J C.JR C.JALR	
Memory access	I/E	LB LH LW LBU LHU SB SH SW	4 + ML
	C	C.LW C.SW C.LWSP C.SWSP	
	A	LR.W SC.W	
Multiplication	M	MUL MULH MULHSU MULHU	2 + 32 + 4 FAST_MUL⁶: 5
Division		DIV DIVU REM REMU	2 + 32 + 6
Bit manipulation – arithmetic/logic	B (Zbb)	SEXT.B SEXT.H MIN MINU MAX MAXU ANDN ORN XNOR zext(PACK) rev8(GREVI) orc.b(GORCI)	3
Bit manipulation – shifts		CLZ CTZ	3 + BP ⁷
		CPOP	3 + 32
		ROL ROR RORI	3 + SA
		CSR Access	Zicsr CSRRW CSRRS CSRRC CSRRWI CSRRSI CSRRCI
System	I/E+Zicsr	ECALL EBREAK	4
	I/E	FENCE	3
	C+Zicsr	C.EBREAK	4
	Zicsr	MRET WFI	5
	Zifencei	FENCE.I	3

Table 6: Clock cycles per instruction (optimal)

3 SA = Shift amount, 0..31(immediate or register value)

4 Using a fast (but huge) barrel shifter for the CPU's shift operations; enabled via top's **FAST_SHIFT_EN** generic

5 ML = memory latency; all processor-internal memories and IO devices have 1 cycle access latency ($ML = 1$); branches / jumps / calls to 32-bit instructions placed on unaligned addresses (= not 32-bit aligned) require an extra instruction fetch (= plus 1+ ML cycles)

6 Using DSPs for multiplication; enabled via top's **FAST_MUL_EN** generic

7 BP = Position (0..32 (!)) of first set bit starting from the LSB (for CTZ) / MSB (for CLZ)

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.



The instruction timing listed in the table shows the required clock cycles for executing a certain instruction. These instruction cycles assume a bus access without additional wait state and a filled pipeline.

**Average CPI for “Real” Applications**

The average CPI (cycles per instructions) for executing the CoreMark benchmark for different CPU configurations is presented in chapter [1.5.2. Instruction Timing](#).

2.6. Control and Status Registers (CSRs)



The CSRs, the CSR-related instructions as well as the complete exception/interrupt processing system are only available when the `CPU_EXTENSION_RISCV_Zicsr` generic is `true`.

The following table shows a summary of all available CSRs. The address field defines the CSR address for the CSR access instructions. The [ASM] name can be used for (inline) assembly code and is directly understood by the assembler/compiler. The [C] names are defined by the NEORV32 core library and can be used as immediates in plain C code. The “R/W” column shows whether the CSR can be read and/or written.

The NEORV32-specific CSRs are mapped to the official “*custom CSRs*” CSR address space.



When trying to write to a read-only CSR (like the `time` CSR), when trying to access a non-existent CSR or when trying to access a “machine” CSR from user-mode an illegal instruction exception is triggered.

CSR Listing

*Notes for the following listing:

C CSRs with this note have or are a custom CPU extension (that is allowed by the RISC-V specs)

R This note indicates that a CSR is read-only (in contrast to the originally specified r/w capability)

S CSRs with this node have a constrained compatibility; for example not all specified bits are available

Address	Name [ASM]	Name [C]	R/W	Function	*
Machine Trap Setup					
0x300	mstatus	CSR_MSTATUS	r/w	Machine status register	S
0x301	misa	CSR_MISA	r/-	Machine CPU ISA and extensions	R
0x304	mie	CSR_MIE	r/w	Machine interrupt enable register	C
0x305	mtvec	CSR_MTVEC	r/w	Machine trap-handler base address (for ALL traps)	
0x306	mcounteren	CSR_MCOUNTEREN	r/w	Machine counter-enable register	S
0x310	mstatush	CSR_MSTATUSH	r/-	Machine status register – high word	S R
Machine Trap Handling					
0x340	mscratch	SCR_MSCRATCH	r/w	Machine scratch register	
0x341	mepc	CSR_MEPC	r/w	Machine exception program counter	
0x342	mcause	CSR_MCAUSE	r/w	Machine trap cause	C
0x343	mtval	CSR_MTVAL	r/w	Machine bad address or instruction	
0x344	mip	CSR_MIP	r/w	Machine interrupt pending register	C
Machine Physical Memory Protection					
0x3a0	pmpcfg0	CSR_PMPCFG0	r/w	Physical memory protection config. for region 0..3	S
...	
0x3af	pmpcfg15	CSR_PMPCFG15	r/w	Physical memory protection config. for region 60..63	S
0x3b0	pmpaddr0	CSR_PMPADDR0	r/w	Physical memory protection addr. register region 0	
...	
0x3ef	pmpaddr63	CSR_PMPADDR63	r/w	Physical memory protection addr. register region 63	
[Machine] Counters and Timers					
0xb00	mcycle	CSR_MCYCLE	r/w	Machine cycle counter low word	
0xb02	minstret	CSR_MINSTRET	r/w	Machine instructions-retired counter low word	
0xb03	mhpmcounter3	CSR_MHPMCOUNTER3	r/-	Machine performance-monitoring counter 3 low word	
...	
0xb1f	mhpmcounter31	CSR_MHPMCOUNTER31	r/-	Machine performance-monitoring counter 31 low word	
0xb80	mcycleh	CSR_MCYCLEH	r/w	Machine cycle counter high word	
0xb82	minstreth	CSR_MINSTRETH	r/w	Machine instructions-retired counter high word	
0xb83	mhpmcounter3h	CSR_MHPMCOUNTER3H	r/-	Machine performance-monitoring counter 3 high word	

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

Address	Name [ASM]	Name [C]	R/W	Function	*
...	
0xb9f	mhpmcounter31h	CSR_MHPMCOUNTER31H	r/-	Machine performance-monitoring counter 31 high word	
0xc00	cycle	CSR_CYCLE	r/-	Cycle counter low word	
0xc01	time	CSR_TIME	r/-	System time (from MTIME) low word	
0xc02	instret	CSR_INSTRET	r/-	Instructions-retired counter low word	
0xc03	hpmcounter3	CSR_HPMCOUNTER3	r/-	Performance-monitoring counter 3 low word	
...	
0xc1f	hpmcounter31	CSR_HPMCOUNTER31	r/-	Performance-monitoring counter 31 low word	
0xc80	cycleh	CSR_CYCLEH	r/-	Cycle counter high word	
0xc81	timeh	CSR_TIMEH	r/-	System time (from MTIME) high word	
0xc82	instreth	CSR_INSTRETH	r/-	Instructions-retired counter high word	
0xc83	hpmcounter3h	CSR_HPMCOUNTER3H	r/-	Performance-monitoring counter 3 high word	
...	
0xc9f	hpmcounter31h	CSR_HPMCOUNTER31H	r/-	Performance-monitoring counter 31 high word	
Machine Counter Setup					
0x320	mcountinhibit	CSR_MCOUNTINHIBIT	r/w	Machine counter-enable register	S
0x323	mhpmevent3	CSR_MHPMEVENT3	r/w	Machine performance-monitoring event selector 3	C
...	C
0x33f	mhpmevent3	CSR_MHPMEVENT31	r/w	Machine performance-monitoring event selector 31	C
Machine Information Registers, read-only					
0xf11	mvendorid	CSR_MVENDORID	r/-	Vendor ID	
0xf12	marchid	CSR_MARCHID	r/-	Architecture ID	
0xf13	mimpid	CSR_MIMPID	r/-	Machine implementation ID / version	
0xf14	mhartid	CSR_MHARTID	r/-	Machine thread ID	
NEORV32-Specific Custom Machine CSRs					
0xfc0	-	CSR_MZEXT	r/-	Available Z* CPU extensions	C

Table 7: NEORV32 Control and Status Registers (CSRs)

Not Implemented CSRs / CSR Bits

All CSR bits that are unused / not implemented / not shown are hardwired to zero. All CSRs that are not implemented at all (and are not “disabled” using certain configuration generics) will trigger an exception on access. The CSR that are implemented within the NEORV32 might cause an exception if they are disabled. See the according CSR description for more information.

2.6.1. Machine Trap Setup

Machine Status Register – Low Word

[mhpmcounter31h](#)

CSR address: 0x300

Reset value: 0x00018000

The `mstatus` CSR is compliant to the RISC-V specifications. It shows the CPU's current execution state. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
12:11	CSR_MSTATUS_MPP_H CSR_MSTATUS_MPP_L	r/w	Previous machine privilege level, 11= machine (M) mode, 00= user (U) level
7	CSR_MSTATUS_MPIE	r/w	Previous machine global interrupt enable flag state
6	CSR_MSTATUS_UBE	r/-	User-mode byte-order (Endianness) for load/Store operations, always set indicating BIG-endian byte-order (copy of CSR_MSTATUS_MBE); bit is always zero if user-mode is not implemented
3	CSR_MSTATUS_MIE	r/w	Machine global interrupt enable flag

When entering an exception/interrupt, the `MIE` flag is copied to `MPIE` and cleared afterwards. When leaving the exception/interrupt (via the `MRET` instruction), `MPIE` is copied back to `MIE`.

ISA and Extensions

misa

CSR address: 0x301

Reset value: -



The `misa` CSR is not fully RISC-V-compliant as it is read-only. Hence, implemented CPU extensions cannot be switch on/off during runtime. For compatibility reasons any write access to this CSR is simply ignored and will **NOT** cause an illegal instruction exception.

The `misa` CSR gives information about the actual CPU features. The lowest 26 bits show the implemented CPU extensions. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
31:30	CSR_MISA_MXL_HI_EXT CSR_MISA_MXL_LO_EXT	r/-	32-bit architecture indicator (always “01”)
23	CSR_MISA_X_EXT	r/-	The X extension bit is always set to indicate custom non-standard extensions
20	CSR_MISA_U_EXT	r/-	U CPU extension (user mode) available, set when <code>CPU_EXTENSION_RISCV_U</code> enabled
12	CSR_MISA_M_EXT	r/-	M CPU extension (muld/div HW) available, set when <code>CPU_EXTENSION_RISCV_M</code> enabled
8	CSR_MISA_I_EXT	r/-	I CPU extension, always set, cleared when <code>CPU_EXTENSION_RISCV_E</code> enabled
4	CSR_MISA_E_EXT	r/-	E CPU extension (embedded) available, set when <code>CPU_EXTENSION_RISCV_E</code> enabled
2	CSR_MISA_C_EXT	r/-	C CPU extension (compressed instructions) available, set when <code>CPU_EXTENSION_RISCV_C</code> enabled
1	CSR_MISA_B_EXT	r/-	B CPU extension (bit manipulation instructions, <code>Zbb</code> subset only) available, set when <code>CPU_EXTENSION_RISCV_B</code> enabled
0	CSR_MISA_A_EXT	r/-	A CPU extension (atomic memory access instructions) available, set when <code>CPU_EXTENSION_RISCV_A</code> enabled

Machine Interrupt-Enable Register

mie

CSR address: 0x304

Reset value: 0x00000000

The `mie` CSR is compliant to the RISC-V specifications and features custom extensions for the fast interrupt channels. It is used to enable specific interrupts sources. Please note that interrupts also have to be globally enabled via the `CSR_MSTATUS_MIE` flag of the `mstatus` CSR. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
31	CSR_MIE_FIRQ15E	r/w	Fast interrupt channel 15 enable
30	CSR_MIE_FIRQ14E	r/w	Fast interrupt channel 14 enable
29	CSR_MIE_FIRQ13E	r/w	Fast interrupt channel 13 enable
28	CSR_MIE_FIRQ12E	r/w	Fast interrupt channel 12 enable
27	CSR_MIE_FIRQ11E	r/w	Fast interrupt channel 11 enable
26	CSR_MIE_FIRQ10E	r/w	Fast interrupt channel 10 enable
25	CSR_MIE_FIRQ9E	r/w	Fast interrupt channel 9 enable
24	CSR_MIE_FIRQ8E	r/w	Fast interrupt channel 8 enable
23	CSR_MIE_FIRQ7E	r/w	Fast interrupt channel 7 enable
22	CSR_MIE_FIRQ6E	r/w	Fast interrupt channel 6 enable
21	CSR_MIE_FIRQ5E	r/w	Fast interrupt channel 5 enable
20	CSR_MIE_FIRQ4E	r/w	Fast interrupt channel 4 enable
19	CSR_MIE_FIRQ3E	r/w	Fast interrupt channel 3 enable
18	CSR_MIE_FIRQ2E	r/w	Fast interrupt channel 2 enable
17	CSR_MIE_FIRQ1E	r/w	Fast interrupt channel 1 enable
16	CSR_MIE_FIRQ0E	r/w	Fast interrupt channel 0 enable
11	CSR_MIE_MEIE	r/w	Machine external interrupt enable
7	CSR_MIE_MTIE	r/w	Machine timer interrupt enable (from MTIME)
3	CSR_MIE_MSIE	r/w	Machine software interrupt enable



The *fast interrupt request signals* (FIRQ) are not used by the CPU itself. These IRQ lines are driven by processor modules. See section [3.3. Processor Interrupts](#) for more information.

Machine Trap-Handler Base Address

mtvec

CSR address: 0x305

Reset value: 0x00000000

The `mtvec` CSR is compliant to the RISC-V specifications. It stores the base address for **ALL** machine trap handlers. Thus, it defines the main entry point for exception/interrupt handling regardless of the actual trap source. The lowest two bits of this register are always zero and cannot be altered.

Bit#	R/W	Function
31:2	r/w	4-byte aligned base address of trap base handler
1:0	r/-	Always zero

Machine Counter Enable

mcounteren

CSR address: 0x306

Reset value: 0x00000000

The `mcounteren` CSR is compliant to the RISC-V specifications. The bits of this CSR define which counter/timer CSR can be accessed (read) from code running in a less-privileged environment. For example, if user-level code tries to read from a counter/timer CSR without having access, the illegal instruction exception is raised. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
2	CSR_MCOUNTEREN_IR	r/w	User-level code is allowed to read <code>cycle[h]</code> CSRs when set
1	CSR_MCOUNTEREN_TM	r/w	User-level code is allowed to read <code>time[h]</code> CSRs when set
0	CSR_MCOUNTEREN_CY	r/w	User-level code is allowed to read <code>instret[h]</code> CSRs when set

Machine Status Register – High Word

mstatush

CSR address: 0x310

Reset value: 0x00000020

The `mstatus` CSR is compliant to the RISC-V specifications. It provides additional CPU status information. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
5	CSR_MSTATUSH_MBE	r/-	Machine-mode byte-order (Endianness) for load/store operations, always set indicating BIG-endian byte-order

2.6.2. Machine Trap Handling

Scratch Register for Machine Trap Handlers

mscratch

CSR address: 0x340

Reset value: undefined

The `mscratch` CSR is compliant to the RISC-V specifications. It is a general purpose scratch register that can be used by the exception/interrupt handler. The content of this register after reset is undefined.

Machine Exception Program Counter

mepc

CSR address: 0x341

Reset value: 0x00000000

The `mepc` CSR is compliant to the RISC-V specifications. For exceptions (like an illegal instruction) this register provides the address of the exception-causing instruction. For Interrupt (like a machine timer interrupt) this register provides the address of the next not-yet-executed instruction.

Machine Trap Cause

mcause

CSR address: 0x342

Reset value: 0x80000000

The `mcause` CSR is compliant to the RISC-V specifications. It shows the cause of the current exception / interrupt (see chapter [2.8. Traps, Exceptions and Interrupts](#)). The following bits are implemented:

Bit#	R/W	Function
31	r/w	1: Indicates an interrupt; 0: Indicates an exception
30:5	r/-	Always zero
4:0	r/w	Exception ID code

After reset `mcause` is set to `TRAP_CODE_RESET` (= 0x80000000) to indicate a hardware reset.

Machine Bad Address or Instruction**mtval**

CSR address: 0x343

Reset value: 0x00000000

The `mtval` CSR is compliant to the RISC-V specifications. When a trap is triggered, the CSR shows either the faulting address (for misaligned/faulting load/stores/fetch) or the faulting instruction itself (for illegal instructions). For interrupts the CSR is set to zero. The `mtval` CSR content provides the following information after entering a trap:

Trap cause	mcause CSR	mtval CSR content
Misaligned instruction fetch address Instruction fetch access fault	0x00000000 0x00000001	Address of faulting instruction fetch
Breakpoint	0x00000003	Program counter (= address) of faulting instruction itself
Misaligned load address Load access fault Misaligned store address Store access fault	0x00000006 0x00000005 0x00000006 0x00000007	Access address of faulting load/store operation
Illegal instruction	0x00000002	Instruction word of faulting instruction
Anything else (including interrupts)	...	0x00000000 (always zero)

Machine Interrupt Pending

mip

CSR address: 0x344

Reset value: 0x00000000

The `mip` CSR is compliant to the RISC-V specifications and provides custom extensions. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	Note	R/W	Function
31	CSR_MIP_FIRQ15P	custom	r/w	Fast interrupt channel 15 pending
30	CSR_MIP_FIRQ14P	custom	r/w	Fast interrupt channel 14 pending
29	CSR_MIP_FIRQ13P	custom	r/w	Fast interrupt channel 13 pending
28	CSR_MIP_FIRQ12P	custom	r/w	Fast interrupt channel 12 pending
27	CSR_MIP_FIRQ11P	custom	r/w	Fast interrupt channel 11 pending
26	CSR_MIP_FIRQ10P	custom	r/w	Fast interrupt channel 10 pending
25	CSR_MIP_FIRQ9P	custom	r/w	Fast interrupt channel 9 pending
24	CSR_MIP_FIRQ8P	custom	r/w	Fast interrupt channel 8 pending
23	CSR_MIP_FIRQ7P	custom	r/w	Fast interrupt channel 7 pending
22	CSR_MIP_FIRQ6P	custom	r/w	Fast interrupt channel 6 pending
21	CSR_MIP_FIRQ5P	custom	r/w	Fast interrupt channel 5 pending
20	CSR_MIP_FIRQ4P	custom	r/w	Fast interrupt channel 4 pending
19	CSR_MIP_FIRQ3P	custom	r/w	Fast interrupt channel 3 pending
18	CSR_MIP_FIRQ2P	custom	r/w	Fast interrupt channel 2 pending
17	CSR_MIP_FIRQ1P	custom	r/w	Fast interrupt channel 1 pending
16	CSR_MIP_FIRQ0P	custom	r/w	Fast interrupt channel 0 pending
11	CSR_MIP_MEIP	RISC-V	r/w	Machine external interrupt pending
7	CSR_MIP_MTIP	RISC-V	r/w	Machine timer interrupt pending
3	CSR_MIP_MSIP	RISC-V	r/w	Machine software interrupt pending

A pending interrupt can be cleared by setting the according bit to zero.



The *fast interrupt request signals* (FIRQ) are not used by the CPU itself. These IRQ lines are drives by processor modules. See section [3.3. Processor Interrupts](#) for more information.

2.6.3. Machine Physical Memory Protection

The available physical memory protection logic is configured via the `PMP_NUM_REGIONS` and `PMP_MIN_GRANULARITY` top entity generics. `PMP_NUM_REGIONS` defines the number of implemented protection regions and thus, the availability of the according `pmpcfg*` and `pmpaddr*` CSRs.



If trying to access an PMP-related CSR beyond `PMP_NUM_REGIONS` **no illegal instruction exception** is triggered and the according CSRs are read-only and always return zero.



The RISC-V-compliant NEORV32 physical memory protection only implements the **NAPOT** (naturally aligned power-of-two region) mode with a minimal region granularity of 8 bytes.

Physical Memory Protection Configuration Register(s)

pmpcfg0 – pmpcfg15

CSR address: 0x3a0 – 0x3af

Reset value: 0x00000000

The `pmpcfg*` CSRs are compliant to the RISC-V specifications. They are used to configure the protected regions, where each `pmpcfg*` CSR provides configuration bits for four regions. The following bits (for the first PMP configuration entry) are implemented (all remaining bits are always zero and are read-only):

Bit#	RISC-V Name	R/W	Function
7	L	r/w	Lock bit, can be set – but not be cleared again (only via CPU reset)
6:5	-	r/-	Reserved, always read as zero
4:3	A	r/w	Mode configuration; only OFF (“00”) and NAPOT (“11”) are supported
2	X	r/w	Execute permission
1	W	r/w	Write permission
0	R	r/w	Read permission

Physical Memory Protection Base Address Register(s)

pmpaddr0 – pmpaddr63

CSR address: 0x3b0 – 0x3ef

Reset value: 0xFFFFFFFF

The `pmpaddr*` CSRs are compliant to the RISC-V specifications. They are used to configure the base address and the region size.



When configuring PMP make sure to set `pmpaddr*` before activating the according region via `pmpcfg*`; when changing the PMP configuration, deactivate the according region via `pmpcfg*` before modifying `pmpaddr*`.

2.6.4. [Machine] Counters and Timers

Cycle Counter – Low Word

cycle

CSR address: 0xc00

Reset value: undefined

The `cycle` CSR is compliant to the RISC-V specifications. It shows the lower 32-bit of the 64-bit cycle counter. The `cycle` CSR is read-only and is a shadowed copy of the `mcycle` CSR.

Machine Cycle Counter – Low Word

mcycle

CSR address: 0xb00

Reset value: undefined

The `mcycle` CSR is compliant to the RISC-V specifications. It shows the lower 32-bit of the 64-bit cycle counter. The `mcycle` CSR can also be written and is copied to the `cycle` CSR.

System Time – Low Word

time

CSR address: 0xc01

Reset value: undefined

The `time` CSR is compliant to the RISC-V specifications. It shows the lower 32-bit of the 64-bit system time. The system time is generated by the MTIME system timer unit via the CPU `time_i` signal. The `time` CSR is read-only. Change the system time via the MTIME unit.

If the processor-internal machine timer (MTIME) is not implemented (via `IO_MTIME_EN = false`), the processor's `mtime_i` top entity signal is accessible via the `time[h]` CSRs.

Instructions-Retired Counter – Low Word

instret

CSR address: 0xc02

Reset value: undefined

The `instret` CSR is compliant to the RISC-V specifications. It shows the lower 32-bit of the 64-bit retired instructions counter. The `instret` CSR is read-only and is a shadowed copy of the `minstret` CSR.

Machine Instructions-Retired Counter – Low Word

minstret

CSR address: 0xb01

Reset value: undefined

The `minstret` CSR is compliant to the RISC-V specifications. It shows the lower 32-bit of the 64-bit retired instructions counter. The `minstret` CSR can also be written and is copied to the `instret` CSR.

Cycle Counter – High Word

cycleh

CSR address: 0xc80

Reset value: undefined

The `cycleh` CSR is compliant to the RISC-V specifications. It shows the upper 32-bit of the 64-bit cycle counter. The `cycleh` CSR is read-only and is a shadowed copy of the `mcycleh` CSR.

Machine Cycle Counter – High Word

mcycleh

CSR address: 0xb80

Reset value: undefined

The `mcycleh` CSR is compliant to the RISC-V specifications. It shows the upper 32-bit of the 64-bit cycle counter. The `mcycleh` CSR can also be written and is copied to the `cycleh` CSR.

System Time – High Word

timeh

CSR address: 0xc81

Reset value: undefined

The `timeh` CSR is compliant to the RISC-V specifications. It shows the upper 32-bit of the 64-bit system time. The system time is generated by the MTIME system timer unit via the CPU `time_i` signal. The `timeh` CSR is read-only. Change the system time via the MTIME unit.

If the processor-internal machine timer (MTIME) is not implemented (via `IO_MTIME_EN = false`), the processor's `mtime_i` top entity signal is accessible via the `time[h]` CSRs.

Instructions-Retired Counter – High Word

instreth

CSR address: 0xc82

Reset value: undefined

The `instreth` CSR is compliant to the RISC-V specifications. It shows the upper 32-bit of the 64-bit retired instructions counter. The `instreth` CSR is read-only and is a shadowed copy of the `minstreth` CSR.

Machine Instructions-Retired Counter – High Word

minstreth

CSR address: 0xb82

Reset value: undefined

The `minstreth` CSR is compliant to the RISC-V specifications. It shows the upper 32-bit of the 64-bit retired instructions counter. The `minstreth` CSR can also be written and is copied to the `instreth` CSR.

2.6.5. Hardware Performance Monitors (HPM)

The available hardware performance logic is configured via the `HPM_NUM_CNTS` top entity generic. `HPM_NUM_CNTS` defines the number of implemented performance monitors and thus, the availability of the according `[m]hpmcounter*[h]` and `mhpmevent*` CSRs.



If trying to access an HPM-related CSR beyond `HPM_NUM_CNTS` **no illegal instruction exception** is triggered and the according CSRs are read-only and always return zero.

Machine Performance-Monitoring Event Selector(s)

mhpmevent3 – mhpmevent31

CSR address: 0x323 – 0x33f

Reset value: 0x00000000

The `mhpmevent*` CSRs are compliant to the RISC-V specifications. The configuration of these CSR define the events that cause the according `[m]hpmcounter*[h]` counters to increment. All available events are listed in the table below. If more than one event is selected, the according counter will increment if **any** of the enabled events is observed (logical OR). Note that the counter will only increment by 1 step per clock cycle even if more than one event is observed. If the CPU is in sleep mode, no HPM counter will increment at all.

The available hardware performance logic is configured via the `HPM_NUM_CNTS` top entity generic. `HPM_NUM_CNTS` defines the number of implemented performance monitors and thus, the availability of the according `[m]hpmcounter*[h]` and `mhpmevent*` CSRs.

Bit#	Name [C]	R/W	Event that triggers a counter increment
0	HPMCNT_EVENT_CY	r/w	Active clock cycle
1	-	r/-	Not implemented, always read as zero
2	HPMCNT_EVENT_IR	r/w	Retired Instruction
3	HPMCNT_EVENT_CIR	r/w	Retired compressed instruction
4	HPMCNT_EVENT_WAIT_IF	r/w	Instruction fetch memory wait cycle (if more than 1 cycle memory latency)
5	HPMCNT_EVENT_WAIT_II	r/w	Instruction issue pipeline wait cycle (if more than 1 cycle latency), caused by pipelines flushes (like taken branches)
6	HPMCNT_EVENT_WAIT_MC	r/w	Multi-cycle ALU operation wait cycle
7	HPMCNT_EVENT_LOAD	r/w	Load operation
8	HPMCNT_EVENT_STORE	r/w	Store operation
9	HPMCNT_EVENT_WAIT_LS	r/w	Load/store memory wait cycle (if more than 1 cycle memory latency)
10	HPMCNT_EVENT_JUMP	r/w	Unconditional jump
11	HPMCNT_EVENT_BRANCH	r/w	Conditional branch (taken or not taken)
12	HPMCNT_EVENT_TBRANCH	r/w	Taken conditional branch
13	HPMCNT_EVENT_TRAP	r/w	Entered trap
14	HPMCNT_EVENT_ILLEGAL	r/w	Illegal instruction exception

Performance-Monitoring Counter(s) – Low Word**hpmcounter3 – hpemcounter31**

CSR address: 0xc03 – 0xc1f

Reset value: undefined

The hpmcounter* CSRs are compliant to the RISC-V specifications. These CSRs provide the lower 32-bit of arbitrary event counters (64-bit). These CSRs are read-only and provide a showed copy of the according mhpmscounter* CSRs.

Machine Performance-Monitoring Counter(s) – Low Word**mhpmscounter3 – mhpemcounter31**

CSR address: 0xb03 – 0xb1f

Reset value: undefined

The mhpmscounter* CSRs are compliant to the RISC-V specifications. These CSRs provide the lower 32-bit of arbitrary event counters (64-bit). The mhpmscounter* CSRs can also be written and are copied to the hpmcounter* CSRs. The event(s) that trigger an increment of theses counters are selected via the according mhpmevent* CSRs.

Performance-Monitoring Counter(s) – High Word**hpmcounter3h – hpemcounter31h**

CSR address: 0xc83 – 0xc9f

Reset value: undefined

The hpmcounter*h CSRs are compliant to the RISC-V specifications. These CSRs provide the upper 32-bit of arbitrary event counters (64-bit). These CSRs are read-only and provide a showed copy of the according mhpmscounter*h CSRs.

Machine Performance-Monitoring Counter(s) – High Word**mhpmscounter3h – mhpemcounter31h**

CSR address: 0xb83 – 0xb9f

Reset value: undefined

The mhpmscounter*h CSRs are compliant to the RISC-V specifications. These CSRs provide the upper 32-bit of arbitrary event counters (64-bit). The mhpmscounter*h CSRs can also be written and are copied to the hpmcounter*h CSRs. The event(s) that trigger an increment of theses counters are selected via the according mhpmevent* CSRs.

2.6.6. Machine Counters Setup

Machine Counter-Inhibit Register

mcountinhibit

CSR address: 0x320

Reset value: 0x00000000

The `mcountinhibit` CSR is compliant to the RISC-V specifications. The bits in this register define which counter/timer CSR are allowed to perform an automatic increment. Automatic update is enabled if the according bit in `mcountinhibit` is **cleared**. The following bits are implemented (all remaining bits are always zero and are read-only):

Bit#	Name [C]	R/W	Function
0	<code>CSR_MCOUNTINHIBIT_IR</code>	r/w	The <code>[m]instret[h]</code> CSRs will auto-increment with each committed instruction when set
2	<code>CSR_MCOUNTINHIBIT_CY</code>	r/w	The <code>[m]cycle[h]</code> CSRs will auto-increment with each clock cycle (if CPU is not in sleep state) when set
3..31	-	r/w	The <code>[m]hpmcount*[h]</code> CSRs will auto-increment according to the configured <code>mhpmevent*</code> selector

2.6.7. Machine Information Registers

Machine Vendor ID	mvencorid
--------------------------	------------------

CSR address: 0xf11

Reset value: 0x00000000

The `mvencorid` CSR is compliant to the RISC-V specifications. It is read-only and always reads zero.

Machine Architecture ID	marchid
--------------------------------	----------------

CSR address: 0xf12

Reset value: 0x00000013

The `marchid` CSR is compliant to the RISC-V specifications. It is read-only and shows the NEORV32 [official RISC-V open-source architecture ID](#) (decimal: 19, 32-bit hexadecimal: 0x00000013).

Machine Implementation ID	mimpid
----------------------------------	---------------

CSR address: 0xf13

Reset value: HW version number

The `mimpid` CSR is compliant to the RISC-V specifications. It is read-only and shows the version of the NEORV32 as BCD-coded number (example: `mimpid` = 0x01020312 → 01.02.03.12 → version 1.2.3.12).

Machine Hardware Thread ID	mhartid
-----------------------------------	----------------

CSR address: 0xf14

Reset value: HW_THREAD_ID generic

The `mhartid` CSR is compliant to the RISC-V specifications. It is read-only and shows the core's hart ID, which is assigned via the CPU's `HW_THREAD_ID` generic.

2.6.8. NEORV32-Specific Custom CSRs

Z* CPU Extensions Indicator Register**mzext**

CSR address: 0xfc0

Reset value: -

The `mzext` CSR is a custom read-only CSR that shows the implemented Z* extensions. The following bits are implemented (all remaining bits are always zero).

Bit#	Name [C]	R/W	Function
0	CPU_MZEXT_ZICSR	r/-	Zicsr extensions available (enabled via CPU_EXTENSION_RISCV_Zicsr generic)
1	CPU_MZEXT_ZIFENCEI	r/-	Zifencei extensions available (enabled via CPU_EXTENSION_RISCV_Zifencei generic)
2	CPU_MZEXT_ZBB	r/-	Zbb extensions available; bit manipulation base subset (enabled via CPU_EXTENSION_RISCV_B generic)

2.7. Execution Safety

The hardware of the NEORV32 CPU was designed for a maximum of *execution safety*. If the `Zicsr` CPU extension is enabled, the core supports **all** traps specified by the official RISC-V specifications (obviously, not the ones that are related to yet unimplemented extensions/features). Thus, the CPU provides well-defined hardware fall-backs for (nearly) everything that can go wrong. Even if any kind of trap is triggered, the core is always in a precise and fully synchronized state throughout the whole architecture (i.e. no need to make out-of-order operations undone) that allows predictable execution behavior at any time.

Additional and highlighted safety features:

- ✕ The CPU supports **all bus exceptions** including bus access exceptions that are triggered if an accessed address does not respond or encounters an internal error during access (which is a rare feature in many open-source RISC-V cores).
- ✕ The CPU raises an illegal instruction trap for **all** unimplemented/malformed/illegal instruction words (which is a rare feature in many open-source RISC-V cores, too).
- ✕ If user-level code tries to read from machine-level-only CSR (like `mstatus`) an illegal instruction exception is raised (\rightarrow illegal access). The results of this operations is always zero (though, machine-level code handling this exception can modify the target register of the illegal access-causing instruction to allow full virtualization). Illegal write accesses to machine CSRs will not be conducted at all and will only result in raising an illegal instruction exception.
- ✕ Illegal user-level memory accesses to protected addresses or address regions (via physical memory protection) will not be conducted at all (no actual write and no actual read; prevents triggering of memory-mapped devices). Illegal load operations will not result any data (the instruction's destination register will not be written at all).

2.8. Traps, Exceptions and Interrupts

In this document a (maybe) special nomenclature regarding traps is used:

- Interrupts = Asynchronous exceptions
- Exceptions = Synchronous exceptions
- Traps = Exceptions + Interrupts (synchronous **or** asynchronous exceptions)

Whenever an exception or interrupt is triggered, the CPU transfers control to the address stored in the `mtvec` CSR. The cause of the according interrupt or exception can be determined via the content of the `mcause` CSR. The address that reflected the current program counter when a trap was taken is stored to `mepc`. Additional information regarding the cause of the trap can be retrieved from `mtval`.

The traps are prioritized. If several exceptions occur at once only the one with highest priority is triggered. If several interrupts trigger at once, the one with highest priority is triggered while the remaining ones are queued. After completing the interrupt handler the interrupt with the second highest priority will issues and so on.

Memory Access Exceptions

If a load operation causes any exception, the destination register is not written at all. Exceptions caused by a misalignment or a physical memory protection fault do not trigger a bus read-operation at all. Exceptions caused by a store address misalignment or a store physical memory protection fault do not trigger a bus write-operation at all.

Instruction Atomicity

All instructions execute as atomic operations – interrupts can only trigger between two consecutive instructions.

Custom Fast Interrupt Request Lines

As a custom extension, the NEORV32 CPU features *fast interrupt request* lines via the `firq_i` CPU top entity signals. These interrupts have custom configuration and status flags in the `mie` and `mip` CSRs and also provide custom trap codes (see table below).



The *fast interrupt request signals* (FIRQ) are not used by the CPU itself. These IRQ lines are drives by processor modules. See section [3.3. Processor Interrupts](#) for more information.

Prio.	mcause	[RISC-V]	ID [C]	Cause	mepc	mtval	
1	0x80000000	1.0	TRAP_CODE_RESET ⁸	Hardware reset	BOOT	0	C
2	0x8000000B	1.11	TRAP_CODE_MEI	Machine external interrupt	I-PC	0	
3	0x80000003	1.3	TRAP_CODE_MSI	Machine software interrupt	I-PC	0	
4	0x80000007	1.7	TRAP_CODE_MTI	Machine timer interrupt (from MTIME)	I-PC	0	
5	0x80000010	1.16	TRAP_CODE_FIRQ_0	Fast interrupt request channel 0	I-PC	0	C
6	0x80000011	1.17	TRAP_CODE_FIRQ_1	Fast interrupt request channel 1	I-PC	0	C
7	0x80000012	1.18	TRAP_CODE_FIRQ_2	Fast interrupt request channel 2	I-PC	0	C
8	0x80000013	1.19	TRAP_CODE_FIRQ_3	Fast interrupt request channel 3	I-PC	0	C
9	0x80000014	1.20	TRAP_CODE_FIRQ_4	Fast interrupt request channel 4	I-PC	0	C
10	0x80000015	1.21	TRAP_CODE_FIRQ_5	Fast interrupt request channel 5	I-PC	0	C
11	0x80000016	1.22	TRAP_CODE_FIRQ_6	Fast interrupt request channel 6	I-PC	0	C
12	0x80000017	1.23	TRAP_CODE_FIRQ_7	Fast interrupt request channel 7	I-PC	0	C
13	0x80000018	1.24	TRAP_CODE_FIRQ_8	Fast interrupt request channel 8	I-PC	0	C
14	0x80000019	1.25	TRAP_CODE_FIRQ_9	Fast interrupt request channel 9	I-PC	0	C
15	0x8000001a	1.26	TRAP_CODE_FIRQ_10	Fast interrupt request channel 10	I-PC	0	C
16	0x8000001b	1.27	TRAP_CODE_FIRQ_11	Fast interrupt request channel 11	I-PC	0	C
17	0x8000001c	1.28	TRAP_CODE_FIRQ_12	Fast interrupt request channel 12	I-PC	0	C
18	0x8000001d	1.29	TRAP_CODE_FIRQ_13	Fast interrupt request channel 13	I-PC	0	C
19	0x8000001e	1.30	TRAP_CODE_FIRQ_14	Fast interrupt request channel 14	I-PC	0	C
20	0x8000001f	1.31	TRAP_CODE_FIRQ_15	Fast interrupt request channel 15	I-PC	0	C
21	0x00000001	0.1	TRAP_CODE_I_ACCESS	Instruction access fault	B-ADR	PC	
22	0x00000002	0.2	TRAP_CODE_I_ILLEGAL	Illegal instruction	PC	Inst	
23	0x00000000	0.0	TRAP_CODE_I_MISALIGNED	Instruction address misaligned	B-ADR	PC	
24	0x0000000B	0.11	TRAP_CODE_MENV_CALL	Environment call from M-mode (ECALL in machine-mode)	PC	PC	
25	0x00000008	0.8	TRAP_CODE_UENV_CALL	Environment call from U-mode (ECALL in user-mode)	PC	PC	
26	0x00000003	0.3	TRAP_CODE_BREAKPOINT	Breakpoint (EBREAK)	PC	PC	
27	0x00000006	0.6	TRAP_CODE_S_MISALIGNED	Store address misaligned	B-ADR	B-ADR	
28	0x00000004	0.4	TRAP_CODE_L_MISALIGNED	Load address misaligned	B-ADR	B-ADR	
29	0x00000007	0.7	TRAP_CODE_S_ACCESS	Store access fault	B-ADR	B-ADR	
30	0x00000005	0.5	TRAP_CODE_L_ACCESS	Load access fault	B-ADR	B-ADR	



The [C] names are defined by the NEORV32 core library (sw/lib/include/neorv32.h) and can be used in plain C code.

- 8 The reset cause ID cannot be used to distinguish between an external hardware reset or a watchdog-caused system reset. The watchdog unit provides an additional flag to check for these conditions ([3.5.7. Watchdog Timer \(WDT\)](#)).

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

Notes

The priority column shows the priority of each trap. The highest priority is 1. The `mcause` column shows the cause ID of the according trap that is written to `mcause` CSR. Orange values indicate an interrupt (=asynchronous exception), black number indicate an exception (=synchronous exception). Lines marked with a “C” are custom extensions. The `RISC-V` columns show the *interrupt/exception code value* from the official *RISC-V privileged architecture* manual. The `mepc` and `mtval` columns show the value written to `mepc` and `mtval` CSRs when a trap is triggered:

- `I-PC` Address of *interrupted* instruction (instruction has not been execute/completed yet)
- `B-ADR` Bad memory access address that cause the trap
- `PC` Address of instruction that caused the trap
- `0` Zero
- `Inst` The faulting instruction itself
- `BOOT` CPU boot address

2.9. Address Space

The CPU is a 32-bit architecture with separated instruction and data interfaces making it a *Harvard Architecture*. Each of this interfaces can access an address space of up to 2^{32} bytes (4GB). The memory system is based on 32-bit words with a minimal granularity of 1 byte. Please note, that the NEORV32 CPU does not support unaligned memory accesses in hardware – however, a software-based handling can be implemented as any unaligned memory access will trigger an according exception.

2.10. Bus Interface

The CPU provides two independent bus interfaces: One for fetching instructions (`i_bus_*`) and one for accessing data (`d_bus_*`) via load and store operations. Both interfaces use the same interface protocol.

2.10.1. Interface Signals

The following table shows the signals of the interfaces seen from the CPU (`*_o` signals are driven by the CPU, `*_i` signals are read by the CPU).

Signal	Size	Function
<code>bus_addr_o</code>	32	The access address
<code>bus_rdata_i</code>	32	Data input for read operations
<code>bus_wdata_o</code>	32	Data output for write operations
<code>bus_ben_o</code>	4	Byte enable signal for write operations
<code>bus_we_o</code>	1	Bus write access
<code>bus_re_o</code>	1	Bus read access
<code>bus_cancel_o</code>	1	Indicates that the current bus access is terminated by the controller (the CPU)
<code>bus_ack_i</code>	1	Accessed peripheral indicates a successful completion of the bus transaction
<code>bus_err_i</code>	1	Accessed peripheral indicates an error during the bus transaction
<code>bus_fence_o</code>	1	This signal is set for one cycle when the CPU executes a data/instruction fence operation
<code>bus_lock_o</code>	1	Indicates a locked/exclusive (atomic) bus access



Currently, there are no pipelined or overlapping operations implemented within the same bus interface. So only a single transfer request can be “on the fly”. This also means that there can only be an exclusive active read transaction or an active write transaction – read and write transactions in parallel are not yet implemented.



If there is no active transfer in progress (data or instructions) the state of the `bus_cancel_o` signal is irrelevant.

2.10.2. Protocol

A bus request is triggered either by the `bus_re_o` signal (for reading data) or by the `bus_we_o` signal (for writing data). These signals are active for one cycle and initiate a new bus transaction. The transaction is completed when the accessed peripheral either sets the `bus_ack_i` signal (\rightarrow successful completion) or the `bus_err_i` signal is set (\rightarrow failed completion). All these control signals are only active (= high) for one single cycle.

An error indicated via the `bus_err_i` signal during a transfer will trigger the according *instruction bus access fault* or *load/store bus access fault* exception. The CPU will terminate a transfer (when an error during transfer is encountered) via the `bus_cancel_o` signal.

The transfer can be completed directly in the same cycle as it was initiated (via the `bus_re_o` or `bus_we_o` signal) if the peripheral sets `bus_ack_i` or `bus_err_i` high for one cycle.



Memories / memory-mapped devices with variable latency

All bus transactions require a minimal latency of 1 cycle. In this case the bus transactions takes a total of 2 cycles (setting all signals in the first cycle starting a new request; results are provided in the second cycle).

There is no problem if the accessed peripheral takes more than 1 cycle to process the request (= latency > 1 cycle). However, the bus transaction **has to be completed (= acknowledged)** within the number of cycles specified via the global `bus_timeout_c` constant (default: 127 cycles) from the VHDL package file (`rtl/neorv32_package.vhd`). If not, the according *instruction bus access fault* or *load/store bus access fault* exception is triggered and the CPU cancels the transaction via the `bus_cancel_o` signal.

Bus Accesses




Figure 2: CPU interface read access (left) and write access (right)

Write Access

For a write access, the accessed address (`bus_addr_o`), the data to be written (`bus_wdata_o`) and the byte enable signals (`bus_ben_o`) are set when `bus_we_o` goes high. These three signals are kept stable until the transaction is completed. In the example below the accessed peripheral cannot answer directly in the next cycle after issuing. Here, the transaction is successful and the peripheral sets the `bus_ack_i` signal several cycles after issuing.

Read Access

For a read access, the accessed address (`bus_addr_o`) is set when `bus_re_o` goes high. The address is kept stable until the transaction is completed. In the example below the accessed peripheral cannot answer directly in the next cycle after issuing. The peripheral has to apply the read data right in the same cycle as the bus transaction is completed (here, the transaction is successful and the peripheral sets the `bus_ack_i` signal).

Exclusive/Locked (atomic) Access

The load-reservate instruction (`LR.W`) will set the `bus_lock_o` signal telling the bus interconnect that no other controller might interrupt this exclusive access. The store-conditional instruction (`SC.W`) evaluates the status of the exclusive bus access and clear the `bus_lock_o` signal again. The atomic access succeeds if no other controller was accessing the desired memory address. The exclusive access is terminated if there is another “normal” load/store operation or a trap (exception/interrupt between `LR.W` and `SC.W`, the `wb_lock_o` signal is automatically cleared and the atomic access is interpreted as “failure”.

If there is an access by another controller during a locked access, the locked bus access is not exclusive anymore. In this case, the bus interconnect or even the accessed memory / memory-mapped device has to signal this to the processor by either setting `wb_err` high or by not acknowledging the transfer (to let it timeout). By this, a bus access exception is triggered, the exclusive access is terminated and interpreted as “failure”.



For more information regarding the behavior and requirement of atomic operations see chapter [3.5.5. Processor-External Memory Interface \(WISHBONE\) \(AXI4-Lite\)](#).

Memory Barriers

Whenever the CPU executes a fence instruction, the according interface signal is set high for one cycle (`d_bus_fence_o` for a `fence` instruction; `i_bus_fence_o` for a `fencei` instruction). It is the task of the memory system to perform the necessary operations (like a cache flush and refill).

Access Boundaries

The instruction interface will always access memory on word (= 32-bit) boundaries even if fetching compressed (16-bit) instructions. The data interface can access memory on byte (= 8-bit), half-word (= 16-bit) and word (= 32-bit) boundaries.

3. NEORV32 Processor (SoC)

The NEORV32 Processor is based in the *NEORV32 CPU* (→ pp.17). Together with common peripheral interfaces and embedded memories it provide a RISC-V-based full-scale microcontroller-like SoC platform.




Figure 3: NEORV32 processor block diagram

Key Features

- ✓ Optional processor-internal data and instruction memories (**DMEM/IMEM** → p.71) + cache (**iCACHE** → p.73)
- ✓ Optional internal bootloader (**BOOTLDROM**) with UART console & SPI flash boot option (→ p.112)
- ✓ Optional machine system timer (**MTIME** → p.82), RISC-V-compliant
- ✓ Optional two independent universal asynchronous receiver and transmitter (**UART0** → p.83, **UART1** → p.86) with simulation output option via VHDL *text.io*
- ✓ Optional 8/16/24/32-bit serial peripheral interface controller (**SPI** → p.88) with 8 dedicated CS lines
- ✓ Optional two wire serial interface controller (**TWI** → p.90), compatible to the I²C standard
- ✓ Optional general purpose parallel IO port (**GPIO** → p.79), 32xOut, 32xIn
- ✓ Optional 32-bit external bus interface, Wishbone b4 / AXI4-Lite compliant (**WISHBONE** → p.75)
- ✓ Optional watchdog timer (**WDT** → p.80)
- ✓ Optional PWM controller with 4 channels and 8-bit duty cycle resolution (**PWM** → p.92)
- ✓ Optional ring-oscillator-based true random number generator (**TRNG** → p.94)
- ✓ Optional custom functions subsystem for custom co-processor extensions (**CFS** → p.96)
- ✓ Optional numerically-controlled oscillator (**NCO** → p.99) with 3 independent channels
- ✓ System configuration information memory to check HW config. via software (**SYSINFO** → p.103)

3.1. Processor Top Entity – Signals

The following table shows all interface ports of the processor top entity (`rtl/core/neorv32_top.vhd`). The type of all signals is `std_ulogic` or `std_ulogic_vector`, respectively.



A wrapper for the NEORV32 Processor setup providing resolved port signals can be found in `rtl/top_templates/neorv32_top_stdlogic.vhd`.

Signal Name	Width	Direction	Function	HW Module / Chapter
Global Control				
clk_i	1	Input	Global clock line, all registers triggering on rising edge	global
rstn_i	1	Input	Global reset, low-active	
External bus interface (Wishbone-compatible)				
wb_tag_o	3	Output	Tag (access type identifier)	
wb_adr_o	32	Output	Destination address	
wb_dat_i	32	Input	Write data	
wb_dat_o	32	Output	Read data	
wb_we_o	1	Output	Write enable ('0' = read transfer)	
wb_sel_o	4	Output	Byte enable	3.5.5. Processor-External Memory Interface (WISHBONE) (AXI4-Lite)
wb_stb_o	1	Output	Strobe	
wb_cyc_o	1	Output	Valid cycle	
wb_lock_o	1	Output	Locked/exclusive(/atomic) access	
wb_ack_i	1	Input	Transfer acknowledge	
wb_err_i	1	Input	Transfer error	
Advanced memory control signals				
fence_o	1	Output	Indicates an executed fence instruction	2.4. Instruction Sets and CPU Extensions
fencei_o	1	Output	Indicates an executed fencei instruction	
General Purpose Inputs & Outputs (GPIO)				
gpio_o	32	Output	General purpose parallel output	3.5.6. General Purpose Input and Output Port (GPIO)
gpio_i	32	Input	General purpose parallel input	
Primary Universal Asynchronous Receiver/Transmitter (UART0)				
uart0_txd_o	1	Output	UART0 serial transmitter	3.5.9. Primary Universal Asynchronous Receiver and Transmitter (UART0)
uart0_rxd_i	1	Input	UART0 serial receiver	
Secondary Universal Asynchronous Receiver/Transmitter (UART1)				
uart1_txd_o	1	Output	UART1 serial transmitter	3.5.10. Secondary Universal Asynchronous Receiver and Transmitter (UART1)
uart1_rxd_i	1	Input	UART1 serial receiver	
Serial Peripheral Interface Controller (SPI)				
spi_sck_o	1	Output	SPI controller clock line	
spi_sdo_o	1	Output	SPI serial data output	
spi_sdi_i	1	Input	SPI serial data input	3.5.11. Serial Peripheral Interface Controller (SPI)
spi_csn_o	8	Output	SPI dedicated chip select lines 0..7 (low-active)	

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

Signal Name	Width	Direction	Function	HW Module / Chapter
Two-Wire Interface Controller (TWI)				
twi_sda_io	1	InOut	TWI serial data line	3.5.12. Two Wire Serial Interface Controller (TWI)
twi_scl_io	1	InOut	TWI serial clock line	
Custom Functions Subsystem (CFS)				
cfs_in_i	32	Input	Custom CFS input signal conduit	3.5.15. Custom Functions Subsystem (CFS)
cfs_out_o	32	Output	Custom CFS output signal conduit	
Pulse-Width Modulation Channels (PWM)				
pwm_o	4	Output	Pulse-width modulated channels	3.5.13. Pulse Width Modulation Controller (PWM)
Numerically-Controller Oscillator (NCO)				
nco_o	3	Output	NCO output channels	3.5.16. Numerically-Controller Oscillator (NCO)
System time input from external MTIME unit				
mtime_i	32	Input	Machine timer time (to time CSRs) from external MTIME unit if the processor-internal MTIME unit is NOT used	2.6.4. [Machine] Counters and Timers
Interrupts				
soc_firq_i	6	Input	Platform fast interrupt channels (custom)	3.3. Processor Interrupts
mtime_irq_i	1	Input	Machine timer interrupt ⁹ (RISC-V)	
msw_irq_i	1	Input	Machine software interrupt (RISC-V)	2.8. Traps, Exceptions and Interrupts
mext_irq_i	1	Input	Machine external interrupt (RISC-V)	

Table 8: neorv32_top.vhd – processor's top entity interface ports

9 Only available if processor-internal machine system timer (MTIME) is disabled (IO_MTIME_EN = false)

3.2. Processor Top Entity – Configuration Generics

This is a list of all configuration generics of the NEORV32 processor top entity `rtl/neorv32_top.vhd`. The generic name is shown in **orange**, followed by the type in printed in **black** and concluded by the default value printed in **light gray**.

Most of the peripheral/memory related generic configurations can be determined by software via the SYSINFO IO module ([3.5.17. System Configuration Information Memory \(SYSINFO\)](#)). The majority of CPU-related generic configurations can be checked by software via CSRs ([2.6.7. Machine Information Registers](#)).

General

CLOCK_FREQUENCY `natural 0`

The clock frequency of the processor's `clk_i` input port in Hertz (Hz).

BOOTLOADER_EN `boolean true`

Implement the boot ROM, pre-initialized with the bootloader image when `true`. This will also change the processor's boot address from the beginning of the instruction memory address space (default = `0x00000000`) to the base address of the boot ROM. See chapter [4.5. Bootloader](#) for more information.

USER_CODE `std_ulogic_vector(31 downto 0) x"00000000"`

Custom user code that can be read by software via the SYSINFO module.

HW_THREAD_ID `natural 0`

The hart ID of the CPU. Can be read via the `mhartid` CSR. Hart IDs must be unique within a system.

RISC-V CPU Extensions

See chapter [2.4. Instruction Sets and CPU Extensions](#) for more information.

CPU_EXTENSION_RISCV_A `boolean false`

Implement atomic memory access operations when `true`.

CPU_EXTENSION_RISCV_B `boolean false`

Implement bit manipulation instructions (Zbb subset only) when `true`.

CPU_EXTENSION_RISCV_C `boolean false`

Implement compressed instructions (16-bit) when `true`.

CPU_EXTENSION_RISCV_E `boolean false`

Implement the embedded CPU extension (only implement the first 16 data registers) when `true`.

CPU_EXTENSION_RISCV_M `boolean false`

Implement integer multiplication and division instructions when `true`.

CPU_EXTENSION_RISCV_U `boolean false`

Implement user privilege level when `true`.

CPU_EXTENSION_RISCV_Zicsr boolean `true`

Implement the control and status register (CSR) access instructions when `true`. Note: When this option is disabled, the complete trap system will be excluded from synthesis. Hence, no interrupts, no exceptions and no machine information can be detected.



The `CPU_EXTENSION_RISCV_Zicsr` should be **always enabled**. Without this extension the CPU does not support any kind of exception/interrupt/trap/machine information system.

CPU_EXTENSION_RISCV_Zifencei boolean `false`

Implement the instruction fetch synchronization instruction `fence.i`. For example, this option is required for self-modifying code (and/or for i-cache flushes).

Extension Options

See chapter [2.4. Instruction Sets and CPU Extensions](#) for more information.

FAST_MUL_EN boolean `false`

When this generic is enabled, the multiplier of the M extension is realized using DSPs blocks instead of an iterative bit-serial approach. This generic is only relevant when the multiplier and divider CPU extension is enabled (`CPU_EXTENSION_RISCV_M` is `true`).

FAST_SHIFT_EN boolean `false`

When this generic is enabled the shifter unit of the CPU's ALU is implement as fast barrel shifter (requiring more hardware resources).

Physical Memory Protection (PMP)

See chapter [2.4.10. Physical Memory Protection \(PMP Extension\)](#) for more information.

PMP_NUM_REGIONS natural `0`

Total number of implemented protections regions (0..64). If this generics is zero no physical memory protection logic will be implemented at all.

PMP_MIN_GRANULARITY natural `64*1024`

Minimal region granularity in bytes. Has to be a power of two. Has to be at least 8 bytes.

Hardware Performance Monitors (HPM)

See chapter [2.4.11. Hardware Performance Monitors \(HPM Extension\)](#) for more information.

HPM_NUM_COUNTER natural `0`

Total number of implemented hardware performance monitor counters (0..29). If this generics is zero no hardware performance monitor logic will be implemented at all.

Internal Instruction Memory

See chapter [3.4. Address Space](#) and [3.5.1. Instruction Memory \(IMEM\)](#) for more information.

MEM_INT_IMEM_EN boolean `true`

Implement processor internal instruction memory (IMEM) when `true`.

MEM_INT_IMEM_SIZE natural `16*1024`

Size in bytes of the processor internal instruction memory (IMEM). Has no effect when `MEM_INT_IMEM_EN` is `false`.

MEM_INT_IMEM_ROM boolean `false`

Implement processor-internal instruction memory as read-only memory, which will be initialized with the application image at synthesis time. Has no effect when `MEM_INT_IMEM_EN` is `false`.

Internal Data Memory

See chapter [3.4. Address Space](#) and [3.5.2. Data Memory \(DMEM\)](#) for more information.

MEM_INT_DMEN_EN boolean `true`

Implement processor internal data memory (DMEM) when `true`.

MEM_INT_DMEN_SIZE natural `8*1024`

Size in bytes of the processor-internal data memory (DMEM). Has no effect when `MEM_INT_DMEN_EN` is `false`.

Internal Cache Memory

See chapter [3.5.4. Processor-Internal Instruction Cache \(iCACHE\)](#) for more information.

ICACHE_EN boolean `false`

Implement processor internal instruction cache when `true`.

ICACHE_NUM_BLOCKS natural `4`

Number of blocks (cache “pages” or “lines”) in the instruction cache. Has to be a power of two. Has no effect when `ICACHE_DMEN_EN` is `false`.

ICACHE_BLOCK_SIZE natural `64`

Size in bytes of each block in the instruction cache. Has to be a power of two. Has no effect when `ICACHE_EN` is `false`.

ICACHE_ASSOCIATIVITY natural `1`

Associativity (= number of sets) of the instruction cache. Has to be a power of two. Allowed configurations: 1 = 1 set, direct mapped; 2 = 2way set-associative. Has no effect when `ICACHE_EN` is `false`.

External Memory Interface

See chapter [3.4. Address Space](#) and [3.5.5. Processor-External Memory Interface \(WISHBONE\) \(AXI4-Lite\)](#) for more information.

MEM_EXT_EN boolean false

Implement external bus interface (WISHBONE) when true.

Processor Peripherals

See chapter [3.5. Processor-Internal Modules](#) for more information.

IO_GPIO_EN boolean true

Implement general purpose input/output port unit (GPIO) when true. When disabled, the `gpio_i` signal is unconnected and the `gpio_o` signal is always low. See chapter [3.5.6. General Purpose Input and Output Port \(GPIO\)](#) for more information.

IO_MTIME_EN boolean true

Implement machine system timer (MTIME) when true. When disabled, the CPU's machine timer interrupt is not available. The `CPU_EXTENSION_RISCV_Zicsr` has to be enabled if you want to use the machine system timer's interrupt. See chapter [3.5.8. Machine System Timer \(MTIME\)](#) for more information.

IO_UART0_EN boolean true

Implement primary universal asynchronous receiver/transmitter (UART0) when true. When disabled, the `uart0_rxd_i` signal is unconnected and the `uart0_txd_o` signal is always low. See chapter [3.5.9. Primary Universal Asynchronous Receiver and Transmitter \(UART0\)](#) for more information.

IO_UART1_EN boolean true

Implement secondary universal asynchronous receiver/transmitter (UART1) when true. When disabled, the `uart1_rxd_i` signal is unconnected and the `uart1_txd_o` signal is always low. See chapter [3.5.10. Secondary Universal Asynchronous Receiver and Transmitter \(UART1\)](#) for more information.

IO_SPI_EN boolean true

Implement serial peripheral interface controller (SPI) when true. When disabled, the `spi_miso_i` signal is unconnected, the `spi_sclk_o` and `spi_mosi_o` signals are always low and the `spi_csn_o` signal is always high. See chapter [3.5.11. Serial Peripheral Interface Controller \(SPI\)](#) for more information.

IO_TWI_EN boolean true

Implement two-wire interface controller (TWI) when true. When disabled, the `twi_sda_io` and `twi_scl_io` signals are unconnected. See chapter [3.5.12. Two Wire Serial Interface Controller \(TWI\)](#) for more information.

IO_PWM_EN boolean true

Implement pulse-width modulation controller (PWM) when true. When disabled, the `pwm_o` signal is always low. See chapter [3.5.13. Pulse Width Modulation Controller \(PWM\)](#) for more information.

IO_WDT_EN boolean true

Implement watchdog timer (WDT) when true. See chapter [3.5.7. Watchdog Timer \(WDT\)](#) for more information.

IO_TRNG_EN boolean `false`

Implement true-random number generator (TRNG) when `true`. See chapter [3.5.14. True Random Number Generator \(TRNG\)](#) for more information.

IO_CFS_EN boolean `false`

Implement custom functions subsystem (CFS) when `true`. See chapter [3.5.15. Custom Functions Subsystem \(CFS\)](#) or more information.

IO_CFS_CONFIG `std_ulogic_vector(31 downto 0)` `x"00000000"`

This is a “conduit” generic that can be used to pass user-defined CFS implementation options to the custom functions subsystem entity. See chapter [3.5.15. Custom Functions Subsystem \(CFS\)](#) or more information.

IO_NCO_EN natural `true`

Implement numerically-controller oscillator (NCO) when `true`. When disabled, the `nco_o` signals is always all-zero. See chapter [3.5.16. Numerically-Controller Oscillator \(NCO\)](#) or more information.

3.3. Processor Interrupts

RISC-V Standard Interrupts

The processor setup features the standard RISC-V interrupt lines for “*machine timer interrupt*”, “*machine software interrupt*” and “*machine external interrupt*”. The software and external interrupt lines are available via the processor’s top entity. By default, the timer interrupt is connected to the internal *machine timer* MTIME timer unit (→ [3.5.8. Machine System Timer \(MTIME\)](#)). If this module has not been enabled for synthesis, the machine timer interrupt is also available via the processor’s top entity.

NEORV32-Specific Fast Interrupt Requests

As part of the custom/NEORV32-specific CPU extensions, the CPU features 16 fast interrupt request signals (“FIRQ0 – FIRQ15”).



The fast interrupt request signals have custom `mip` CSR bits (→ [2.6.1. Machine Trap Setup](#)), custom `mie` CSR bits (→ [2.6.2. Machine Trap Handling](#)) and custom `mcause` CSR trap codes and trap priorities (→ [2.8. Traps, Exceptions and Interrupts](#)).

The fast interrupt request signals are divided into two groups. The FIRQs with higher priority (FIRQ0 – FIRQ9) are dedicated for processor-internal usage. The FIRQs with lower priority (FIRQ10 – FIRQ15) are available for custom usage via the processor’s top entity signal `soc_firq_i`.

The mapping of the 16 FIRQ channels is shown in the following table:

Channel	Priority	Source (Module)	Description
0	highest	WDT	Watchdog timeout interrupt
1		CFS	Custom functions subsystem (CFS) interrupt (user-defined)
2		UART0 (RXD)	UART0 data received interrupt (RX complete)
3		UART0 (TXD)	UART0 sending done interrupt (TX complete)
4		UART1 (RXD)	UART1 data received interrupt (RX complete)
5		UART1 (TXD)	UART1 sending done interrupt (TX complete)
6		SPI	SPI transmission done interrupt
7		TWI	TWI transmission done interrupt
8		GPIO	GPIO input pin-change interrupt
9		–	<i>reserved</i> , tied to zero – cannot trigger
10	lowest	<code>soc_firq_i(0)</code>	Custom platform use; available via processor top signal
11		<code>soc_firq_i(1)</code>	
12		<code>soc_firq_i(2)</code>	
13		<code>soc_firq_i(3)</code>	
14		<code>soc_firq_i(4)</code>	
15		<code>soc_firq_i(5)</code>	

Table 9: Default fast IRQ channel mapping for the NEORV32 processor

3.4. Address Space

The total 32-bit (4GB) address space of the NEORV32 Processor is divided into four main regions:

1. **Instruction memory (IMEM) space** – for instructions and constants.
2. **Data memory (DMEM) space** – for application runtime data (heap, stack, etc.).
3. **Bootloader ROM address space** – for the processor-internal bootloader.
4. **IO/peripheral address space** – for the processor-internal IO/peripheral devices (e.g., UART).




Figure 4: Default NEORV32 processor address space layout

General Address Space Layout

The general address space layout consists of two main configuration constants: `ispace_base_c` defining the base address of the instruction memory address space and `dspace_base_c` defining the base address of the data memory address space. Both constants are defined in the NEORV32 VHDL package file `rtl/core/neorv32_package.vhd`:

```
-- Architecture Configuration -----
--
constant ispace_base_c : std_ulogic_vector(31 downto 0) := x"00000000";
constant dspace_base_c : std_ulogic_vector(31 downto 0) := x"80000000";
```

The default configuration assumes the instruction memory address space starting at address `0x00000000` and the data memory address space starting at `0x80000000`. Both values *can* be modified for a specific setup and the address space may overlap or can be completely identical.

The base address of the bootloader (at `0xFFFF0000`) and the IO region (at `0xFFFF0000`) for the peripheral devices are also defined in the package and are fixed. These address regions cannot be used for other applications – even if the bootloader or all IO devices are not implemented.



When using the processor-internal data and/or instruction memories (DMEM/IMEM) and using a non-default configuration for the `dspace_base_c` and/or `ispace_base_c` base addresses, the following requirements have to be fulfilled:

- ✓ Both base addresses have to be aligned to a 4-byte boundary.
- ✓ Both base addresses have to be aligned to the according internal memory sizes.

CPU Data and Instruction Access

The CPU can access all of the 4GB address space from the instruction fetch interface (**I**) and also from the data access interface (**D**). These two CPU interfaces are multiplexed by a simple bus switch (`rtl/core/neorv32_busswitch.vhd`) into a single processor-internal bus. All processor-internal memories, peripherals and also the external memory interface are connected to this bus. Hence, both CPU interfaces (instruction fetch & data access) have access to the same (*identical*) address space making the setup a modified von-Neumann architecture.




Figure 5: Processor-internal bus architecture



The internal processor bus might appear as bottleneck. In order to reduce traffic jam on this bus (when instruction fetch and data interface access the bus at the same time) the instruction fetch of the CPU is equipped with a prefetch buffer. Instruction fetches can be further buffered using the i-cache. Furthermore, data accesses (loads and stores) have higher priority than instruction fetch accesses.



Please note that all processor-internal components including the peripheral/IO devices can also be accessed from programs running in **less-privileged user mode**. For example, if the system relies on a periodic interrupt from the MTIME timer unit, user-level programs could alter the MTIME configuration corrupting this interrupt. This kind of security issues can be compensated using the [2.4.10. Physical Memory Protection \(PMP Extension\)](#) system.

Physical Memory Attributes (PMAs)

The processor setup defines four simple attributes for the four processor-internal address space regions:

- **r** – **read access** (from CPU data access interface, e.g. via “load”)
- **w** – **write access** (from CPU data access interface, e.g. via “store”)
- **x** – **execute access** (from CPU instruction fetch interface)
- **a** – **atomic access** (from CPU data access interface)
- **b** – **byte(8-bit)-accessible** (when writing)
- **h** – **half-word(16-bit)-accessible** (when writing)
- **w** – **word(64-bit)-accessible** (when writing)

The following table shows the provided physical memory attributes of each region. Additional attributes (like denying execute right for certain region of the IMEM) can be provided using the RISC-V Physical Memory Protection (PMP, → [2.4.10. Physical Memory Protection \(PMP Extension\)](#)) extension.

#	Region	Base address	Size	Attributes
4	IO/peripheral devices	0xFFFFFFFF00	256 Bytes	r/w ¹⁰ /a/w
3	Bootloader ROM	0xFFFFF0000	Up to 32kB	r/x
2	DMEM	0x80000000	Up to 2GB (~64kB)	r/w/x/a/b/h/w
1	IMEM	0x00000000	Up to 2GB	r/w/x/a/b/h/w

Table 10: Physical memory attributes of the four main processor address space regions

Only the CPU of the processor has access to the internal memories and IO devices, hence all accesses are always exclusive. Accessing a memory region in a way that violates the provided attributes will trigger a load/store/instruction fetch access exception or will return a failed atomic access result, respectively.

The physical memory attributes of memories and/or devices connected via the external bus interface have to be defined by those components or the interconnection fabric.

Internal Memories

The processor can implement internal memories for instructions (IMEM) and data (DMEM), which will be mapped to FPGA block RAMs. The implementation of these memories is controlled via the boolean `MEM_INT_IMEM_EN` and `MEM_INT_DMEM_EN` generics.

The size of these memories are configured via the `MEM_INT_IMEM_SIZE` and `MEM_INT_DMEM_SIZE` generics (in bytes), respectively. The processor-internal instruction memory (IMEM) can optionally be implemented as true ROM (`MEM_INT_IMEM_ROM`), which is initialized with the application code during synthesis.

If the processor-internal IMEM is implemented, it is located right at the base address of the instruction address space (default `ispace_base_c` = `0x00000000`). Vice versa, the processor-internal data memory is located right at the beginning of the data address space (default `dspace_base_c` = `0x80000000`) when implemented.

¹⁰ Read/write accesses depend on the actual device configuration (like which devices are implemented). Also, not all registers of all IO devices provide read and/or write access capabilities.

External Memory/Bus Interface

Any CPU access (data or instructions), which **does not fulfill one** of the following conditions, is forwarded to the external memory interface:

- Access to the processor-internal IMEM and processor-internal IMEM is implemented
- Access to the processor-internal DMEM and processor-internal DMEM is implemented
- Access to the bootloader ROM and beyond → addresses \geq `BOOTROM_BASE` (default `0xFFFF0000`) will never be forwarded to the external memory interface

The external bus interface is available when the `MEM_EXT_EN` generic is `true`. If this interface is deactivated, any access exceeding the internal memories or peripheral devices will trigger a bus access fault exception.

External Memory/Bus Interface – Instruction Memory Example

```
MEM_INT_IMEM_EN = true
MEM_INT_IMEM_SIZE = 1024 byte
MEM_EXT_EN      = true
```

All accesses beyond address `0x000003ff` (base + size: `0x00000000 + 1024 bytes - 1`) are forwarded to the external memory interface. To connect an external memory with 1024 bytes starting at the end of the processor-internal IMEM, the base address of this external memory has to be `0x00000400`. If the external memory interface is not implemented, any access beyond `0x000003ff` will trigger an instruction bus access fault exception

3.5. Processor-Internal Modules

Basically, the processor is a SoC consisting of the NEORV32 CPU, peripheral/IO devices, embedded memories, an external memory interface and a bus infrastructure to interconnect all units. Additionally, the system implements an internal reset generator and a global clock generator/divider.

Internal Reset Generator

Most processor-internal modules – except for the CPU and the watchdog timer – do not have a dedicated reset signal. However, all devices can be reset by software by clearing the corresponding unit’s control register. The automatically included application start-up code will perform such a software-reset of all modules to ensure a clean system reset state. The hardware reset signal of the processor can either be triggered via the external reset pin (`rstn_i`, **low-active**) or by the internal watchdog timer (if implemented). Before the external reset signal is applied to the system, it is filtered (so no spike can generate a reset, a minimum active reset period of one clock cycle is required) and extended to have a minimal duration of four clock cycles.

Internal Clock Divider

An internal clock divider generates 8 clock signals derived from the processor’s main clock input `clk_i`. These derived clock signals are not actual *clock signals*. Instead, they are derived from a simple counter and are used as “clock enable” signal by the different processor modules. Thus, the whole design operates using only the main clock signal (single clock domain). Some of the processor peripherals like the Watchdog or the UARTs can select one of the derived clock enabled signals for their internal operation. If none of the connected modules require a clock signal from the divider, it is automatically deactivated to reduce dynamic power.

The peripheral devices, which feature a time-based configuration, provide a three-bit prescaler select in their according control register to select one out of the eight available clocks. The mapping of the prescaler select bits to the actually obtained clock are shown in the table below. Here, f represents the processor main clock from the top entity’s `clk_i` signal.

Prescaler bits	000	001	010	011	100	101	110	111
Resulting clock	$f/2$	$f/4$	$f/8$	$f/64$	$f/128$	$f/1024$	$f/2048$	$f/4096$

Peripheral / IO Devices

The processor-internal peripheral/IO devices are located at the end of the 32-bit address space at base address `0xFFFFF00`. A region of 256 bytes is reserved for this devices. Hence, all peripheral/IO devices are accessed using a memory-mapped scheme. A special linker script as well as the NEORV32 core software library abstract the specific memory layout for the user.



When accessing an IO device, that has not been implemented (e.g., via the `IO_XXX_EN` generics), a load/store access fault exception is triggered.



The peripheral/IO devices can only be written in full-word mode (i.e. 32-bit). Byte or half-word (8/16-bit) writes will trigger a store access fault exception. Read accesses are not size constrained. Processor-internal memories as well as modules connected to the external memory interface can still be written with a byte-wide granularity.



You should use the provided core software library to interact with the peripheral devices. This prevents incompatibilities with future versions, since the hardware driver functions handle all the register and register bit accesses.



Most of the IO devices do not have a hardware reset. Instead, the devices are reset via software by writing zero to the unit's control register. A general software-based reset of all devices is done by the application start-up code `cr0.S`.

Nomenclature for the Peripheral / IO Devices Listing

Each peripheral device chapter features a register map showing accessible control and data registers of the according device including the implemented control and status bits. You can directly interact with these registers/bits via the provided [C-code defines](#). These defines are set in the main processor core library include file `sw/lib/include/neorv32.h`. The registers and/or register bits, which can be accessed directly using plain C-code, are marked with a **[C]**.

Not all registers or register bits can be arbitrarily read/written. The following read/write access types are available:

r/w Registers / bits can be read and written.

r/- Registers / bits are read-only. Any write access to them has no effect.

0/w These registers / bits are write-only. They auto-clear in the next cycle and are always read as zero.



Bits / registers that are not listed in the register map tables are not (yet) implemented. These registers / bits are always read as zero. A write access to them has no effect, but user programs should only write zero to them to keep compatible with future extension.



When writing to read-only registers, the access is nevertheless acknowledged, but no actual data is written. When reading data from a write-only register the result is undefined.

3.5.1. Instruction Memory (IMEM)

Overview

Hardware source file(s):	neorv32_imem.vhd	
Software driver file(s):	none	Implicitly used
Top entity ports:	none	
Configuration generics:	MEM_INT_IMEM_EN	Implement processor-internal IMEM when true
	MEM_INT_IMEM_SIZE	IMEM size in bytes
	MEM_INT_IMEM_ROM	Implement IMEM as ROM when true
CPU interrupts:	none	-

A processor-internal instruction memory can be enabled for synthesis via the processor's `MEM_INT_IMEM_EN` generic. The size in bytes is defined via the `MEM_INT_IMEM_SIZE` generic. If the IMEM is implemented, the memory is mapped into the instruction memory space and located right at the beginning of the instruction memory space (default `ispace_base_c = 0x00000000`).

By default, the IMEM is implemented as RAM, so the content can be modified during run time. This is required when using a bootloader that can update the content of the IMEM at any time. If you do not need the bootloader anymore – since your application development is done and you want the program to permanently reside in the internal instruction memory – the IMEM can also be implemented as true read-only memory. In this case set the `MEM_INT_IMEM_ROM` generic of the processor's top entity to `true`.

When the IMEM is implemented as ROM, it will be initialized during synthesis with the actual application program image. Based on your application the toolchain will automatically generate a VHDL initialization file `rtl/core/neorv32_application_image.vhd`, which is automatically inserted into the IMEM. If the IMEM is implemented as RAM, the memory will not be initialized at all.

3.5.2. Data Memory (DMEM)

Overview

Hardware source file(s):	neorv32_dmem.vhd	
Software driver file(s):	none	Implicitly used
Top entity ports:	none	
Configuration generics:	MEM_INT_DMEN_EN	Implement processor-internal DMEM when true
	MEM_INT_DMEN_SIZE	DMEM size in bytes
CPU interrupts:	none	-

A processor-internal data memory can be enabled for synthesis via the processor's `MEM_INT_DMEN_EN` generic. The size in bytes is defined via the `MEM_INT_DMEN_SIZE` generic. If the DMEM is implemented, the memory is mapped into the data memory space and located right at the beginning of the data memory space (default `dspace_base_c = 0x80000000`). The DMEM is always implemented as RAM.

3.5.3. Bootloader ROM (BOOTROM)

Overview

Hardware source file(s):	neorv32_boot_rom.vhd	
Software driver file(s):	none	Implicitly used
Top entity ports:	none	
Configuration generics:	BOOTLOADER_EN	Implement bootloader when true
CPU interrupts:	none	-

As the name already suggests, the boot ROM contains the read-only bootloader image. When the bootloader is enabled via the `BOOTLOADER_EN` generic it is directly executed after system reset.

The bootloader ROM is located at address `0xFFFF0000`. This location is fixed and the bootloader ROM size must not exceed 32kB. The bootloader read-only memory is automatically initialized during synthesis via the `rtl/core/neorv32_boot_loader_image.vhd` file, which is generated when compiling and installing the bootloader sources.

The bootloader ROM address space cannot be used for other applications even when the bootloader is not implemented.

Boot Configuration

If the bootloader is implemented, the CPU starts execution after reset right at the beginning of the boot ROM. If the bootloader is *not* implemented, the CPU starts execution at the beginning of the instruction memory space (defined via `ispace_base_c` constant in the `neorv32_package.vhd` VHDL package file, default `ispace_base_c = 0x00000000`). In this case, the instruction memory has to contain a valid executable – either by using the internal IMEM with an initialization during synthesis or by a user-defined initialization process.

3.5.4. Processor-Internal Instruction Cache (iCACHE)

Overview

Hardware source file(s):	neorv32_icache.vhd	
Software driver file(s):	none	Implicitly used
Top entity ports:	none	
Configuration generics:	ICACHE_EN	Implement processor-internal instruction cache when true
	ICACHE_NUM_BLOCKS	Number of cache blocks (/pages/lines)
	ICACHE_BLOCK_SIZE	Size of a cache block in bytes
	ICACHE_ASSOCIATIVITY	Associativity / number of sets
CPU interrupts:	none	-

The processor features an optional cache for instructions to compensate memories with high latency. The cache is directly connected to the CPU's instruction fetch interface and provides a full-transparent buffering of instruction fetch accesses to the entire 4GB address space.



The instruction cache is intended to accelerate instruction fetch **via the external memory interface**. Since all processor-internal memories provide an access latency of one cycle (by default), **caching internal memories does not bring any performance gain**. However, it *might* reduce traffic on the processor-internal bus.

The cache is implemented if the `ICACHE_EN` generic is true. The size of the cache memory is defined via `ICACHE_BLOCK_SIZE` (the size of a single cache block/page/line in bytes; has to be a power of two and ≥ 4 bytes), `ICACHE_NUM_BLOCKS` (the total amount of cache blocks; has to be a power of two and ≥ 1) and the actual cache associativity `ICACHE_ASSOCIATIVITY` (number of sets; 1 = direct-mapped, 2 = 2-way set-associative, has to be a power of two and ≥ 1).

If the cache associativity (`ICACHE_ASSOCIATIVITY`) is > 1 the LRU replacement policy (least recently used) is used.



Keep the features of the targeted FPGA's memory resources (block RAM) in mind when configuring the cache size/layout to maximize and optimize resource utilization.

By executing the `ifence.i` instruction (`Zifencei` CPU extension) the cache is cleared and a reload from main memory is forced. Among other things, this allows to implement self-modifying code.

Bus Access Fault Handling

The cache always loads a complete cache block (ICACHE_BLOCK_SIZE bytes) aligned to the size of a cache block if a *miss* is detected. If any of the accessed addresses within a single block do not successfully acknowledge (i.e. issuing an error signal or timing out) the whole cache block is invalidate and any access to an address within this cache block will also raise an instruction fetch bus error fault exception.



If the instruction cache is implemented, the default bus timeout (configured in the processor's VHDL package file, see section [2.10. Bus Interface](#)) is automatically modified: The default bus timeout is rounded to the next power-of-two and multiplied by the number of word in one cache block minus one. Example:

```
default bus_timeout_c = 63 cycles
ICACHE_BLOCK_SIZE = 256 (bytes
actual bus timeout = 64 * (256/4) - 1 = 4095 cycles
```

3.5.5. Processor-External Memory Interface (WISHBONE) (AXI4-Lite)

Overview

Hardware source file(s):	neorv32_wishbone.vhd	
Software driver file(s):	none	Implicitly used
Top entity ports:	wb_tag_o	Tag output; access identifier (3-bit)
	wb_adr_o	Address output (32-bit)
	wb_dat_i	Data input (32-bit)
	wb_dat_o	Data output (32-bit)
	wb_we_o	Write enable
	wb_sel_o	Byte enable (4-bit)
	wb_stb_o	Strobe
	wb_cyc_o	Valid cycle
	wb_lock_o	Locked/exclusive/atomic bus access
	wb_ack_i	Acknowledge
	wb_err_i	Bus error
	fence_o	Indicates an executed fence instruction
	fencei_o	Indicates an executed fence.i instruction
Configuration generics:	MEM_EXT_EN	Enable external memory interface when true
Configuration constants: → VHDL package file neorv32_package.vhd	wb_pipe_mode_c	When false (default): Classic/standard Wishbone protocol; when true: Pipelined Wishbone protocol
	bus_timeout_c	Cycles after which an unacknowledged bus access will time out, get canceled and triggers a bus exception interrupt, default = 127
	xbus_big_endian_c	Byte-order (Endianness) of external memory interface (true=BIG (default), false=little)
CPU interrupts:	none	-

The external memory interface uses the Wishbone interface protocol. The external interface port is available when the `MEM_EXT_EN` generic is `true`. This interface can be used to attach external memories, custom hardware accelerators additional IO devices or all other kinds of IP blocks. All memory accesses from the CPU, that do not target the internal bootloader ROM, the internal IO region or the internal data/instruction memories (if implemented at all) are forwarded to the Wishbone gateway and thus to the external memory interface.




When using the default processor setup, all access addresses between `0x00000000` and `0xffff0000` (= beginning of processor-internal BOOT ROM) are delegated to the external memory / bus interface if they are not targeting the (actually enabled/implemented) processor-internal instruction memory (IMEM) or the (actually enabled/implemented) processor-internal data memory (DMEM). See section [3.4. Address Space](#) for more information.

Wishbone Bus Protocol

The external memory interface either uses **Standard (“classic”) Wishbone Transactions** (default) or **Pipelined Wishbone Transactions**. The transaction protocol is defined via the `wb_pipe_mode_c` constant in the in the main VHDL package file (`rtl/neorv32_package.vhd`):

```
-- (external) bus interface --
constant wb_pipe_mode_c : boolean := false;
```

When `wb_pipe_mode_c` is disabled, all bus control signals including **STB** are active (and stable) until the transfer is acknowledged/terminated. If `wb_pipe_mode_c` is enabled, all bus control **except STB** are active (and stable) until the transfer is acknowledged/terminated. In this case, **STB** is active only during the very first bus clock cycle.



A detailed description of the implemented Wishbone bus protocol and the according interface signals can be found in the data sheet “*Wishbone B4 – WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores*”. A copy of this document can be found in the `docs` folder of this project.

Latency

The Wishbone gateway introduces two additional latency cycles: Processor-outgoing and -incoming signals are fully registered. Thus, any access from the CPU to a processor-external devices takes at least four cycles if the accessed device can respond within the same cycle the external bus access is initiated.

If the CPU cancels an active Wishbone transaction, the bus interface goes into suspend mode, that still keeps the transaction active for some time to allow the bus system to acknowledge the transfer. If the bus system still does not terminate the transfer, the bus interface forces a termination.

Bus Access Timeout

Whenever the CPU starts a memory access, an internal timer is started. If the accessed address (the memory or peripheral device) does not acknowledge the transfer within a certain time, the bus access is canceled and a load/store/instruction fetch bus access fault exception is raised – depending on the bus access type.

The processor-internal memories and peripherals will always acknowledge the transfers within two cycles. Of course, a bus timeout will occur if accessing unused address locations. For example, a bus timeout and thus, a load/store bus access fault will occur when trying to access an IO device that has not been implemented.

The maximum bus cycle time (default = 127 cycles), after which a **bus access exception will be triggered**, is defined via the global `bus_timeout_c` constant in the project's main VHDL package file (`rtl/neorv32_package.vhd`):

```
-- (external) bus interface --  
constant bus_timeout_c : natural := 127;
```

Bus accesses via the external memory interface are acknowledged via the Wishbone-compliant `wb_ack_i` signal. The external bus accesses can be terminated/aborted at any time by an accessed device/memory via the Wishbone-compliant `wb_err_i` signal.

Locked / Exclusive / Atomic Bus Access

If the atomic memory access CPU extension (via `CPU_EXTENSION_RISCV_A`), the external memory interface can request a locked/exclusive (= atomic) bus access, which is indicated by the `wb_lock_o` signal.

The load-reservate instruction (`LR.W`) will set the `wb_lock_o` signal telling the bus interconnect that no other controller might interrupt this exclusive access. The store-conditional instruction (`SC.W`) evaluates the status of the exclusive bus access and clear the `wb_lock_o` signal again. The atomic access succeeds if no other controller was accessing the desired memory address.

The exclusive access is terminated if there is another “normal” load/store operation or a trap (exception/interrupt between `LR.W` and `SC.W`, the `wb_lock_o` signal is automatically cleared and the atomic access is interpreted as “failure”.

If there is an access by another controller during a locked access, the locked bus access is not exclusive anymore. In this case, the bus interconnect or even the accessed memory / memory-mapped device has to signal this to the processor by either setting `wb_err` high or by not acknowledging the transfer (to let it timeout). By this, a bus access exception is triggered, the exclusive access is terminated and interpreted as “failure”.

If the atomic CPU extension is disabled, the `wb_lock_o` signal is always zero.

Endianness

The NEORV32 CPU and the Processor setup are BIG-endian architectures. However, to allow a connection to a little-endian memory system the external bus interface provides an Endianness configuration. The Endianness can be configured via the global `xbus_big_endian_c` constant in the main VHDL package file (`rtl/neorv32_package.vhd`). By default, the external memory interface uses BIG-endian byte-order.

```
-- (external) bus interface --
constant xbus_big_endian_c : boolean := true;
```

Application software can check the Endianness configuration of the external bus interface via the `SYSINFO_FEATURES_MEM_EXT_ENDIAN` flag in the processor's `SYSINFO` module (see section [3.5.17. System Configuration Information Memory \(SYSINFO\)](#) for more information).

Wishbone Tag

The 3-bit wishbone `wb_tag_o` signal provides additional information regarding the access type. This signal is compatible to the AXI4 AXPROT signal.

`wb_tag_o(0)` 1: Privileged access (CPU is in machine mode); 0: Unprivileged access

`wb_tag_o(1)` Always zero (indicating “secure access”)

`wb_tag_o(2)` 1: Instruction fetch access, 0: Data access

AXI4-Lite Connectivity

The **AXI4-Lite** wrapper (`rtl/top_templates/neorv32_top_axi4lite.vhd`) provides a Wishbone-to-AXI4-Lite bridge, compatible with Xilinx Vivado (IP packager and block design editor). All entity signals of this wrapper are of type `std_logic` or `std_logic_vector`, respectively.

The AXI Interface has been verified using Xilinx Vivado *IP Packager* and *Block Designer*. The AXI interface port signals are automatically detected when packaging the core.




Figure 6: Example AXI SoC using Xilinx Vivado

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

3.5.6. General Purpose Input and Output Port (GPIO)

Overview

Hardware source file(s):	neorv32_gpio.vhd	
Software driver file(s):	neorv32_gpio.c neorv32_gpio.h	
Top entity ports:	gpio_o	32-bit parallel output port
	gpio_i	32-bit parallel input port
Configuration generics:	IO_GPIO_EN	Implement GPIO port unit when <code>true</code>
CPU interrupts:	Fast IRQ channel 8	Pin-change interrupt [3.3. Processor Interrupts]

Theory of Operation

The general purpose parallel IO port unit provides a simple 32-bit parallel input port and a 32-bit parallel output port. These ports can be used chip-externally (for example to drive status LEDs, connect buttons, etc.) or system-internally to provide control signals for other IP modules. When the module is disabled for implementation the GPIO output port is tied to zero.

Pin-Change Interrupt

The parallel input port `gpio_i` features a single pin-change interrupt. Whenever an input pin has a low-to-high or high-to-low transition, the interrupt is triggered. By default, the pin-change interrupt is disabled and can be enabled using a bit mask that has to be written to the `GPIO_INPUT` register. Each set bit in this mask enables the pin-change interrupt for the corresponding input pin. If more than one input pin is enabled for triggering the pin-change interrupt, any transition on one of the enabled input pins will trigger the CPU's pin-change interrupt. If the module is disabled for implementation, the pin-change interrupt is also permanently disabled.

Register Map

Address	Name [C]	Bit(s)	R/W	Function
0xFFFFF80	GPIO_INPUT	31..0	r/-	Parallel input port
		31..0	-/w	Parallel input pin-change IRQ enable mask
0xFFFFF84	GPIO_OUTPUT	31..0	r/w	Parallel output port

Table 11: GPIO port unit register map

3.5.7. Watchdog Timer (WDT)

Overview

Hardware source file(s):	neorv32_wdt.vhd	
Software driver file(s):	neorv32_wdt.c neorv32_wdt.h	
Top entity ports:	none	
Configuration generics:	IO_WDT_EN	Implement Watchdog timer when <code>true</code>
CPU interrupts:	Fast IRQ channel 0	Watchdog timer overflow [3.3. Processor Interrupts]

Theory of Operation

The watchdog (WDT) provides a last resort for safety-critical applications. The WDT has an internal 20-bit wide counter that needs to be reset every now and then by the user program. If the counter overflows, either a system reset or an interrupt is generated (depending on the configured operation mode).

Configuration of the watchdog is done by a single control register `WDT_CT`. The watchdog is enabled by setting the `WDT_CT_EN` bit. The clock used to increment the internal counter is selected via the 3-bit `WDT_CT_CLK_SELX` prescaler:

WDT_CT_CLK_SWLX	000	001	010	011	100	101	110	111
Main clock prescaler:	2	4	8	64	128	1024	2048	4096
Timeout period in clock cycles:	2 097 152	4 194 304	8 388 608	67 108 864	134 217 728	1 073 741 824	2 147 483 648	4 294 967 296

Whenever the internal timer overflows the watchdog executes one of two possible actions: Either a hard processor reset is triggered or an interrupt is requested at CPU's fast interrupt channel #0. The `WDT_CT_MODE` bit defines the action to be taken on an overflow: When cleared, the Watchdog will trigger an IRQ, when set the WDT will cause a system reset. The configured actions can also be triggered manually at any time by setting the `WDT_CT_FORCE` bit. The watchdog is reset by setting the `WDT_CT_RESET` bit.

The cause of the last action of the watchdog can be determined via the `WDT_CT_RCAUSE` flag. If this flag is zero, the processor has been reset via the external reset signal. If this flag is set the last system reset was initiated by the watchdog.

The Watchdog control register can be locked in order to protect the current configuration. The lock is activated by setting bit `WDT_CT_LOCK`. In the locked state any write access to the configuration flags is ignored (see table below, "accessible if locked"). Read accesses to the control register are not effected. The lock can only be removed by a system reset (via external reset signal or via a watchdog reset action).

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Accessible if locked?	Function
0xFFFFFFFF8C	WDT_CT	0 WDT_CT_EN	r/w	no	Watchdog enable
		1 WDT_CT_CLK_SEL0	r/w	no	Clock prescaler select bit 0
		2 WDT_CT_CLK_SEL1	r/w	no	Clock prescaler select bit 1
		3 WDT_CT_CLK_SEL2	r/w	no	Clock prescaler select bit 2
		4 WDT_CT_MODE	r/w	no	Overflow action: 1=reset, 0=IRQ
		5 WDT_CT_RCAUSE	r/-	-	Cause of last system reset; 0=caused by external reset signal, 1=caused by watchdog
		6 WDT_CT_RESET	-/w	yes	Watchdog reset when set, auto-clears
		7 WDT_CT_FORCE	-/w	yes	Force configured watchdog action when set, auto-clears
		8 WDT_CT_LOCK	r/w	no	Lock access to configuration when set, clears only on system reset (via external reset signal OR watchdog reset action)

Table 12: WDT register map

3.5.8. Machine System Timer (MTIME)

Overview

Hardware source file(s):	neorv32_mtime.vhd	
Software driver file(s):	neorv32_mtime.c neorv32_mtime.h	
Top entity ports:	<i>mtime_i</i>	System time input if processor-internal MTIME unit is not used
Configuration generics:	IO_MTIME_EN	Implement MTIME when <code>true</code>
CPU interrupts:	MTI	Machine timer interrupt

Theory of Operation

The MTIME machine system timer implements the memory-mapped `mtime` timer from the official RISC-V specifications. This unit features a 64-bit system timer incremented with the primary processor clock.

The 64-bit system time can be accessed via the `MTIME_LO` and `MTIME_HI` registers. A 64-bit time compare register – accessible via `MTIMECMP_LO` and `MTIMECMP_HI` – can be used to trigger an interrupt to the CPU whenever `MTIME >= MTIMECMP`. This interrupt is directly forwarded to the CPU's `MTI` interrupt. The time and compare registers can also be accessed as single 64-bit registers via the `MTIME` and `MTIMECMP` defines.

The system time is also readable via the CPU's `time[h]` CSRs. If the processor-internal MTIME unit is NOT implemented, the top's `mtime_i` signal is used to update the `time[h]` CSRs.



There is no need to acknowledge the MTIME interrupt. The interrupt request is a single-shot signal, so the CPU is triggered once if the system time is greater than or equal to the compare time. Hence, another MTIME IRQ is only possible when increasing the compare time.

The 64-bit counter and the 64-bit comparator are implemented as 2×32-bit counters and comparators with a registered carry to prevent a 64-bit carry chain and thus, to simplify timing closure.

Register Map

Address	Name [C]	Bit(s)	R/W	Function
0xFFFFFFFF90	MTIME_LO	31:0	r/w	Machine system time, low word
0xFFFFFFFF94	MTIME_HI	31:0	r/w	Machine system time, high word
0xFFFFFFFF98	MTIMECMP_LO	31:0	r/w	Time compare, low word
0xFFFFFFFF9C	MTIMECMP_HI	31:0	r/w	Time compare, high word

Table 13: MTIME register map



Just like all peripheral/IO devices, the registers of the MTIME system timer can only be written in full 32-bit word mode (using `sw` instruction). All other write accesses will have no effect on MTIME and will trigger a store fault exception.

3.5.9. Primary Universal Asynchronous Receiver and Transmitter (UART0)

Overview

Hardware source file(s):	neorv32_uart.vhd	
Software driver file(s):	neorv32_uart.c neorv32_uart.h	
Top entity ports:	uart0_txd_o	Serial transmitter output UART0
	uart0_rxd_o	Serial receiver input UART0
Configuration generics:	IO_UART0_EN	Implement UART0 when <code>true</code>
CPU interrupts:	Fast IRQ channel 2	RX done interrupt
	Fast IRQ channel 3	TX done interrupt [3.3. Processor Interrupts]



Please note that ALL default example programs and software library of the NEORV32 software framework (including the bootloader and the runtime environment) use the primary UART (UART0) as default user console interface.

Theory of Operation

In most cases, the UART is a standard interface used to establish a communication channel between the computer/user and an application running on the processor platform. The NEORV32 UARTs features a standard configuration frame configuration: 8 data bits, an optional parity bit (even or odd) and 1 stop bit. The parity and the actual Baudrate are configurable by software.

The UART0 is enabled by setting the `UART_CT_EN` bit in the UART control register `UART0_CT`. The actual transmission Baudrate (like “19200”) is configured via the 12-bit `UART_CT_BAUDxx` **baud prescaler** and the 3-bit `UART_CT_PRSCx` **clock prescaler**.

UART_CT_PRSCx	000	001	010	011	100	101	110	111
Resulting clock prescaler:	2	4	8	64	128	1024	2048	4096

$$\text{Baudrate} = \frac{f_{\text{main}} [\text{Hz}] / \text{clock_prescaler}}{\text{baud_prescaler} + 1}$$

A new transmission is started by writing the data byte to the lowest byte of the `UART0_DATA` register. The transfer is completed when the `UART_CT_TX_BUSY` control register flag returns to zero. A new received byte is available when the `UART_DATA_AVAIL` flag of the `UART0_DATA` register is set. If a new byte is received before the previous one has been read by the CPU, the receiver overrun flag `UART_DATA_OVERR` in `UART0_DATA` is set. The flag is cleared after reading `UART0_DATA`.

The parity flag is added if the `UART_CT_PMODE1` flag is set. When `UART_CT_PMODE0` is zero the UART operates in “even parity” mode. If this flag is set the UART operates in “odd parity” mode. Parity errors in received data are indicated via the `UART_DATA_UART_DATA_PERR` flag. This flag is updated with each new received character. A frame error in the received data (i.e. stop bit is not set) is indicated via the `UART0_DATA_UART_DATA_PERR` flag, which is also updated with each new received character

Interrupts

The UART features two interrupts: the **TX done interrupt** is triggered when a transmit has finished. The **RX done interrupt** is triggered when a data byte has been received. If the UART0 is not implemented, the UART0's serial output port is tied to zero and the UART0 interrupts are permanently tied to zero as well.

Simulation Mode

The default UART0 operation will transmit any data written to the `UART0_DATA` register via the TX line at the defined baud rate. Even though the default testbench provides a simulated UART0 receiver, which outputs any received char to the simulator console, such a transmission takes a lot of time. To accelerate UART0 output during simulation (and also to dump large amounts of data for further processing like verification) the UART0 features a *simulation mode*.

The simulation mode is enabled by setting the `UART_CT_SIM_MODE` bit in the UART0's control register `UART0_CT`. Any further UART0 configuration bits are irrelevant, but the UART0 has to be enabled via the `UART_CT_EN` bit. When the simulation mode is enabled, every written char (in bits 7:0) to `UART0_DATA` is directly output as ASCII char to the simulator console. Additionally, all text is also stored to a text file `neorv32.uart0.sim_mode.text.out` in the simulation home folder. Furthermore, the whole 32-bit word written to `UART0_DATA` is stored as plain 8-char hexadecimal value to a second text file `neorv32.uart0.sim_mode.data.out` also located in the simulation home folder



More information regarding the simulation-mode of the UART0 can be found in chapter [5.12. Simulating the Processor](#).

If the UART0 simulation mode is enabled “on real hardware” there will be no UART0 transmissions at all.

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFF0A0	UART0_CT	11:0	UART_CT_BAUDxx	r/w 12-bit BAUD configuration value
		12	UART_CT_SIM_MODE	r/w Enable simulation output mode (see below)
		22	UART_CT_PMODE0	r/w Parity bit enable and configuration (00/01=
		23	UART_CT_PMODE1	r/w no parity; 10=even parity; 11=odd parity)
		24	UART_CT_PRSC0	r/w Baudrate clock prescaler select bit 0
		25	UART_CT_PRSC1	r/w Baudrate clock prescaler select bit 1
		26	UART_CT_PRSC2	r/w Baudrate clock prescaler select bit 2
		28	UART_CT_EN	r/w UART enable
		31	UART_CT_TX_BUSY	r/- Transceiver busy flag
0xFFFFF0A4	UART0_DATA	7:0	UART_DATA_MSB UART_DATA_LSB	r/w Receive/transmit data (8-bit)
		31:0	-	-/w Simulation data output
		28	UART_DATA_PERR	r/- RX parity error (if enabled)
		29	UART_DATA_FERR	r/- RX data frame error (stop bit not set)
		30	UART_DATA_OVERR	r/- RX data overrun
		31	UART_DATA_AVAIL	r/- RX data available when set

Table 14: UART0 register map

3.5.10. Secondary Universal Asynchronous Receiver and Transmitter (UART1)

Overview

Hardware source file(s):	neorv32_uart.vhd	
Software driver file(s):	neorv32_uart.c neorv32_uart.h	
Top entity ports:	uart1_txd_o	Serial transmitter output UART1
	uart1_rxd_o	Serial receiver input UART1
Configuration generics:	IO_UART1_EN	Implement UART1 when <code>true</code>
CPU interrupts:	Fast IRQ channel 4	RX done interrupt
	Fast IRQ channel 5	TX done interrupt [3.3. Processor Interrupts]

Theory of Operation

The secondary UART (UART1) is functional identical to the primary UART (UART0 → [3.5.9. Primary Universal Asynchronous Receiver and Transmitter \(UART0\)](#)). However, the addresses of the control register (UART1_CTRL) and the data register (UART1_DATA) are different (see register map below) but the register bits/flags use the same naming. Also, the “RX done” and “TX done” interrupts are mapped to different CPU *fast interrupt channels*.

Simulation Mode

The secondary UART (UART1) provides the same simulation options as the primary UART. However, output data is written to UART1-specific files: `neorv32_uart1.sim_mode.text.out` is used to store plain ASCII text and `neorv32_uart1.sim_mode.data.out` is used to store full 32-bit hexadecimal encoded data words.

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFFDD0	UART1_CT	11:0	UART_CT_BAUDxx	r/w 12-bit BAUD configuration value
		12	UART_CT_SIM_MODE	r/w Enable simulation output mode (see below)
		22	UART_CT_PMODE0	r/w Parity bit enable and configuration (00/01=
		23	UART_CT_PMODE1	r/w no parity; 10=even parity; 11=odd parity)
		24	UART_CT_PRSC0	r/w Baudrate clock prescaler select bit 0
		25	UART_CT_PRSC1	r/w Baudrate clock prescaler select bit 1
		26	UART_CT_PRSC2	r/w Baudrate clock prescaler select bit 2
		28	UART_CT_EN	r/w UART enable
		31	UART_CT_TX_BUSY	r/- Transceiver busy flag
0xFFFFFDD4	UART1_DATA	7:0	UART_DATA_MSB UART_DATA_LSB	r/w Receive/transmit data (8-bit)
		31:0	-	-/w Simulation data output
		28	UART_DATA_PERR	r/- RX parity error (if enabled)
		29	UART_DATA_FERR	r/- RX data frame error (stop bit not set)
		30	UART_DATA_OVERR	r/- RX data overrun
		31	UART_DATA_AVAIL	r/- RX data available when set

Table 15: UART1 register map

3.5.11. Serial Peripheral Interface Controller (SPI)

Overview

Hardware source file(s):	neorv32_spi.vhd	
Software driver file(s):	neorv32_spi.c neorv32_spi.h	
Top entity ports:	spi_sck_o	1-bit serial controller clock output
	spi_sdo_o	1-bit serial controller data output
	spi_dsi_i	1-bit serial controller data input
	spi_csn_o	8-bit chip select port (low-active)
Configuration generics:	IO_SPI_EN	Implement SPI when <code>true</code>
CPU interrupts:	Fast IRQ channel 6	Transmission done interrupt [3.3. Processor Interrupts]

Theory of Operation

SPI is a synchronous serial transmission protocol. The NEORV32 SPI transceiver allows 8-, 16-, 24- and 32-bit wide transmissions. The unit provides 8 dedicated chip select signals via the top entity's `spi_csn_o` signal.

The SPI unit is enabled via the `SPI_CT_EN` bit. The idle clock polarity is configured via the `SPI_CT_CPHA` bit and can be low (0) or high (1) during idle. Data is shifted in/out with MSB first when the `SPI_CT_DIR` bit is cleared; data is shifted in/out LSB-first when the flag is set. The data quantity to be transferred within a single transmission is defined via the `SPI_CT_SIZEx` bits. The unit supports 8-bit ("00"), 16-bit ("01"), 24-bit ("10") and 32-bit ("11") transfers. Whenever a transfer is completed, an interrupt is triggered.

A transmission is still in progress as long as the `SPI_CT_BUSY` flag is set. The SPI controller features 8 dedicated chip-select lines. These lines are controlled via the control register's `SPI_CT_CSx` bits. When the `CSx` bit is set, the according chip select line `spi_csn_o(x)` goes low (low-active chip select lines)

The SPI clock frequency is defined via the 3 `SPI_CT_PRSCx` clock prescaler bits. The following prescalers are available:

<code>SPI_CT_PRSCx</code>	000	001	010	011	100	101	110	111
Resulting prescaler:	2	4	8	64	128	1024	2048	4096

Based on the `SPI_CT_PRSCx` configuration, the actual SPI clock frequency f_{SPI} is determined by:

$$f_{SPI} = \frac{f_{main} [Hz]}{2 \cdot Prescaler}$$

A transmission is started when writing data to the `SPI_DATA` register. The data must be LSB-aligned. So if the SPI transceiver is configured for less than 32-bit transfers data quantity, the transmit data must be placed into the lowest 8/16/24 bit of `SPI_DATA`. Vice versa, the received data is also always LSB-aligned.

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFF8A8	SPI_CT	0	SPI_CT_CS0	r/w Direct chip select 0, cs(0) is low when set
		1	SPI_CT_CS1	r/w Direct chip select 1, cs(1) is low when set
		2	SPI_CT_CS2	r/w Direct chip select 2, cs(2) is low when set
		3	SPI_CT_CS3	r/w Direct chip select 3, cs(3) is low when set
		4	SPI_CT_CS4	r/w Direct chip select 4, cs(4) is low when set
		5	SPI_CT_CS5	r/w Direct chip select 5, cs(5) is low when set
		6	SPI_CT_CS6	r/w Direct chip select 6, cs(6) is low when set
		7	SPI_CT_CS7	r/w Direct chip select 7, cs(7) is low when set
		8	SPI_CT_EN	r/w SPI enable
		9	SPI_CT_CPHA	r/w Idle clock polarity
		10	SPI_CT_PRSC0	r/w Clock prescaler select bit 0
		11	SPI_CT_PRSC1	r/w Clock prescaler select bit 1
		12	SPI_CT_PRSC2	r/w Clock prescaler select bit 2
		13	SPI_CT_DIR	r/w Shift direction (0: MSB first, 1: LSB first)
		14	SPI_CT_SIZE0	r/w Transfer size (00: 8-bit, 01: 16-bit, 10: 24-bit, 11: 32-bit)
		15	SPI_CT_SIZE1	
		31	SPI_CT_BUSY	r/- Ongoing transfer when set
0xFFFFF8AC	SPI_DATA	31:0	r/w	Receive/transmit data, LSS-aligned

Table 16: SPI transceiver register map

3.5.12. Two Wire Serial Interface Controller (TWI)

Overview

Hardware source file(s):	neorv32_twi.vhd	
Software driver file(s):	neorv32_twi.c neorv32_twi.h	
Top entity ports:	twi_sda_io	Bi-directional serial data line
	twi_scl_io	Bi-directional serial clock line
Configuration generics:	IO_TWI_EN	Implement TWI when <code>true</code>
CPU interrupts:	Fast IRQ channel 7	Transmission done interrupt [3.3. Processor Interrupts]

Theory of Operation

The two wire interface – actually called I²C – is a quite famous interface for connecting several on-board components. Since this interface only needs two signals (the serial data line `twi_sda_io` and the serial clock line `twi_scl_io`) – despite of the number of connected devices – it allows easy interconnections of several peripheral nodes.

The NEORV32 TWI implements a TWI **controller**. It features “**clock stretching**” (if enabled via the control register), so a slow peripheral can halt the transmission by pulling the SCL line low. **Currently no multi-controller support is available. Also, the TWI unit cannot operate in peripheral mode.**

The TWI is enabled via the control register `TWI_CT_EN` bit. The user program can start / terminate a transmission by issuing a START or STOP condition. These conditions are generated by setting the according bit (`TWI_CT_START` or `TWI_CT_STOP`) in the control register.

Data is send by writing a byte to the `TWI_DATA` register. Received data can also be obtained from this register. The TWI controller is busy (transmitting or performing a START or STOP condition) as long as the `TWI_CT_BUSY` bit in the control register is set.

An accessed peripheral has to acknowledge each transferred byte. When the `TWI_CT_ACK` bit is set after a completed transmission, the accessed peripheral has send an acknowledge. If it is cleared after a transmission, the peripheral has send a not-acknowledge (NACK). The NEORV32 TWI controller can also send an ACK (→ controller acknowledge “MACK”) after a transmission by pulling SDA low during the ACK time slot. Set the `TWI_CT_MACK` bit to activate this feature. If this bit is cleared, the ACK/NACK of the peripheral is sampled in this time slot (normal mode).

In summary, the following independent TWI operations can be triggered by the application program:

- send START condition (also as REPEATED START condition)
- send STOP condition
- send (at least) one byte while also sampling one byte from the bus



The serial clock (SCL) and the serial data (SDA) lines can only be actively driven low by the controller. Hence, external pull-up resistors are required for these lines.

The TWI clock frequency is defined via the 3 `TWI_CT_PRSCx` clock prescaler bits. The following prescalers are available:

<code>TWI_CT_PRSCx</code>	000	001	010	011	100	101	110	111
Resulting prescaler:	2	4	8	64	128	1024	2048	4096

Based on the `TWI_CT_PRSCx` configuration, the actual TWI clock frequency f_{SCL} is determined by:

$$f_{SCL} = \frac{f_{main}[Hz]}{4 \cdot Prescaler}$$

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFFEB0	TWI_CT	0	TWI_CT_EN	r/w TWI enable
		1	TWI_CT_STAT	0/w Generate START condition
		2	TWI_CT_STOP	0/w Generate STOP condition
		3	TWI_CT_PRSC0	r/w Clock prescaler select bit 0
		4	TWI_CT_PRSC1	r/w Clock prescaler select bit 1
		5	TWI_CT_PRSC2	r/w Clock prescaler select bit 2
		6	TWI_CT_MACK	r/w Generate controller ACK for each transmission
		7	TWI_CT_CKSTEN	r/w Enable/allow clock stretching (by peripherals)
		30	TWI_CT_ACK	r/- ACK received when set
		31	TWI_CT_BUSY	r/- Transfer in progress when set
0xFFFFFEB4	TWI_DATA	7:0	TWI_DATA_MSB TWI_DATA_LSB	r/- Receive/transmit data

Table 17: TWI register map

3.5.13. Pulse Width Modulation Controller (PWM)

Overview

Hardware source file(s):	neorv32_pwm.vhd	
Software driver file(s):	neorv32_pwm.c neorv32_pwm.h	
Top entity ports:	pwm_o	4-channel (4 x 1-bit) PWM output
Configuration generics:	IO_PWM_EN	Implement PWM controller when <code>true</code>
CPU interrupts:	none	

Theory of Operation

The PWM controller implements a pulse-width modulation controller with four independent channels and 8-bit resolution per channel. It is based on an 8-bit counter with four programmable threshold comparators that control the actual duty cycle of each channel. The controller can be used to drive a fancy RGB-LED with 24-bit true color, to dim LCD backlights or even for motor control. An external integrator (RC low-pass filter) can be used to smooth the generated “analog” signals.

The PWM controller is activated by setting the `PWM_CT_EN` bit in the module’s control register. When this flag is cleared, the unit is reset and all PWM output channels are set to zero. The base clock for the PWM generation is defined via the 3 `PWM_CT_PRSCx` bits. The 8-bit duty cycle for each channel, which represents the channel’s “intensity”, is defined via the according 8-bit `PWM_DUTY_CHx` byte in the `PWM_DUTY` register.

Based on the duty cycle `PWM_DUTY_CHx` the according analog output voltage (relative to the IO supply voltage) of each channel can be computed by the following formula:

$$Intensity_{xx} = \frac{PWM_DUTY_CHx}{2^8} \%$$

The frequency of the generated PWM signals is defined by the PWM operating clock. This clock is derived from the main processor clock and divided by a prescaler via the 3 `PWM_CT_PRSCx` bits in the unit’s control register. The following prescalers are available:

PWM_CT_PRSCx	000	001	010	011	100	101	110	111
Resulting prescaler:	2	4	8	64	128	1024	2048	4096

The resulting PWM frequency is defined by:

$$f_{PWM} = \frac{f_{main}}{2^8 \cdot Prescaler}$$



A more sophisticated frequency generation is provided by the *numerically-controlled oscillator* module (→ [3.5.16. Numerically-Controller Oscillator \(NCO\)](#)).

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFF8B8	PWM_CT	0 PWM_CT_EN	r/w	PWM controller enable
		1 PWM_CT_PRSC0	r/w	Clock prescaler select bit 0
		2 PWM_CT_PRSC1	r/w	Clock prescaler select bit 1
		3 PWM_CT_PRSC2	r/w	Clock prescaler select bit 2
0xFFFFF8BC	PWM_DUTY	7:0 PWM_DUTY_CH0_MSB PWM_DUTY_CH1_LSB	r/w	8-bit duty cycle for channel 0
		15:8 PWM_DUTY_CH1_MSB PWM_DUTY_CH1_LSB	r/w	8-bit duty cycle for channel 1
		23:16 PWM_DUTY_CH2_MSB PWM_DUTY_CH2_LSB	r/w	8-bit duty cycle for channel 2
		31:24 PWM_DUTY_CH3_MSB PWM_DUTY_CH3_LSB	r/w	8-bit duty cycle for channel 3

Table 18: PWM controller register map

3.5.14. True Random Number Generator (TRNG)

Overview

Hardware source file(s):	neorv32_trng.vhd	
Software driver file(s):	neorv32_trng.c neorv32_trng.h	
Top entity ports:	none	
Configuration generics:	IO_TRNG_EN	Implement TRNG when <code>true</code>
CPU interrupts:	none	

Theory of Operation

The NEORV32 true random number generator provides *physical true random numbers* for your application. Instead of using a pseudo RNG like a LFSR, the TRNG of the processor uses a simple, straight-forward ring oscillator as physical entropy source. Hence, voltage and thermal fluctuations are used to provide true physical random data.

The TRNG features a platform independent architecture without FPGA-specific primitives, macros or attributes.

Architecture

The NEORV32 TRNG is based on simple ring oscillators, which are implemented as an inverter chain with an odd number of inverters. A **latch** is used to decouple each individual inverter. Basically, this architecture is some kind of *asynchronous LFSR*.

The output of several ring oscillators are synchronized using two registers and are XORed together. The resulting output is de-biased using a von Neumann randomness extractor. This de-biased output is further processed by a simple 8-bit Fibonacci LFSR to improve whitening. After at least 8 clock cycles the state of the LFSR is sampled and provided as final data output.

To prevent the synthesis tool from doing logic optimization and thus, removing all but one inverter, the TRNG uses simple latches to decouple an inverter and its actual output. The latches are reset when the TRNG is disabled and are enabled one by one by a “real” shift register when the TRNG is activated. This construct can be synthesized for any FPGA platform. Thus, the NEORV32 TRNG provides a platform independent architecture.

TRNG Configuration

The TRNG uses several ring-oscillators, where the next oscillator provides a slightly longer chain (more inverters) than the one before. This increment is constant for all implemented oscillators. This setup can be customized by modifying the “*Advanced Configuration*” constants in the TRNG’s VHDL file:

The `num_roscs_c` constant defines the total number of ring oscillators in the system. `num_inv_start_c` defines the number of inverters used by the first ring oscillators (has to be an odd number). Each additional ring oscillator provides `num_inv_inc_c` more inverters than the one before (has to be an even number).

The LFSR-based post-processing can be deactivated using the `lfsr_en_c` constant. The polynomial tap mask of the LFSR can be customized using `lfsr_taps_c`.

Using the TRNG

The TRNG features a single register for status and data access. When the `TRNG_CT_EN` control register bit is set, the TRNG is enabled and starts operation. As soon as the `TRNG_CT_VALID` bit is set, the currently sampled 8-bit random data byte can be obtained from the lowest 8 bits of the `TRNG_CT` register (`TRNG_CT_DATA_MSB` down to `TRNG_CT_DATA_LSB`). The `TRNG_CT_VALID` bit is automatically cleared when reading the control register.

Note, that the TRNG needs at least 8 clock cycles to generate a new random byte. During this sampling time the current output random data is kept stable in the output register until a valid sampling of the new byte has completed.

Randomness “Quality”

I have not verified the quality of the generated random numbers (for example using NIST test suites). The quality is highly effected by the actual configuration of the TRNG and the resulting FPGA mapping/routing. However, generating larger histograms of the generated random number shows an equal distribution (binary average of the random numbers = 127). A simple evaluation test/demo program can be found in `sw/example/demo_trng`.

Register Map

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
0xFFFFF88	TRNG_CT	7:0 TRNG_CT_DATA_MSB TRNG_CT_DATA_LSB	r/-	8-bit random data output
		30 TRNG_CT_EN	r/w	TRNG enable
		31 TRNG_CT_VALID	r/-	Random output data is valid when set

Table 19: TRNG register map

3.5.15. Custom Functions Subsystem (CFS)

Overview

Hardware source file(s):	neorv32_cfs.vhd	
Software driver file(s):	neorv32_cfs.c neorv32_cfs.h	Stubs only, have to be implemented by the user
Top entity ports:	cfs_in_i cfs_out_o	Custom 32-bit I/O “conduit” signals
Configuration generics:	IO_CFS_EN IO_CFS_CONFIG	Implement CFS when true Custom 32-bit “conduit” generic
CPU interrupts:	Fast IRQ channel 1	CFS interrupt [3.3. Processor Interrupts]

Theory of Operation

The custom functions subsystem can be used to implement application-specific user-defined co-processors (like encryption or arithmetic accelerators) or peripheral/communication interfaces. In contrast to connecting custom hardware accelerators via the external memory interface, the CFS provide a convenient and low-latency extension/customization option.

The CFS provides up to 32 32-bit memory-mapped registers (see register map table below). The actual functionality of these register has to be defined by the hardware designer.



Take a look at the CFS VHDL source file (`rtl/core/neorv32_cfs.vhd`). The file is highly commented to illustrate all aspects that are relevant for implementing custom CFS-based co-processor designs.

CFS Software Access

The CFS memory-mapped registers can be accessed by software using the provided C-language aliases (see register map table below). Note that all interface registers require/provide 32-bit data of type `uint32_t`.

```
// C-code CFS usage example

CFS_REG_0 = (uint32_t)some_data_array(i); // write to CFS register 0
uint32_t temp = CFS_REG_20;               // read from CFS register 20
```

CFS Interrupt

The CFS provides a single one-shot interrupt request signal mapped to the CPU’s fast interrupt channel 1. See [3.3. Processor Interrupts](#) for more information.

CFS Custom Configuration Generic

By default, the CFS provides a single 32-bit **std_(u)logic_vector** configuration generic `IO_CFS_CONFIG` that is available in the processor's top entity. This generic can be used to configure custom CFS implementation options. Additional generics can be added if required.

CFS Custom IOs

By default, the CFS also provides two predefined 32-bit unidirectional input and output signals `cfs_in_i` and `cfs_out_o`. These signals are propagated to the processor's top entity. The actual use of these signals has to be defined by the hardware designer. Additional signals can be added or the existing one can be increased/decreased if required.

If the custom function subsystem is not implemented (`IO_CFS_EN = false`) the `cfs_out_o` signal is tied to all-zero.

Register Map

Address	Name [C]	Bit(s)	R/W	Function
0xFFFFFFFF00	CFS_REG_0	31:0	(r) / (w)	CFS custom interface register 0
0xFFFFFFFF04	CFS_REG_1	31:0	(r) / (w)	CFS custom interface register 1
0xFFFFFFFF08	CFS_REG_2	31:0	(r) / (w)	CFS custom interface register 2
0xFFFFFFFF0C	CFS_REG_3	31:0	(r) / (w)	CFS custom interface register 3
0xFFFFFFFF10	CFS_REG_4	31:0	(r) / (w)	CFS custom interface register 4
0xFFFFFFFF14	CFS_REG_5	31:0	(r) / (w)	CFS custom interface register 5
0xFFFFFFFF18	CFS_REG_6	31:0	(r) / (w)	CFS custom interface register 6
0xFFFFFFFF1C	CFS_REG_7	31:0	(r) / (w)	CFS custom interface register 7
0xFFFFFFFF20	CFS_REG_8	31:0	(r) / (w)	CFS custom interface register 8
0xFFFFFFFF24	CFS_REG_9	31:0	(r) / (w)	CFS custom interface register 9
0xFFFFFFFF28	CFS_REG_10	31:0	(r) / (w)	CFS custom interface register 10
0xFFFFFFFF2C	CFS_REG_11	31:0	(r) / (w)	CFS custom interface register 11
0xFFFFFFFF30	CFS_REG_12	31:0	(r) / (w)	CFS custom interface register 12
0xFFFFFFFF34	CFS_REG_13	31:0	(r) / (w)	CFS custom interface register 13
0xFFFFFFFF38	CFS_REG_14	31:0	(r) / (w)	CFS custom interface register 14
0xFFFFFFFF3C	CFS_REG_15	31:0	(r) / (w)	CFS custom interface register 15
0xFFFFFFFF40	CFS_REG_16	31:0	(r) / (w)	CFS custom interface register 16
0xFFFFFFFF44	CFS_REG_17	31:0	(r) / (w)	CFS custom interface register 17
0xFFFFFFFF48	CFS_REG_18	31:0	(r) / (w)	CFS custom interface register 18
0xFFFFFFFF4C	CFS_REG_19	31:0	(r) / (w)	CFS custom interface register 19
0xFFFFFFFF50	CFS_REG_20	31:0	(r) / (w)	CFS custom interface register 20
0xFFFFFFFF54	CFS_REG_21	31:0	(r) / (w)	CFS custom interface register 21
0xFFFFFFFF58	CFS_REG_22	31:0	(r) / (w)	CFS custom interface register 22
0xFFFFFFFF5C	CFS_REG_23	31:0	(r) / (w)	CFS custom interface register 23
0xFFFFFFFF60	CFS_REG_24	31:0	(r) / (w)	CFS custom interface register 24
0xFFFFFFFF64	CFS_REG_25	31:0	(r) / (w)	CFS custom interface register 25
0xFFFFFFFF68	CFS_REG_26	31:0	(r) / (w)	CFS custom interface register 26
0xFFFFFFFF6C	CFS_REG_27	31:0	(r) / (w)	CFS custom interface register 27
0xFFFFFFFF70	CFS_REG_28	31:0	(r) / (w)	CFS custom interface register 28
0xFFFFFFFF74	CFS_REG_29	31:0	(r) / (w)	CFS custom interface register 29
0xFFFFFFFF78	CFS_REG_30	31:0	(r) / (w)	CFS custom interface register 30
0xFFFFFFFF7C	CFS_REG_31	31:0	(r) / (w)	CFS custom interface register 31

Table 20: Custom Functions Subsystem register map

3.5.16. Numerically-Controller Oscillator (NCO)

Overview

Hardware source file(s):	neorv32_nco.vhd	
Software driver file(s):	neorv32_nco.c neorv32_nco.h	
Top entity ports:	nco_o	NCO output channels (3×1-bit)
Configuration generics:	IO_NCO_EN	Implement NCO when <code>true</code>
CPU interrupts:	none	

Theory of Operation

The numerically-controller oscillator (NCO) provides a precise arbitrary linear frequency generator with three independent channels. Based on a *direct digital synthesis* core, the NCO features a 20-bit wide *accumulator* that is incremented with a programmable *tuning word*. Whenever the accumulator overflows, a flip flop is toggled that provides the actual frequency output. The accumulator increment is driven by one of eight configurable clock sources, which are derived from the processor's main clock.

The NCO features four accessible registers: the control register NCO_CT and a NCO_TUNE_CHi register for the tuning word of each channel *i*. The NCO is globally enabled by setting the NCO_CT_EN bit in the control register. If this bit is cleared, the accumulators of all channels are reset. The clock source for each channel *i* is selected via the three bits NCO_CT_CHi_PRSCx prescaler. The resulting clock is generated from the main processor clock (f_{main}) divided by the selected prescaler.

NCO_CT_CHi_PRSCx	000	001	010	011	100	101	110	111
Resulting clock prescaler:	2	4	8	64	128	1024	2048	4096

The resulting output frequency of each channel *i* is defined by the following equation.

$$f_{\text{NCO}}(i) = \frac{f_{\text{main}}}{\text{clock_prescaler}(i)} \cdot \frac{\text{tuning_word}(i)}{2 \cdot 2^{20+1}} \text{ for channel } i = 0, 1, 2$$

The maximum NCO frequency $f_{\text{NCO_max}}$ is configured using the minimal clock prescaler and a maximum all-one tuning word:

$$f_{\text{NCO_max}} = \frac{f_{\text{main}}}{2} \cdot \frac{2^{20} - 1}{2 \cdot 2^{20+1}}$$

The minimum frequency is always 0 Hz when the tuning word is zero. The frequency resolution $f_{\text{NCO_res}}$ is defined using the maximum clock prescaler and a minimal non-zero tuning word (= 1):

$$f_{\text{NCO_res}} = \frac{f_{\text{main}}}{4096} \cdot \frac{1}{2 \cdot 2^{20+1}}$$

Assuming a processor frequency of $f_{\text{main}} = 100$ MHz the maximum NCO output frequency is $f_{\text{NCO_max}} = 12.499$ MHz with an NCO frequency resolution of $f_{\text{NCO_res}} = 0.00582$ Hz.

Advanced Configuration

The idle polarity of each channel is configured via the `NCO_CT_CHi_IDLE_POL` flag and can be either 0 (idle low) or 1 (idle high), which basically allows to invert the NCO output. If the NCO is globally disabled by clearing the `NCO_CT_EN` flag, all `nco_o` outputs are set to `NCO_CT_CHi_IDLE_POL`.

The current state of each NCO channel output can be read by software via the `NCO_CT_CHi_OUTPUT` bit. The NCO frequency output is normally available via the top `nco_o` output signal. The according channel output can be permanently set to zero by clearing the according `NCO_CT_CHi_OE` bit.

Each NCO channel can operate either in **standard mode** or in **pulse mode**. The mode is configured via the according channel's `NCO_CT_CHi_MODE` control register bit.

Standard Operation Mode

If this `NCO_CT_CHi_MODE` bit of channel i is cleared, the channel operates in standard mode providing a frequency with *exactly 50% duty cycle* ($T_{\text{high}} = T_{\text{Low}}$).

Pulse Operation Mode

If the `NCO_CT_CHi_MODE` bit of channel i is set, the channel operates in pulse mode. In this mode, the duty cycle can be modified to generate *active* pulses with variable length. Note that the “*active*” pulse is defined by the *inverted* `NCO_CT_CHi_IDLE_POL` bit.

Eight different pulse lengths are available. The *active* pulse length is defined as number of NCO clock cycles, where the NCO clock is defined via the clock prescaler bits `NCO_CT_CHi_PRSCx`. The pulse length of channel i is programmed by the three-bit `NCO_CT_CHi_PULSEx` configuration:

<code>NCO_CT_CHi_PULSEx</code>	000	001	010	011	100	101	110	111
Pulse length (in NCO clock cycles)	2	4	8	16	32	64	128	256

If `NCO_CT_CHi_IDLE_POL` is cleared, T_{high} is defined by the `NCO_CT_CHi_PULSEx` configuration and $T_{\text{low}} = T - T_{\text{high}}$. If `NCO_CT_CHi_IDLE_POL` is set, T_{low} is defined by the `NCO_CT_CHi_PULSEx` configuration and $T_{\text{high}} = T - T_{\text{low}}$.

The actual output frequency of the channel (defined via the clock prescaler and the tuning word) is not affected by the pulse configuration.



For simple PWM applications, that do not require a precise frequency but a more flexible duty cycle configuration, see the PWM module (→ [3.5.13. Pulse Width Modulation Controller \(PWM\)](#)).

Register Map

Address	Name [C]	Bit(s)	(Name) [C]	R/W	Function
0xFFFFF0C0	NCO_CT	0	NCO_CT_EN	r/-	8-bit random data output
		Channel 0			
		1	NCO_CT_CH0_MODE	r/w	Output mode (0=fixed 50% duty cycle; 1=pulse mode)
		2	NCO_CT_CH0_IDLE_POL	r/w	Output idle polarity (0=low, 1=high)
		3	NCO_CT_CH0_OE	r/w	Enable output to <code>nco_o(0)</code>
		4	NCO_CT_CH0_OUTPUT	r/-	Current channel output state
		5	NCO_CT_CH0_PRSC0	r/w	Clock prescaler select bit 0
		6	NCO_CT_CH0_PRSC1	r/w	Clock prescaler select bit 1
		7	NCO_CT_CH0_PRSC2	r/w	Clock prescaler select bit 2
		8	NCO_CT_CH0_PULSE0	r/w	Pulse-mode: Pulse length select bit 0
		9	NCO_CT_CH0_PULSE1	r/w	Pulse-mode: Pulse length select bit 1
		10	NCO_CT_CH0_PULSE2	r/w	Pulse-mode: Pulse length select bit 2
		Channel 1			
		11	NCO_CT_CH1_MODE	r/w	Output mode (0=fixed 50% duty cycle; 1=pulse mode)
		12	NCO_CT_CH1_IDLE_POL	r/w	Output idle polarity (0=low, 1=high)
		13	NCO_CT_CH1_OE	r/w	Enable output to <code>nco_o(1)</code>
		14	NCO_CT_CH1_OUTPUT	r/-	Current channel output state
		15	NCO_CT_CH1_PRSC0	r/w	Clock prescaler select bit 0
		16	NCO_CT_CH1_PRSC1	r/w	Clock prescaler select bit 1
		17	NCO_CT_CH1_PRSC2	r/w	Clock prescaler select bit 2
		18	NCO_CT_CH1_PULSE0	r/w	Pulse-mode: Pulse length select bit 0
		19	NCO_CT_CH1_PULSE1	r/w	Pulse-mode: Pulse length select bit 1
		20	NCO_CT_CH1_PULSE2	r/w	Pulse-mode: Pulse length select bit 2
		Channel 2			
		21	NCO_CT_CH2_MODE	r/w	Output mode (0=fixed 50% duty cycle; 1=pulse mode)
		22	NCO_CT_CH2_IDLE_POL	r/w	Output idle polarity (0=low, 1=high)
		23	NCO_CT_CH2_OE	r/w	Enable output to <code>nco_o(2)</code>
		24	NCO_CT_CH2_OUTPUT	r/-	Current channel output state
		25	NCO_CT_CH2_PRSC0	r/w	Clock prescaler select bit 0
		26	NCO_CT_CH2_PRSC1	r/w	Clock prescaler select bit 1
		27	NCO_CT_CH2_PRSC2	r/w	Clock prescaler select bit 2
		28	NCO_CT_CH2_PULSE0	r/w	Pulse-mode: Pulse length select bit 0
		29	NCO_CT_CH2_PULSE1	r/w	Pulse-mode: Pulse length select bit 1

This project is licensed under the [BSD 3-Clause License](#) (BSD). Copyright (c) 2021, Stephan Nolting. All rights reserved.

Address	Name [C]	Bit(s) (Name) [C]	R/W	Function
		30 NCO_CT_CH2_PULSE0	r/w	Pulse-mode: Pulse length select bit 2
0xFFFFF4C4	NCO_TUNE_CH0	19:0	r/w	Tuning word for channel 0
0xFFFFF4C8	NCO_TUNE_CH1	19:0	r/w	Tuning word for channel 1
0xFFFFF4CC	NCO_TUNE_CH2	19:0	r/w	Tuning word for channel 2

Table 21: NCO register map

3.5.17. System Configuration Information Memory (SYSINFO)

Overview

Hardware source file(s):	neorv32_sysinfo.vhd	
Software driver file(s):	(neorv32.h)	(Register and bit definitions only)
Top entity ports:	none	
Configuration generics:	*	Most of the top's configuration generics
CPU interrupts:	none	

Theory of Operation

The SYSINFO allows the application software to determine the setting of most of the processor's top entity generics. All registers of this unit are read-only.

This device is always implemented – regardless of the actual hardware configuration. The bootloader as well as the NEORV32 software runtime environment require information from this device (like memory layout and default clock speed) for correct operation.

Register Map

Address	Name [C]	R/W	Function
0xFFFFFFF0	SYSINFO_CLK	r/-	Clock speed in Hz (via top's <code>CLOCK_FREQUENCY</code> generic)
0xFFFFFFF4	SYSINFO_USER_CODE	r/-	Custom user code, assigned via top's <code>USER_CODE</code> generic
0xFFFFFFF8	SYSINFO_FEATURES	r/-	Implemented hardware (see next table)
0xFFFFFFFC	SYSINFO_CACHE	r/-	Cache configuration information (see next table)
0xFFFFFFFF0	SYSINFO_ISPACE_BASE	r/-	Instruction address space base (defined via <code>ispace_base_c</code> constant in the <code>neorv32_package.vhd</code> file)
0xFFFFFFFF4	SYSINFO_IMEM_SIZE	r/-	Internal IMEM size in bytes (defined via top's <code>MEM_INT_IMEM_SIZE</code> generic)
0xFFFFFFFF8	SYSINFO_DSPACE_BASE	r/-	Data address space base (defined via <code>sdspace_base_c</code> constant in the <code>neorv32_package.vhd</code> file)
0xFFFFFFF0C	SYSINFO_DMEM_SIZE	r/-	Internal DMEM size in bytes (defined via top's <code>MEM_INT_DMEM_SIZE</code> generic)

Table 22: SYSINFO register map

SYSINFO_FEATURES

Bit#	Name [C]	Function
26	SYSINFO_FEATURES_IO_UART1	Set when the secondary UART1 is implemented (via top's <code>IO_UART1_EN</code> generic)
25	SYSINFO_FEATURES_IO_NCO	Set when the NCO is implemented (via top's <code>IO_NCO_EN</code> generic)
24	SYSINFO_FEATURES_IO_TRNG	Set when the TRNG is implemented (via top's <code>IO_TRNG_EN</code> generic)
23	SYSINFO_FEATURES_IO_CFS	Set when the custom functions subsystem is implemented (via top's <code>IO_CFS_EN</code> generic)
22	SYSINFO_FEATURES_IO_WDT	Set when the WDT is implemented (via top's <code>IO_WDT_EN</code> generic)
21	SYSINFO_FEATURES_IO_PWM	Set when the PWM is implemented (via top's <code>IO_PWM_EN</code> generic)
20	SYSINFO_FEATURES_IO_TWI	Set when the TWI is implemented (via top's <code>IO_TWI_EN</code> generic)
19	SYSINFO_FEATURES_IO_SPI	Set when the SPI is implemented (via top's <code>IO_SPI_EN</code> generic)
18	SYSINFO_FEATURES_IO_UART0	Set when the primary UART0 is implemented (via top's <code>IO_UART0_EN</code> generic)
17	SYSINFO_FEATURES_IO_MTIME	Set when the MTIME is implemented (via top's <code>IO_MTIME_EN</code> generic)
16	SYSINFO_FEATURES_IO_GPIO	Set when the GPIO is implemented (via top's <code>IO_GPIO_EN</code> generic)
5	SYSINFO_FEATURES_MEM_EXT_ENDIAN	Set when external bus interface uses BIG-endian byte-order (via package's <code>xbus_big_endian_c</code> constant)
4	SYSINFO_FEATURES_MEM_INT_DMEM	Set when the processor-internal IMEM is implemented (via top's <code>MEM_INT_IMEM_EN</code> generic)
3	SYSINFO_FEATURES_MEM_INT_IMEM_ROM	Set when the processor-internal IMEM is read-only (via top's <code>MEM_INT_IMEM_ROM</code> generic)
2	SYSINFO_FEATURES_MEM_INT_IMEM	Set when the processor-internal DMEM implemented (via top's <code>MEM_INT_DMEM_EN</code> generic)
1	SYSINFO_FEATURES_MEM_EXT	Set when the external Wishbone bus interface is implemented (via top's <code>MEM_EXT_EN</code> generic)
0	SYSINFO_FEATURES_BOOTLOADER	Set when the processor-internal bootloader is implemented (via top's <code>BOOTLOADER_EN</code> generic)

SYSINFO_CACHE

Bits#	Name [C]	Function
15 ... 12	SYSINFO_CACHE_IC_REPLACEMENT_3 ... SYSINFO_CACHE_IC_REPLACEMENT_0	Instruction cache replacement policy (0000 = none, direct-mapped; 0001 = LRU – least recently used)
11 ... 8	SYSINFO_CACHE_IC_ASSOCIATIVITY_3 ... SYSINFO_CACHE_IC_ASSOCIATIVITY_0	Instruction cache associativity = \log_2 (top's <code>ICACHE_ASSOCIATIVITY</code> generic)
7 ... 4	SYSINFO_CACHE_IC_NUM_BLOCKS_3 ... SYSINFO_CACHE_IC_NUM_BLOCKS_0	Log2 of instruction cache's number of blocks = \log_2 (top's <code>ICACHE_NUM_BLOCKS</code> generic)
3 ... 0	SYSINFO_CACHE_IC_BLOCK_SIZE_3 ... SYSINFO_CACHE_IC_BLOCK_SIZE_0	Log2 of instruction cache's block size = \log_2 (top's <code>ICACHE_BLOCK_SIZE</code> generic)

4. Software Architecture

To make actual use of the **processor**, the NEORV32 project comes with a complete software ecosystem. This ecosystem consists of the following elementary parts.

Application/bootloader start-up code	<code>sw/common/crt0.S</code>
Application/bootloader linker script	<code>sw/common/neorv32.ld</code>
Core hardware driver libraries	<code>sw/lib/include/</code> <code>sw/lib/source/</code>
Makefiles	E.g. <code>sw/example/blink_led/makefile</code>
Auxiliary tool for generating NEORV32 executables	<code>sw/image_gen/</code>
Default bootloader	<code>sw/bootloader/bootloader.c</code>

The software ecosystem is based on the RISC-V port of the GCC GNU Compiler Collection.

Last but not least, the NEORV32 ecosystem provides some example programs for testing the hardware, for illustrating the usage of peripherals and for general getting in touch with the project.

4.1. Toolchain

The toolchain for this project is based on the free RISC-V GCC-port. You can find the compiler sources and build instructions on the official RISC-V GNU toolchain GitHub page: <https://github.com/riscv/riscv-gnu-toolchain>.

The NEORV32 uses a 32-bit base integer architecture (`rv32i`) and a 32-bit integer and soft-float ABI (`ilp32`), so make sure you build an according toolchain.

Alternatively, you can download a prebuilt `rv32i/e` toolchain for 64-bit x86 Linux from: github.com/stnolting/riscv-gcc-prebuilt

The default toolchain used by the project's makefiles is (can be changed in the makefiles): **`riscv32-unknown-elf`**



More information regarding the toolchain (building from scratch or downloading the prebuilt ones) can be found in chapter [5.1. Toolchain Setup](#).

4.2. Core Software Libraries

The NEORV32 project provides a set of C libraries that allows an easy usage of the core's peripheral and CPU features. Just include the main NEORV32 library file in your application's source file(s):

```
#include <neorv32.h>
```

Together with the makefile, this will automatically include all the processor's header files located in `sw/lib/include` into your application. The actual source files of the core libraries are located in `sw/lib/source` and are automatically included into the source list of your software project. The following files are currently part of the NEORV32 core library:

C source file	C header file	Function
-	neorv32.h	Main NEORV32 definitions and library file.
neorv32_cfs.c	neorv32_cfs.h	HW driver (stubs) ¹¹ functions for the custom functions subsystem
neorv32_cpu.c	neorv32_cpu.h	HW driver functions for the NEORV32 CPU.
neorv32_gpio.c	neorv32_gpio.h	HW driver functions for the GPIO.
neorv32_mtime.c	neorv32_mtime.h	HW driver functions for the MTIME.
neorv32_nco.c	neorv32_nco.h	HW driver functions for the NCO.
neorv32_pwm.c	neorv32_pwm.h	HW driver functions for the PWM.
neorv32_rte.c	neorv32_rte.h	NEORV32 runtime environment helper functions.
neorv32_spi.c	neorv32_spi.h	HW driver functions for the SPI.
neorv32_trng.c	neorv32_trng.h	HW driver functions for the TRNG.
neorv32_twi.c	neorv32_twi.h	HW driver functions for the TWI.
neorv32_uart.c	neorv32_uart.h	HW driver functions for the UART0 and UART1.
neorv32_wdt.c	neorv32_wdt.h	HW driver functions for the WDT.

Documentation

All core library SW functions are highly documented using [doxygen](#). To generate the HTML-based documentation, navigate to the project's docs folder and run:

```
neorv32/docs$ doxygen Doxyfile
```

This will generate/update the `docs/doxygen_build` folder. To view the documentation, open the `docs/doxygen_build/html/index.html` file with your browser of choice. Click on the “files” tab to see a list of all documented files.



The SW documentation is automatically built and deployed to GitHub pages by the CI environment. The online documentation is available at: <https://stnolting.github.io/neorv32/files.html>

¹¹ This driver file only represents a dummy, since the real CFS drivers are defined by the actual CFS implementation.

4.3. Application Makefile

Application compilation is based on a single GNU makefile. Each project in the `sw/example` folder features a **makefile**. All these makefiles are identical. When creating a new project, copy an existing project folder or at least the makefile to your new project folder. I suggest to create new projects also in `sw/example` to keep the file dependencies. Of course, these dependencies can be manually configured via makefiles variables when your project is located somewhere else.

Before you can use the makefiles, you need to install the RISC-V GCC toolchain. Also, you have to add the installation folder of the compiler to your system's PATH variable. More information can be found in chapter [5. Let's Get It Started!](#).

The makefile is invoked by simply executing `make` in your console:

```
neorv32/sw/example/blink_led$ make
```

4.3.1. Targets

Just executing `make` will show the help menu showing all available targets. The following targets are available:

<code>help</code>	Show a short help text explaining all available targets.
<code>check</code>	Check the GNU toolchain. You should run this target at least once after installing it.
<code>info</code>	Show the makefile configuration (see next chapter).
<code>exe</code>	Compile all sources and generate application executable for upload via bootloader.
<code>install</code>	Compile all sources, generate executable (via <code>exe</code> target) for upload via bootloader and generate and install IMEM VHDL initialization image file <code>rtl/core/neorv32_application_image.vhd</code> .
<code>all</code>	Execute <code>exe</code> and <code>install</code> .
<code>clean</code>	Remove all generated files in the current folder.
<code>clean_all</code>	Remove all generated files in the current folder and also removes the compiled core libraries and the compiled image generator tool.
<code>bootloader</code>	Compile all sources, generate executable and generate and install BOOTROM VHDL initialization image file <code>rtl/core/neorv32_bootloader_image.vhd</code> . This target modifies the ROM origin and length in the linker script by setting the <code>make_bootloader</code> symbol.



An assembly listing file (`main.asm`) is created by the compilation flow for further analysis or debugging purpose.

4.3.2. Configuration

The compilation flow is configured via variables right at the beginning of the makefile:

```
# *****
# USER CONFIGURATION
# *****
# User's application sources (*.c, *.cpp, *.s, *.S); add additional files here
APP_SRC ?= $(wildcard ./*.c) $(wildcard ./*.s) $(wildcard ./*.cpp) $(wildcard ./*.S)

# User's application include folders (don't forget the '-I' before each entry)
APP_INC ?= -I .
# User's application include folders - for assembly files only (don't forget the '-I' before each entry)
ASM_INC ?= -I .

# Optimization
EFFORT ?= -Os

# Compiler toolchain
RISCV_TOOLCHAIN ?= riscv32-unknown-elf

# CPU architecture and ABI
MARCH ?= -march=rv32i
MABI ?= -mabi=ilp32

# User flags for additional configuration (will be added to compiler flags)
USER_FLAGS ?=

# Serial port for executable upload via bootloer
COM_PORT ?= /dev/ttyUSB0

# Relative or absolute path to the NEORV32 home folder
NEORV32_HOME ?= ../../..
# *****
```

APP_SRC	The source files of the application (*.c, *.cpp, *.S and *.s files are allowed; file of these types in the project folder are automatically added via wildcards). Additional files can be added; separated by white spaces
APP_INC	Include file folders; separated by white spaces; must be defined with <code>-I</code> prefix
ASM_INC	Include file folders that are used only for the assembly source files (*.S/*.s).
EFFORT	Optimization level, optimize for size (<code>-Os</code>) is default; legal values: <code>-O0 -O1 -O2 -O3 -Os</code>
RISCV_TOOLCHAIN	The toolchain to be used; follows the naming convention architecture-vendor-output
MARCH	The architecture of the RISC-V CPU. Only RV32 is supported by the NEORV32. Enable compiler support of optional CPU extension by adding the according extension letter (e.g. <code>rv32im</code> for M CPU extension). See 5.8. Enabling RISC-V CPU Extensions
MABI	The default 32-bit integer ABI. Do not change.
USER_FLAGS	Additional flags that will be forwarded to the compiler tools
NEORV32_HOME	Relative or absolute path to the NEORV32 project home folder. Adapt this if the makefile/project is not in the project's <code>sw/example</code> folder.
COM_PORT	Default serial port for executable upload via bootloader.

4.3.3. Default Compilation Flags

The following default compiler flags are used for compiling an application. These flags are defined via the `CC_OPTS` variable. Custom flags can be added via the `USER_FLAGS` variable to the `CC_OPTS` variable.

<code>-Wall</code>	Enable all compiler warnings.
<code>-ffunction-sections</code> <code>-fdata-sections</code>	Put functions and data segment in independent sections. This allows a code optimization as dead code and unused data can be easily removed.
<code>-nostartfiles</code>	Do not use the default start code. The makefiles use the NEORV32-specific start-up code instead (<code>sw/common/crt0.S</code>).
<code>-Wl,--gc-sections</code>	Make the linker perform dead code elimination.
<code>-lm</code>	Include/link with <code>math.h</code>
<code>-lc</code>	Search for the standard C library when linking
<code>-lgcc</code>	Make sure we have no unresolved references to internal GCC library subroutines.
<code>-falign-functions=4</code> <code>-falign-labels=4</code> <code>-falign-loops=4</code> <code>-falign-jumps=4</code>	Force a 32-bit alignment of functions and labels (branch/jump/call targets). This increases performance as it simplifies instruction fetch when using the C extension. As a drawback this will also slightly increase the program code.



The makefile configuration variables can be (re-)defined directly when invoking the makefile. For example: `$ make MARCH=-march=rv32ic clean_all exe`

4.4. Executable Image Format

When all the application sources have been compiled and linked, a final executable file has to be generated. For this purpose, the makefile uses the NEORV32-specific linker script `sw/common/neorv32.ld` to map all the sections into only four final sections: `.text`, `.rodata`, `.data` and `.bss`. These four sections contain everything required for the application to run:

<code>.text</code>	Executable instructions generated from the start-up code and all application sources
<code>.rodata</code>	Constants (like strings) from the application; also the initial data for initialized variables
<code>.data</code>	This section is required for the address generation of fixed (= global) variables only
<code>.bss</code>	This section is required for the address generation of dynamic memory constructs only

The `.text` and `.rodata` sections are mapped to processor's instruction memory space and the `.data` and `.bss` sections are mapped to the processor's data memory space.

Finally, the `.text`, `.rodata` and `.data` sections are extracted and concatenated into a single file `main.bin`.

Executable Image Generator

The file `main.bin` is processed by the NEORV32 image generator (`sw/image_gen`) to generate the final executable. The image generator can generate three types of executables, selected by a flag when calling the generator:

<code>-app_bin</code>	Generates an executable binary file <code>neorv32_exe.bin</code> (for UART uploading via the bootloader)
<code>-app_img</code>	Generates an executable VHDL memory initialization image for the processor-internal IMEM. This option generates the <code>rtl/core/neorv32_application_image.vhd</code> file.
<code>-bld_img</code>	Generates an executable VHDL memory initialization image for the processor-internal BOOT ROM. This option generates the <code>rtl/core/neorv32_boot_loader_image.vhd</code> file.

All these options are managed by the makefile – so you don't actually have to think about them. The normal application compilation flow will generate the `neorv32_exe.bin` file in the current software project folder ready for upload via UART to the NEORV32 bootloader.

This executable version has a very small header consisting of three 32-bit words located right at the beginning of the file. This header is generated by the image generator (`sw/image_gen`). The image generator is automatically compiled when invoking the makefile.

The first word of the executable is the signature word and is always `0x4788CAFE`. Based on this word, the bootloader can identify a valid image file. The next word represents the size in bytes of the actual program image. A simple “complement” checksum of the actual program image is given by the third word. This provides a simple protection against data transmission or storage errors.

4.5. Bootloader

The default bootloader (`sw/boot_loader/boot_loader.c`) of the NEORV32 processor allows to upload new program executables at every time. If there is an external SPI flash connected to the processor (like the FPGA's configuration memory), the bootloader can store the program executable to it. After reset, the bootloader can directly boot from the flash without any user interaction.



The bootloader is only implemented when the `BOOTLOADER_EN` generic is `true` and requires the CSR access CPU extension (`CPU_EXTENSION_RISCV_Zicsr` generic is `true`).



The bootloader requires the **primary UART UART0** for user interaction, executable upload and SPI flash programming (`IO_UART0_EN` generic is `true`).



For the **automatic boot** from an SPI flash, the SPI controller has to be implemented (`IO_SPI_EN` generic is `true`) and the machine system timer MTIME has to be implemented (`IO_MTIME_EN` generic is `true`), too, to allow an auto-boot timeout counter.

To interact with the bootloader, attach the primary UART (UART0) signals (`uart0_txd_o` and `uart0_rxd_o`) of the processor's top entity via a COM port (-adapter) to a computer, configure your terminal program using the following settings and perform a reset of the processor.

Terminal console settings (19200-8-N-1):

- 19200 Baud
- 8 data bits
- No parity bit
- 1 stop bit
- Newline on `\r\n` (carriage return, newline) – also for sending!
- No transfer protocol for sending data, just the raw byte stuff

The bootloader uses the LSB of the top entity's `gpio_o` output port as high-active status LED (all other output pin are set to low level by the bootloader). After reset, this LED will start blinking at ~2Hz and the following intro screen should show up in your terminal:

```
<< NEORV32 Bootloader >>

BLDV: Nov  7 2020
HWV:  0x01040606
CLK:  0x05F5E100 Hz
USER: 0x00000000
MISA: 0x42801104
PROC: 0x01FF0015
IMEM: 0x00008000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000

Autoboot in 8s. Press key to abort.
```



The uploaded executables are always stored to the instruction space starting at the base address of the instruction space.

This start-up screen also gives some brief information about the bootloader and several system parameters:

BLDV	Bootloader version (built date).
HWV	Processor hardware version (from the <code>mimpid</code> CSR) in BCD format (example: <code>0x01040606</code> = <code>v1.4.6.6</code>).
USER	Custom user code (from the <code>USER_CODE</code> generic).
CLK	Processor clock speed in Hz (via the <code>SYSINFO</code> module, from the <code>CLOCK_FREQUENCY</code> generic).
MISA	CPU extensions (from the <code>misa</code> CSR).
PROC	Processor configuration (via the <code>SYSINFO</code> module, from the IO and MEM config. generics).
IMEM	IMEM memory base address and size in byte.
DMEM	DMEM memory base address and size in byte.

Now you have 8 seconds to press any key. Otherwise, the bootloader starts the auto boot sequence. When you press any key within the 8 seconds, the actual bootloader user console starts:

```
<< NEORV32 Bootloader >>

BLDV: Nov  7 2020
HWV:  0x01040606
CLK:  0x05F5E100 Hz
USER: 0x00000000
MISA: 0x42801104
PROC: 0x01FF0015
IMEM: 0x00008000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000

Autoboot in 8s. Press key to abort.
Aborted.

Available commands:
h: Help
r: Restart
u: Upload
s: Store to flash
l: Load from flash
e: Execute
CMD:>
```

The auto-boot countdown is stopped and now you can enter a command from the list to perform the corresponding operation:

- **h**: Show the help text (again)
- **r**: Restart the bootloader and the auto-boot sequence
- **u**: Upload new program executable (`neorv32_exe.bin`) via UART into the instruction memory
- **s**: Store executable to SPI flash at `spi_csn_o(0)`
- **l**: Load executable from SPI flash at `spi_csn_o(0)`
- **e**: Start the application, which is currently stored in the instruction memory
- **#**: Shortcut for executing **u** and **e** afterwards (not shown in help menu)

A new executable can be uploaded via UART by executing the **u** command. The executable can be directly executed via the **e** command. To store the recently uploaded executable to an attached SPI flash press **s**. To directly load an executable from the SPI flash press **l**. The bootloader and the auto-boot sequence can be manually restarted via the **r** command.



The CPU is in machine level privilege mode after reset. When the bootloader boots an application, this application is also started in machine level privilege mode.

4.5.1. External SPI Flash for Booting

If you want the NEORV32 bootloader to automatically fetch and execute an application at system start, you can store it to an external SPI flash. The advantage of the external memory is to have a non-volatile program storage, which can be re-programmed at any time just by executing some bootloader commands. Thus, no FPGA bitstream recompilation is required at all.

SPI Flash Requirements

The bootloader can access an SPI compatible flash via the processor top entity's SPI port and connected to chip select `spi_csn_o(0)`. The flash must be capable of operating at least at 1/8 of the processor's main clock. Only single read and write byte operations are used. The address has to be 24 bit long. Furthermore, the SPI flash has to support at least the following commands:

- READ (0x03)
- READ STATUS (0x05)
- WRITE ENABLE (0x06)
- PAGE PROGRAM (0x02)
- SECTOR ERASE (0xD8)
- READ ID (0x9E)

Compatible (FPGA configuration) SPI flash memories are for example the **Winbond W25Q64FV** or the **Micron N25Q032A**.

SPI Flash Configuration

The base address `SPI_FLASH_BOOT_ADR` for the executable image inside the SPI flash is defined in the "user configuration" section of the bootloader source code (`sw/bootloader/bootloader.c`). Most FPGAs, that use an external configuration flash, store the golden configuration bitstream at base address 0. Make sure there is no address collision between the FPGA bitstream and the application image. You need to change the default sector size if your Flash has a sector size greater or less than 64kB:

```
/** SPI flash boot image base address */
#define SPI_FLASH_BOOT_ADR      0x00800000

/** SPI flash sector size in bytes */
#define SPI_FLASH_SECTOR_SIZE  (64*1024)
```



For any change you made inside the bootloader, you have to recompile the bootloader ([5.10. Customizing the Internal Bootloader](#)) and do a new synthesis of the processor.

4.5.2. Auto Boot Sequence

When you reset the NEORV32 processor, the bootloader waits 8 seconds for a user console input before it starts the automatic boot sequence. This sequence tries to fetch a valid boot image from the external SPI flash, connected to SPI chip select `spi_csn_o(0)`. If a valid boot image is found and can be successfully transferred into the instruction memory, it is automatically started. If no SPI flash was detected or if there was no valid boot image found, the bootloader stalls and the status LED is permanently activated.

4.5.3. Bootloader Error Codes

If something goes wrong during bootloader operation, an error code is shown. In this case the processor stalls, a bell command and one of the following error codes are send to the terminal, the bootloader status LED is permanently activated and the system must be reset manually.

- ERROR_0** If you try to transfer an invalid executable (via UART or from the external SPI flash), this error message shows up. Also, if no SPI flash was found during a boot attempt, this message will be displayed.
- ERROR_1** Your program is way too big for the internal processor's instructions memory. Increase the memory size or reduce (optimize!) your application code.
- ERROR_2** This indicates a checksum error. Something went wrong during the transfer of the program image (upload via UART or loading from the external SPI flash). If the error was caused by a UART upload, just try it again. When the error was generated during a flash access, the stored image might be corrupted.
- ERROR_3** This error occurs if the attached SPI flash cannot be accessed. Make sure you have the right type of flash and that it is properly connected to the NEORV32 SPI port using chip select #0.
- ERROR_4** The instruction memory is marked as read-only. Set the `MEM_INT_IMEM_ROM` generic to `false` to allow write accesses.
- ERROR_5** This error pops up when an unexpected exception or interrupt was triggered. The cause of the trap (mcause ID) is displayed for further investigation.
- ERROR_?** Something really bad happened when there is no specific error code available...

4.5.4. Final Notes



The bootloader is intended to work independent of the actual hardware (-configuration). Hence, it should be compiled with the minimal base ISA only. The current version of the bootloader uses the `rv32i` ISA – so it will not work on `rv32e` architectures. To make the bootloader work on embedded CPU, recompile it using the `rv32e` ISA (see chapter [5.10. Customizing the Internal Bootloader](#)).

4.6. NEORV32 Runtime Environment

The software architecture of the NEORV32 comes with a minimal runtime environment that takes care of clean application start and also of all interrupts and exceptions during execution.

The initial part of the runtime environment is the `sw/common/crt0.S` application start-up code. This piece of code is automatically linked with every application program and represents the starting point for every application. Hence, it is directly executed after reset. The start-up code performs the following operations:

- Initialize data registers `x1 – x15`.
- Initialize the global pointer `gp` according to the `.data` segment layout provided by the linker script.
- Clear IO area: Write zero to **all** memory-mapped registers within the IO region. If certain devices have not been implemented, a bus access fault exception will occur. This exception is captured by a simple dummy handler in the start-up code.
- Clear the `.bss` section defined by the linker script.
- Copy read-only data from the `.text` section to the `.data` section to set initialized variables.
- Call the application's `main` function (with no arguments).
- If the main function returns, the processor goes to an endless sleep mode (using a simple loop or via the `WFI` instruction if available).

Using the NEORV32 Runtime Environment (RTE)

After system start-up, the runtime environment is responsible for catching all implemented exceptions and interrupts. To activate the NEORV32 RTE execute the following function:

```
void neorv32_rte_setup(void);
```

This setup initializes the RISC-V-compliant `mtvec` CSR, which provides the base address for all instruction and exception handlers. The address stored to this register reflects the *first-level exception handler* provided by the NEORV32 RTE. Whenever an exception or interrupt is triggered, this *first-level handler* is called.

The *first-level handler* performs a complete context save, analyzes the source of the exception/interrupt and calls the according *second-level exception* handler, which actually takes care of the exception/interrupt. For this, the RTE manages a private look-up table to store the according trap handlers.

After the initial setup of the RTE, each entry in the trap handler look-up table is initialized with a debug handler, that outputs detailed hardware information **via the primary UART (UART0)** when triggered. This is intended as a fall-back for debugging or accidentally triggered exceptions/interrupts.

For instance, an illegal instruction exception caught by the RTE might look like this:

```
<RTE> Illegal instruction @0x000002d6, MTVAL=0x00001537 </RTE>
```

To install the **actual application's trap handlers** the NEORV32 RTE provides function for installing and uninstalling trap handler for each implemented exception/interrupt.

```
int neorv32_rte_exception_install(uint8_t id, void (*handler)(void));
```

The following `id` exception IDs are available:

ID name [C]	Description / exception or interrupt causing event
RTE_TRAP_I_MISALIGNED	Instruction address misaligned
RTE_TRAP_I_ACCESS	Instruction (bus) access fault
RTE_TRAP_I_ILLEGAL	Illegal instruction
RTE_TRAP_BREAKPOINT	Breakpoint (EBREAK instruction)
RTE_TRAP_L_MISALIGNED	Load address misaligned
RTE_TRAP_L_ACCESS	Load (bus) access fault
RTE_TRAP_S_MISALIGNED	Store address misaligned
RTE_TRAP_S_ACCESS	Store (bus) access fault
RTE_TRAP_MENV_CALL	Environment call from machine mode (ECALL instruction)
RTE_TRAP_UENV_CALL	Environment call from user mode (ECALL instruction)
RTE_TRAP_MTI	Machine timer interrupt (via MTIME)
RTE_TRAP_MEI	Machine external interrupt
RTE_TRAP_MSI	Machine software interrupt
RTE_TRAP_FIRQ_0	Fast interrupt channel 0
RTE_TRAP_FIRQ_1	Fast interrupt channel 1
RTE_TRAP_FIRQ_2	Fast interrupt channel 2
RTE_TRAP_FIRQ_3	Fast interrupt channel 3
RTE_TRAP_FIRQ_4	Fast interrupt channel 4
RTE_TRAP_FIRQ_5	Fast interrupt channel 5
RTE_TRAP_FIRQ_6	Fast interrupt channel 6
RTE_TRAP_FIRQ_7	Fast interrupt channel 7
RTE_TRAP_FIRQ_8	Fast interrupt channel 8
RTE_TRAP_FIRQ_9	Fast interrupt channel 9
RTE_TRAP_FIRQ_10	Fast interrupt channel 10
RTE_TRAP_FIRQ_11	Fast interrupt channel 11
RTE_TRAP_FIRQ_12	Fast interrupt channel 12
RTE_TRAP_FIRQ_13	Fast interrupt channel 13
RTE_TRAP_FIRQ_14	Fast interrupt channel 14
RTE_TRAP_FIRQ_15	Fast interrupt channel 15

When installing a custom handler function for any of these exception/interrupts, make sure the function uses no attributes (especially no *interrupt* attribute!), has no arguments and no return value like in the following example:

```
void handler_xyz(void) {  
    // handle exception/interrupt...  
}
```



Do **NOT** use the `((interrupt))` attribute for the application exception handler functions! This will place an `mret` instruction to the end of it making it impossible to return to the first-level exception handler of the RTE, which will cause stack corruption.

Example: Installation of the MTIME interrupt handler:

```
neorv32_rte_exception_install(EXC_MTI, handler_xyz);
```

To remove a previously installed exception handler call the according uninstall function from the NEORV32 runtime environment. This will replace the previously installed handler by the initial debug handler, so even uninstalled exceptions and interrupts are further captured.

```
int neorv32_rte_exception_uninstall(uint8_t id);
```

Example: Removing the MTIME interrupt handler:

```
neorv32_rte_exception_uninstall(EXC_MTI);
```



More information regarding the NEORV32 runtime environment can be found in the `doxygen` software documentation (also available [online at GitHub pages](#)).

5. Let's Get It Started!

To make your NEORV32 project run, follow the guides from the upcoming sections. Follow these guides step by step and in the presented order.

5.1. Toolchain Setup

The default toolchain for this project is `riscv32-unknown-elf`. Of course you can use any other RISC-V toolchain (like `riscv64-unknown-elf`). Just change the `RISCV_TOOLCHAIN` variable in the application makefile(s) according to your needs or define this variable when invoking the makefile.

There are two possibilities to get the actual RISC-V GCC toolchain:

1. Download and build the official RISC-V GNU toolchain yourself
2. Download and install a prebuilt version of the toolchain



Keep in mind that – for instance – a `rv32imc` toolchain only provides library code compiled with compressed (c) and mul/div instructions (m)! Hence, this code cannot be executed (without emulation) on an architecture without these extensions!

5.1.1. Building the Toolchain from Scratch

To build the toolchain by yourself you can follow the guide from the official <https://github.com/riscv/riscv-gnu-toolchain> GitHub page.

The official RISC-V repository uses submodules. You need the `--recursive` option to fetch the submodules automatically:

```
$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

Download and install the prerequisite standard packages:

```
$ sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
```

To build the Linux cross-compiler, pick an install path. If you choose, say, `/opt/riscv`, then add `/opt/riscv/bin` to your `PATH` now.

```
$ export PATH:$PATH:/opt/riscv/bin
```

Then, simply run the following commands in the RISC-V GNU toolchain source folder (for `rv32i`):

```
riscv-gnu-toolchain$ ./configure --prefix=/opt/riscv --with-arch=rv32i --with-abi=ilp32
riscv-gnu-toolchain$ make
```



Keep in mind that – for instance – a `rv32imc` (architecture) toolchain only provides library code compiled with compressed (`c`) and mul/div instructions (`m`)! Hence, this code cannot be executed (without emulation) on an architecture without these extensions!

After a while (hours!) you will get `riscv32-unknown-elf-gcc` and all of its friends in your `/opt/riscv/bin` folder.

5.1.2. Downloading and Installing a Prebuilt Toolchain

Alternatively, you can download a prebuilt version of the toolchain.

Use The Toolchain I have Build

I have compiled the toolchain on a 64-bit x86 Ubuntu (Ubuntu on Windows, actually) and uploaded it to GitHub. You can directly download the according toolchain archive as **single zip-file** within a **packed release** from github.com/stnolting/riscv-gcc-prebuilt.

Unpack the downloaded toolchain archive and copy the content to a location in your file system (e.g. `/opt/riscv`). More information about downloading and installing my prebuilt toolchains can be found in the [repository's README](#).

Use The Toolchain Provided by SiFive

Alternatively, you can also download (for free) and use one of the GCC toolchains provided by SiFive (github.com/sifive/freedom-tools/releases). I've tried their toolchains and they work like a charm. Make sure to set `RISCV_TOOLCHAIN=riscv64-unknown-elf` (in the makefile or in the console when invoking the makefile) when using it. Also keep in mind that the SiFive toolchains were compiled for



The SiFive toolchains were build for more sophisticated architectures (`rv64imafdc`). While theses toolchains also allow to emit 32-bit RISC-V code, the toolchain only provides library code compiled with the machine options enabled at compile time! Hence, this code cannot be executed (without emulation) on an architecture without these extensions (does not apply for soft-floats).

Unpack the downloaded toolchain archive and copy the content to a location in your file system (e.g. `/opt/riscv`).

Using Another Toolchain



Of course you can also use any other prebuilt version of the toolchain. Make sure it is a `riscv32-unknown-elf` or `riscv64-unknown-elf` (that can also emit 32-bit code) toolchain, supports the `rv32i/e` architecture and uses the `ilp32` or `ilp32e` ABI.

5.1.3. Installation

Now you have the binaries. The last step is to add them to your `PATH` environment variable (if you have not already done so). Make sure to add the [binaries folder](#) (`bin`) of your toolchain.

```
$ export PATH:$PATH:/opt/riscv/bin
```

You should add this command to your `.bashrc` (if you are using bash) to automatically add the RISC-V toolchain at every console start.

5.1.4. Testing the Installation

To make sure everything works fine, navigate to an example project in the NEORV32 example folder and execute the following command:

```
neorv32/sw/example/blink_led$ make check
```

This will test all the tools required for the NEORV32. Everything is working fine if `Toolchain check OK` appears at the end.

5.2. General Hardware Setup

The following steps are required to generate a bitstream for your FPGA board. If you want to run the **NEORV32 processor** in simulation only, the following steps might also apply.

In this tutorial we will use a test implementation of the **processor** – using most of the processor’s optional modules but just propagating the minimal signals to the outer world. Hence, this guide is intended as evaluation or “hello world” project to check out the NEORV32. A little note: The order of the following steps might be a little different for your specific EDA tool.

1. Create a new project with your FPGA EDA tool of choice.
2. Add all VHDL files from the project's `rtl/core` folder to your project. Make sure to *reference* the files only – do not copy them.
3. Make sure to add all the rtl files to a new **library** called `neorv32`. If your FPGA tools does not provide a field to enter the library name, check out the “properties” menu of the rtl files.
4. The `rtl/core/neorv32_top.vhd` VHDL file is the top entity of the NEORV32 processor. If you already have a design, instantiate this unit into your design and proceed.
5. If you do not have a design yet and just want to check out the NEORV32 – no problem! In this guide we will use a simplified top entity, that encapsulated the actual processor top entity. Add the `rtl/core/top_templates/neorv32_test_setup.vhd` VHDL file to your project too, and select it as top entity.
6. This test setup provides a minimal test hardware setup:




Figure 7: Hardware configuration of the NEORV32 test setup

7. This test setup only implements some very basic processor and CPU features. Also, only the minimum number of signals is propagated to the outer world. Please note that the **reset** input signal `rstn_i` is **low-active**.

8. The configuration of the NEORV32 processor is done using the generics of the instantiated processor top entity. Let's keep things simple at first and use the default configuration (see below).
9. There is one generic that has to be set according to your FPGA / board: The clock frequency of the top's clock input signal (`clk_i`). Use the `CLOCK_FREQUENCY` generic to specify your clock source's frequency in Hertz (Hz) (→ the default value you need to adapt is marked in **orange**).

```
neorv32_top_inst: neorv32_top
generic map (
  -- General --
  CLOCK_FREQUENCY      => 100000000, -- in Hz
  BOOTLOADER_EN        => true,
  USER_CODE            => x"00000000",
  ...
)
```

10. If you feel like it – or if your FPGA does not provide enough resources – you can modify the memory sizes (`MEM_INT_IMEM_SIZE` and `MEM_INT_DMEM_SIZE`, marked in **red** and **blue**) or exclude certain peripheral modules from implementation. But as mentioned above, let's keep things simple and use the standard configuration for now.
11. For this setup, we will only use the processor-internal data and instruction memories for the test setup. So make sure, the instruction and data space sizes are always equal to the sizes of the internal memories (i.e. `MEM_INT_IMEM_SIZE == MEM_ISPACESIZE` and `MEM_INT_DMEM_SIZE == MEM_DSPACESIZE`).



Keep the internal instruction and data memory sizes in mind – these values are required for setting up the software framework in the next chapter.

12. Depending on your FPGA tool of choice, it is time to assign the signals of the test setup top entity to the according pins of your FPGA board. All the signals can be found in the entity declaration:

```
entity neorv32_test_setup is
  port (
    -- Global control --
    clk_i      : in  std_ulogic := '0'; -- global clock, rising edge
    rstn_i     : in  std_ulogic := '0'; -- global reset, low-active, async
    -- GPIO --
    gpio_o     : out std_ulogic_vector(7 downto 0); -- parallel output
    -- UART0 --
    uart0_txd_o : out std_ulogic;      -- UART0 send data
    uart0_rxd_i : in  std_ulogic := '0' -- UART0 receive data
  );
end neorv32_test_setup;
```

13. Attach the clock input `clk_i` to your clock source and connect the reset line `rstn_i` to a button of your FPGA board. Check whether it is low-active or high-active – the reset signal of the processor is **low-active**, so maybe you need to invert the input signal.
14. If possible, connected at least bit #0 of the GPIO output port `gpio_o` to a high-active LED (invert the signal when your LEDs are low-active).

15. Finally, connect the **primary UART (UART0)** signals `uart0_txd_o` and `uart0_rxd_i` to your serial host interface (dedicated pins, USB-to-serial converter, etc.).
16. Perform the project HDL compilation (synthesis, mapping, bitstream generation).
17. Download the generated bitstream into your FPGA (“program” it) and press the reset button (just to make sure everything is sync).
18. Done! If you have assigned the bootloader status LED (bit #0 of the GPIO output port), it should be flashing now and you should receive the bootloader start prompt via the UART.

5.3. General Software Framework Configuration

While your synthesis tool is crunching the NEORV32 HDL files, it is time to configure the project's software framework for your processor hardware setup.

1. You need to tell the linker the size of the processor's instruction and data memories. This has to be identical to the hardware memory configuration (see [5.2. General Hardware Setup](#)).
2. Open the NEORV32 linker script `sw/common/neorv32.ld` with a text editor. Right at the beginning of the linker script you will find the memory configuration:



The `rom` region provides conditional assignments (via symbol `make_bootloader`) for the origin and the length depending on whether the executable is built as normal application (for the IMEM) or as bootloader code (for the BOOTROM). **To modify the IMEM configuration of the `rom` region, make sure to only edit the second values for *ORIGIN* and *LENGTH* (marked in red).**

```
MEMORY
{
  rom (rx) : ORIGIN = DEFINED(make_bootloader) ? 0xFFFF0000 : 0x00000000, LENGTH =
DEFINED(make_bootloader) ? 4*1024 : 16*1024

  ram (rwx) : ORIGIN = 0x80000000, LENGTH = 8*1024
}
```

3. There are four parameters that are relevant here (only the right value for the `rom` section): The origin and the length of the instruction memory (named `rom`) and the origin and the length of the data memory (named `ram`). These four parameters have to be always sync to your hardware memory configuration:



The `rom` `ORIGIN` parameter has to be equal to the configuration of the NEORV32 `ispace_base_c` (default: `0x00000000`) VHDL package configuration constant. The `ram` `ORIGIN` parameter has to be equal to the configuration of the NEORV32 `dspace_base_c` (default: `0x80000000`) VHDL package configuration constant.



The `rom` `LENGTH` and the `ram` `LENGTH` parameters have to match the available memory sizes. For instance, if the system does not have any external memories connected, the `rom` `LENGTH` parameter has to fit the size of the processor-internal IMEM (defined via top's `MEM_INT_IMEM_SIZE` generic) and the `ram` `LENGTH` parameter has to fit the size of the processor-internal DMEM (defined via top's `MEM_INT_DMEM_SIZE` generic).

5.4. Building the Software Documentation

If you wish, you can generate the documentation of the NEORV32 software framework. This [doxygen](#)-based documentation illustrates the core libraries as well as all the example programs. A deployed version of the documentation can be found online at [GitHub pages](#).

1. Make sure `doxygen` is installed. Navigate to the `docs` folder and generate the documentation files using the provided doxygen makefile:

```
neorv32/docs$ doxygen Doxyfile
```

2. Doxygen will generate a HTML-based documentary. The output files are placed in (a new folder) `docs/doxygen_build/html`. Move to this folder and open `index.html` with your browser. Click on the “files” tab to see an overview of all documented files.

5.5. Application Program Compilation

1. Open a terminal console and navigate to one of the project's example programs. For example the simple `sw/example_blink_led` program. This program uses the NEORV32 GPIO unit to display an 8-bit counter on the lowest eight bit of the `gpio_o` port.
2. To compile the project and generate an executable simply execute:

```
neorv32/sw/example/blink_led$ make exe
```

3. This will compile and link the application sources together with all the included libraries. At the end, your application is put into an ELF file (`main.elf`). The image generator takes this file and creates a final executable. The makefile will show the resulting memory utilization and the executable size:

```
neorv32/sw/example/blink_led$ make exe
Memory utilization:
  text   data    bss     dec      hex filename
   852     0      0     852     354 main.elf
Executable (neorv32_exe.bin) size in bytes:
864
```

4. That's it. The `exe` target has created the actual executable (`neorv32_exe.bin`) in the current folder, which is ready to be uploaded to the processor via the bootloader and a UART interface.



The compilation process will also create a `main.asm` assembly listing file in the project directory. This shows the actual assembly code of the complete application.

5.6. Uploading and Starting of a Binary Executable Image via UART

We have just created the executable. Now it is time to upload it to the processor. There are basically two options to do so.

Option 1

The NEORV32 makefiles provide an `upload` target that allows to directly upload an executable from the command line. Reset the processor and execute:

```
sw/example/blink_led$ make COM_PORT=/dev/ttyUSB1 upload
```

Replace `/dev/ttyUSB1` with the actual serial port you are using to communicate with the processor. You might have to use `sudo` if the targeted tty device requires elevated access rights.

Option 2

Alternatively, you can use a standard terminal program to upload an executable. This provides a more “secure” way as you can directly interact with the bootloader console. Additionally, using a terminal program allows to directly communicate with the uploaded program.

1. Connect the **primary UART (UART0)** interface of your FPGA (board) to a COM port of your computer or use an USB-to-serial adapter.
2. Start a terminal program. In this tutorial, I am using TeraTerm for Windows. You can download it from <https://ttssh2.osdn.jp/index.html.en>



Make sure your terminal program can transfer the executable in raw byte mode without any protocol stuff around it.

3. Open a connection to the corresponding COM port. Configure the terminal according to the following parameters:
 - 19200 Baud
 - 8 data bits
 - 1 stop bit
 - No parity bits
 - **No transmission/flow control protocol! (just raw byte mode)**
 - Newline on `\r\n` = carriage return & newline (if configurable at all)
4. Also make sure, that single chars are transmitted without any consecutive “new line” or “carriage return” commands (this is highly dependent on your terminal application of choice, TeraTerm only sends the raw chars by default).
5. Press the NEORV32 reset button to restart the bootloader. The status LED starts blinking and the bootloader intro screen appears in your console. Hurry up and press any key (hit space!) to abort the automatic boot sequence and to start the actual bootloader user interface console.

```
<< NEORV32 Bootloader >>
BLDV: Nov  7 2020
HWV: 0x01040606
CLK: 0x05F5E100 Hz
USER: 0x00000000
MISA: 0x42801104
PROC: 0x01FF0015
IMEM: 0x00008000 bytes @ 0x00000000
DMEM: 0x00002000 bytes @ 0x80000000

Autoboot in 8s. Press key to abort.
Aborted.

Available commands:
h: Help
r: Restart
u: Upload
s: Store to flash
l: Load from flash
e: Execute
CMD:>
```

6. Execute the “Upload” command by typing `u`. Now the bootloader is waiting for a binary executable to be send.

```
CMD:> u
Awaiting neorv32_exe.bin...
```

7. Use the “send file” option of your terminal program to transmit the previously generated binary executable `neorv32_exe.bin`.
8. Again, make sure to transmit the executable in **raw binary mode** (no transfer protocol, no additional header stuff). When using TeraTerm, select the “binary” option in the send file dialog:



Figure 8: Transfer executable in binary mode (German version of TeraTerm)

9. If everything went fine, **OK** will appear in your terminal:

```
CMD:> u
Awaiting neorv32_exe.bin... OK
```


10. The executable now resides in the instruction memory of the processor. To execute the program right now execute the “Execute” command by typing `e`.

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> e
Booting...

Blinking LED demo program
```

11. Now you should see the LEDs counting.

5.7. Setup of a New Application Program Project

Done with all the introduction tutorials and those example programs? Then it is time to start your own application project!

1. The easiest way of creating a new project is to make a copy of an existing project (like the `blink_led` project) inside the `example` folder. By this, all file dependencies are kept and you can start coding and compiling.
2. If you want to have the project folder somewhere else, you need to adapt the project's makefile. In the makefile you will find a variable that keeps the relative or absolute path to the NEORV32 home folder. Just modify this variable according to your project's location:

```
# Relative or absolute path to the NEORV32 home folder (use default if not set by user)
NEORV32_HOME ?= ../../..
```

3. If your project contains additional source files outside of the project folder, you can add them to the `APP_SRC` variable:

```
# User's application sources (add additional files here)
APP_SRC = $(wildcard *.c) ../somewhere/some_file.c
```

4. You also need to add the folder containing the include files of your new project to the `APP_INC` variable (do not forget the `-I` prefix):

```
# User's application include folders (don't forget the '-I' before each entry)
APP_INC = -I . -I ../somewhere/include_stuff_folder
```

5. If you feel like it, you can change the default optimization level:

```
# Compiler effort
EFFORT = -O5
```

5.8. Enabling RISC-V CPU Extensions

Whenever you enable a RISC-V compliant CPU extensions via the `CPU_EXTENSION_RISCV_*` generics, you need to adapt the toolchain configuration, so the compiler actually can make use of the extension(s).

To do so, open the makefile of your project (e.g., `sw/example/blink_led/makefile`) and scroll to the “USER CONFIGURATION” section right at the beginning of the file. You need to modify the `MARCH` and `MABI` variables according to your CPU hardware configuration.

```
# CPU architecture and ABI
MARCH = -march=rv32i
MABI  = -mabi=ilp32
```

Alternatively, the `MARCH` and `MABI` configurations can be overridden when invoking the makefile:

```
$ make MARCH=-march=rv32imac clean_all all
```

The following table shows exemplary of CPU extensions and the according configuration for the `MARCH` and `MABI` variables. Of course you can also just use a subset of the available extensions (e.g. `march=rv32im` for a `rv32imc` CPU). All remaining CPU extension options do not require a modification of `MARCH` or `MABI`.

Enabled CPU Extension(s)	Toolchain MARCH	Toolchain MABI
-	<code>MARCH=-march=rv32i</code>	
<code>CPU_EXTENSION_RISCV_C</code>	<code>MARCH=-march=rv32ic</code>	
<code>CPU_EXTENSION_RISCV_C</code> <code>CPU_EXTENSION_RISCV_M</code>	<code>MARCH=-march=rv32imc</code>	
<code>CPU_EXTENSION_RISCV_A</code> <code>CPU_EXTENSION_RISCV_C</code> <code>CPU_EXTENSION_RISCV_M</code>	<code>MARCH=-march=rv32imac</code>	<code>MABI = -mabi=ilp32</code>
<code>CPU_EXTENSION_RISCV_A</code> <code>CPU_EXTENSION_RISCV_B</code> <code>CPU_EXTENSION_RISCV_C</code> <code>CPU_EXTENSION_RISCV_M</code>	<code>MARCH=-march=rv32imacb</code>	



The **RISC-V ISA string** (for `MARCH`) follows a certain canonical structure:

`RV32[i/e][m][a][f][d][g][q][c][b][v][n][...]`

Example: `rv32imac` is valid while `rv32icma` is not.



The bit manipulation extension is not yet officially ratified, but is expected to stay unchanged. There is no software support in the upstream GCC RISC-V port yet. However, an **intrinsic library** is provided to utilize the provided bit manipulation extension from C-language code (see `sw/example/bit_manipulation`).

5.9. Building a Non-Volatile Application (Program Fixed in IMEM)

The purpose of the bootloader is to allow an easy and fast update of the application being currently executed. But maybe at some time your project has become mature and you want to actually embed your processor including the application. Of course you can store the executable to the SPI flash and let the bootloader fetch and execute it at system start. But if you don't have an SPI flash available or you want a really fast start of your applications, you can directly implement your executable within the processor internal instruction memory. When using this approach, the bootloader is no longer required. To have your application to permanently reside in the internal instruction memory, follow the upcoming steps.



This works only for the internal instruction memory. Also make sure that the memory components (like block RAM) the IMEM is mapped to support an initialization via the bitstream.

1. At first, compile your application code by running the `make install` command (the memory utilization is not shown again when your code has already been compiled):

```
neorv32/sw/example/blink_led$ make compile
Memory utilization:
  text   data   bss    dec    hex filename
   852     0     0    852   354 main.elf
Executable (neorv32_exe.bin) size in bytes:
864
Installing application image to ../../../../rtl/core/neorv32_application_image.vhd
```

2. The `install` target has created an executable, too, but this time in the form of a VHDL memory initialization file. At synthesis, this initialization will become part of the final FPGA bitstream, which in terms initializes the IMEM's blockram.
3. You need the processor to directly execute the code in the IMEM. Deactivate the implementation of the bootloader via the top entity's generic:

```
BOOTLOADER_EN => false, -- implement processor-internal bootloader?
```

4. When the bootloader is deactivated, the according ROM is removed and the CPU will start booting at the base address of the instruction memory space. Thus, the CPU directly executed your application code after reset.
5. The IMEM could be still modified, since it is implemented as RAM. This might corrupt your executable. To prevent this and to implement the IMEM as true ROM (and eventually saving some more hardware resources), active the IMEM as ROM feature using the processor's top entity generic:

```
MEM_INT_IMEM_ROM => true, -- implement processor-internal instruction memory as ROM
```

6. Perform a synthesis and upload your new bitstream. Your application code resides now unchangeable in the processor's IMEM and is directly executed after reset.

5.10. Customizing the Internal Bootloader

The bootloader provides several configuration options to customize it for your specific applications. The most important user-defined configuration options are available as C `#defines` right at the beginning of the bootloader source code `sw/boot loader/boot loader.c`:

```
/** UART BAUD rate */
#define BAUD_RATE          (19200)
/** Enable auto-boot sequence if != 0 */
#define AUTOBOOT_EN        (1)
/** Time until the auto-boot sequence starts (in seconds) */
#define AUTOBOOT_TIMEOUT    8
/** Set to 0 to disable bootloader status LED */
#define STATUS_LED_EN       (1)
/** SPI_DIRECT_BOOT_EN: Define/uncomment to enable SPI direct boot */
// #define SPI_DIRECT_BOOT_EN
/** Bootloader status LED at GPIO output port */
#define STATUS_LED          (0)
/** SPI flash boot image base address (warning! address might wrap-around!) */
#define SPI_FLASH_BOOT_ADR  (0x00800000)
/** SPI flash chip select line at spi_csn_o */
#define SPI_FLASH_CS        (0)
/** Default SPI flash clock prescaler */
#define SPI_FLASH_CLK_PRSC  (CLK_PRSC_8)
/** SPI flash sector size in bytes (default = 64kb) */
#define SPI_FLASH_SECTOR_SIZE (64*1024)
/** ASCII char to start fast executable upload process */
#define FAST_UPLOAD_CMD      '#'
```

If you have modified any of the configuration parameters of the default bootloader itself you need to re-compile and re-install the bootloader.

Changing the Default Size of the Bootloader ROM

1. The NEORV32 default bootloader uses 4kB of boot ROM space. This is also the default boot ROM size. If your new/modified bootloader exceeds this size, you need to modify the boot ROM configurations.
2. Open the processor's main package file `rtl/core/neorv32_package.vhd` and edit the `boot_size_c` constant according to your requirements. The boot ROM size **must not exceed 32kB** and should be a power of two (for optimal hardware mapping).

```
-- Bootloader ROM --
constant boot_size_c : natural := 4*1024; -- bytes
```

3. Now open the NEORV32 linker script `sw/common/neorv32.ld` and adapt the `LENGTH` parameter of the `rom` according to your new memory size. `boot_size_c` and `LENGTH` have to be always identical. Do not modify the `ORIGIN` of the boot memory.



The rom region provides conditional assignments (via symbol `make_bootloader`) for the origin and the length depending on whether the executable is built as normal application (for the IMEM) or as bootloader code (for the BOOTROM). **To modify the BOOTLOADER memory size, make sure to edit the first value for the origin (marked in red).**

```
MEMORY
{
  rom (rx) : ORIGIN = DEFINED(make_bootloader) ? 0xFFFF0000 : 0x00000000, LENGTH =
DEFINED(make_bootloader) ? 4*1024 : 16*1024
  ram (rwx) : ORIGIN = 0x80000000, LENGTH = 8*1024
}
```

Re-Compiling and Re-Installing the Bootloader

1. Compile and install the bootloader using the explicit `boot loader` makefile target.

```
neorv32/sw/bootloader$ make boot loader
```

2. Now perform a new synthesis / HDL compilation to update the bitstream with the new bootloader image (some synthesis tools also allow to only update the BRAM initialization without re-running the entire synthesis process).



The bootloader is intended to work regardless of the actual NEORV32 hardware configuration – especially when it comes to CPU extensions. Hence, the bootloader should be build using the minimal `rv32i` ISA only (`rv32e` would be even better).



See chapter [4.5. Bootloader](#) for more information regarding the actual bootloader and how to use it within a project.

5.11. Programming the Bootloader SPI Flash

1. At first, reset the NEORV32 processor and wait until the bootloader start screen appears in your terminal program.
2. Abort the auto boot sequence and start the user console by pressing any key.
3. Press **u** to upload the program image, that you want to store to the external flash:

```
CMD:> u
Awaiting neorv32_exe.bin...
```

4. Send the binary in raw binary via your terminal program. When the uploaded is completed and **OK** appears, press **p** to trigger the programming of the flash (do not execute the image via the **e** command as this might corrupt the image):

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> p
Write 0x000013FC bytes to SPI flash @ 0x00800000? (y/n)
```

5. The bootloader shows the size of the executable and the base address inside the SPI flash where the executable is going to be stored. A prompt appears: Type **y** to start the programming or type **n** to abort.

```
CMD:> u
Awaiting neorv32_exe.bin... OK
CMD:> p
Write 0x000013FC bytes to SPI flash @ 0x00800000? (y/n) y
Flashing... OK
CMD:>
```

6. If **OK** appears in the terminal line, the programming process was successful. Now you can use the auto boot sequence to automatically boot your application from the flash at system start-up without any user interaction.



See chapter [4.5. Bootloader](#) for more information regarding the actual bootloader and how to use it within a project.

5.12. Simulating the Processor

Testbench

The NEORV32 project features a simple testbench (`sim/neorv32_tb.vhd`) that can be used to simulate and test the Processor setup (the testbench instantiates the `rtl/core/neorv32_top.vhd` as “device under test”). This testbench features a 100MHz clock and enables all optional peripheral devices and all optional CPU extensions (but not the embedded CPU mode).



Please note that the true-random number generator (TRNG) **CANNOT** be simulated due to its combinatorial (looped) oscillator architecture.

The simulation setup is configured via the **User Configuration** section located right at the beginning of the testbench’s architecture. Each configuration constant provides comments to explain the functionality.

Besides the actual NEO430 Processor, the testbench also simulates “external” components that are connected to the processor’s external bus/memory interface. These components are:

- an external instruction memory (that also allows to booting)
- an external data memory
- an external memory to simulate “external IO devices”
- a memory-mapped registers to trigger the processor’s interrupt signals

The following table shows the base addresses of these five components and their default configuration and properties (attributes: r = read, w = write, e = execute, a = atomic accesses possible, b = byte-accessible, h = half-word-accessible, w = word-accessible).

Base address	Size	Attributes	Function
0x00000000	<code>imem_size_c</code>	r/w/e a b/h/w	External IMEM (is initialized with application image)
0x80000000	<code>dmem_size_c</code>	r/w/e a b/h/w	External DMEM
0xF0000000	64 bytes	r/w/e !a b/h/w	External “IO” memory
0xFF000000	4 bytes	-/w/- a -/-/w	Memory-mapped register to trigger “machine external interrupt”, “machine software interrupt” and/or “SoC Fast Interrupt Channels 0..7”

Table 23: TRNG register map

The simulated NEORV32 does not use the bootloader and directly boots the current application image (from the `rtl/core/neorv32_application_image.vhd` image file). Make sure to use the `all` target of the makefile to **install** your application as VHDL image after compilation:

```
sw/example/blink_led$ make clean_all all
```

Additional simulations files can be found in `sim/rtl_files`. These files are not used yet for the actual processor project.

Simulation-Optimized CPU/Processors Modules

The `sim/rtl_modules` folder provides simulation-optimized versions of certain CPU/Processor modules. These alternatives can be used to replace the default CPU/Processor HDL files to allow faster/easier/more efficient simulation. **These files are not intended for synthesis!**

Simulation Console Output

Data written to the NEORV32 UART0 / UART1 transmitter is send to a virtual UART receiver implemented as part of the testbench. Received chars are send to the simulator console and are also stored to a file (`neorv32.testbench_uart0.out` for UART0 and `neorv32.testbench_uart1.out` for UART1) in the simulator home folder.

Faster Simulation Console Output

When printing data via the UART the communication speed will always be based on the configured BAUD rate. For a simulation this might take some time. To have a faster output you can enable the simulation mode or UART0/UART1 (see chapter [3.5.9. Primary Universal Asynchronous Receiver and Transmitter \(UART0\)](#)).

ASCII data written to the UART0 will be immediately printed to the simulator console. Additionally, the ASCII data is logged in a file (`neorv32.uart0.sim_mode.text.out`) in the simulator home folder. All written 32-bit data is also dumped as 8-char hexadecimal value into a file `neorv32.uart0.sim_mode.data.out` in the simulation home folder.

ASCII data written to the UART1 will be immediately printed to the simulator console. Additionally, the ASCII data is logged in a file (`neorv32.uart1.sim_mode.text.out`) in the simulator home folder. All written 32-bit data is also dumped as 8-char hexadecimal value into a file `neorv32.uart1.sim_mode.data.out` in the simulation home folder.

You can automatically the UART0/UART1 simulation mode when compiling an application. In this case the “real” UART0/UART1 transmitter unit is permanently disabled. To enable the simulation mode just compile and install your application and add `UART0_SIM_MODE` for UART0 and/or `UART1_SIM_MODE` for UART1 to the compiler `USER_FLAGS` variable (do not forget the `-D` suffix flag):

```
sw/example/blink_led$ make USER_FLAGS+=-DUART0_SIM_MODE clean_all all
```



The UART simulation output (to file and to screen) outputs “complete lines” at once. A line is completed with a line feed (newline, ASCII `\n` = 10).

Simulation with Xilinx Vivado

The project features a Vivado simulation waveform configuration in `sim/vivado`.

Simulation with GHDL

To simulate the processor using [GHDL](#) navigate to the `sim` folder and run the provided shell script. The simulation time can be configured in the script via the `--stop-time=4ms` argument.

```
neorv32/sim$ sh ghdl_sim.sh
```

5.13. FreeRTOS Support

A NEORV32-specific port and a simple demo for FreeRTOS (<https://github.com/FreeRTOS/FreeRTOS>) are available in the `sw/example/demo_freertos` folder.

See the documentation (`sw/example/demo_freertos/README.md`) for more information.

5.14. RISC-V-Compliance Test Framework

The NEORV32 Processor passes all the tests provided by the official RISC-V Compliance Test Suite (V2.0+), which is available online at GitHub: <https://github.com/riscv/riscv-compliance>

All files required for executing the test framework on a simulated instance of the processor (including port files) are located in the `riscv-compliance` folder in the root directory of the NEORV32 repository. Take a look at the provided [riscv-compliance/README.md](#) file for more information on how to run the tests and how testing is conducted in detail.