# Commuter Aided Design CAD

LECTURE 5

### Modeling Concurrent Functionality in Verilog

Learning Outcomes—After completing this chapter, you will be able to:

- Describe the various built-in operators within Verilog.
- Design a Verilog model for a combinational logic circuit using continuous assignment and logical operators.
- Design a Verilog model for a combinational logic circuit using continuous assignment and conditional operators.
- Design a Verilog model for a combinational logic circuit using continuous assignment with delay.

#### **1.1 Assignment Operator**

Verilog uses the equal sign (=) to denote an assignment. Example:

```
F1 = A; // F1 is assigned the signal A

F2 = 8'hAA; // F2 is an 8-bit vector and is assigned the value 10101010_2
```

#### **1.2 Continuous Assignment**

Verilog uses the keyword assign to denote a continuous signal assignment.

The left-hand side (LHS) of the assignment is the target signal and must be a net type.

#### Example:

```
assign F1 = A; // F1 is updated anytime A changes, where A is a signal assign F2 = 1'b0; // F2 is assigned the value 0
```

Each individual assignment will be executed concurrently and synthesized as separate logic circuits.

```
assign X = A;
assign Y = B;
assign Z = C;
```

#### 1.3 List of Verilog operators:

Category	Symbol
Bit-wise	~ &   ^ ~^
Reduction	& ~&   ~  ^ ~^ ^~
Logical	! &&
Arithmetic	** * / % + -
Shift	<< >> << >>>
Relational	< > <= >=
Equality	== != === !==
Conditional	?:
Concatenation	{}
Replication	{{}}

#### **1.3 Bitwise Logical Operators**

Syntax	Operation
~	Negation
&	AND
	OR
^	XOR
~^ or ^~	XNOR
<<	Logical shift left (fill empty LSB location with zero)
>>	Logical shift right (fill empty MSB location with zero)

```
# MON x=000000, y=000000, result=000000
# MON x=000101, y=110001, result=000001
# MON x=000101, y=110001, result=111110
# MON x=100101, y=011011, result=111111
# MON x=100101, y=011011, result=000000
# MON x=010110, y=011011, result=100101
# MON x=011011, y=011011, result=111111
```

```
module bitwise operators (
     // no inputs here
                             // 6bit variable
     reg [5:0] x = 0;
                             // 6bit variable
     reg [5:0] y = 0;
     reg [5:0] result = 0; // 6bit variable
     // Procedure used to continuously monitor 'x', 'y', and 'result'
     initial begin
      $monitor("MON x=%b, y=%b, result=%b", x, y, result);
     // Procedure used to generate stimulus
     initial begin
         #1; // wait some time between examples
         x = 6'b00 0101;
         y = 6'b11 0001;
         result = x & y; // AND
         #1; // Use the same values for x and y from above (reg stores the value)
         result = ~(x & y); // NAND Try: x ~& y to see what happens
         #1;
         x = 6'b10 0101;
        y = 6'b01 1011;
         result = x | y; // OR
         result = ~(x | y); // NOR Try: x ~| y to see what happens
         x = 6'b01 0110;
         y = 6'b01 1011;
         result = x ^ y; // XOR
         #1; // NXOR is used to check if x = y
         result = x ~ y; // NXOR
         x = y; // This should make all bits 1
         result = \sim (x ^ y); // NXOR
```

#### **1.4 Reduction Logic Operators**

Syntax	Operation
&	AND all bits in the vector together (1-bit result)
~&	NAND all bits in the vector together (1-bit result)
1	OR all bits in the vector together (1-bit result)
~	NOR all bits in the vector together (1-bit result)
٨	XOR all bits in the vector together (1-bit result)
~^ or ^~	XNOR all bits in the vector together (1-bit result)

```
MON my_val1=11111, my_val2=101011110, result=1
MON my_val1=11111, my_val2=101011110, result=0
```

```
module reduction operators();
       reg [4:0] my val1 = 5'b1 1111; // 5bit variable
       reg [8:0] my val2 = 9'b1 0101 1110;
       reg result;
              // Procedure used to continuously monitor 'my vall', 'my val2', and 'result
              initial begin
                    $monitor("MON my val1=%b, my val2=%b, result=%b", my val1, my val2, result=%b", my val1, my val1, my val2, result=%b", my val1, my v
              end
              // Procedure used to generate stimulus
              initial begin
                           result = &my val1; // AND reduction
                                                                                                     // wait some time between examples
                           #1;
                           result = &my val2;
                            result = ~&my val2; // NAND reduction
                            result = ~&my val1;
                            #1;
                            result = |my val2; // OR reduction
                            #1;
                            result = ~ | my val2; // NOR reduction
                            #1;
                            result = 'my val1; // XOR reduction
                           #1;
                           result = ~^my val1; // XNOR reduction
                            // Change the values of my val1/2 and perform some bit reduction operat
                           // Ex: my val1 = 5'b1 0010
                                                    result = ~& my val1
```

#### **1.5 Boolean Logic Operators**

Syntax	Operation
!	Negation
&&	AND
II	OR

```
!X // TRUE if all values in X are 0, FALSE otherwise

X && Y // TRUE if the bitwise AND of X and Y results in all ones, FALSE otherwise

X | Y // TRUE if the bitwise OR of X and Y results in all ones, FALSE otherwise
```

#### **Results:**

```
# MON my_val1=111, my_val2=0000, result=0
# MON my_val1=111, my_val2=0000, result=1
# MON my_val1=111, my_val2=0000, result=0
# MON my_val1=111, my_val2=0000, result=1
# MON my_val1=z0x, my_val2=0000, result=x
# MON my_val1=z0x, my_val2=0000, result=0
```

```
module logical operators();
    reg [2:0] my val1 = 3'b111; // 3bit variable
    reg [3:0] my val2 = 4'b00000; // 4bit variable
                                   // 1bit variable
    reg result;
    // Procedure used to continuously monitor 'my val1', 'my val2', and 'result'
    initial begin
      $monitor("MON my val1=%b, my val2=%b, result=%b", my val1, my val2, result);
    end
    // Procedure used to generate stimulus
    initial begin
        result = !my val1; // Logical NOT
                             // wait some time between examples
        #1;
        result = !my val2; // Logical NOT
        #1;
        result = my val1 && my val2; // Logical AND
        #1;
        result = my val1 || my val2;
        #1;
        my val1 = 3'bz0X; // Add some unknown bits
        result = !my val1;
        #1;
        result = my_val1 || my_val2;
        #1:
        result = my val1 && my val2;
        // Change the values of my val1/2 and perform some logical operations
        // Ex: my val2 = 4'b0101
               result = my val1 && my val2
               $display("MON my val1=\( \frac{1}{2} \)b, my val2=\( \frac{1}{2} \)b, result=\( \frac{1}{2} \)b", my val1, my val2, re
        11
                                                                                   24
```

endmodule

#### **1.6 Relational Operators**

Syntax	Description
==	Equality
!=	Inequality
<	Less than
>	Greater than
<=	Less than or equal
>=	Greater than or equal

```
# MON result = x
# MON result = 0
# MON result = 1
# MON result = 0
# MON result = 1
# MON result = x
# MON result = x
```

```
module relational operators();
  reg result;
    initial begin
      $monitor("MON result = %1b", result);
    end
    initial begin
       #1; result = 3 < 0;
       #1; result = 3 < 6'b00_1111; // 3 < 15?
        #1; result = 6 > 6;
        #1; result = 4'b1001 <= 4'b1010; // 9 <= 10?
        #1; result = 4'b100X > 4'b1010;
        #1; result = 99 >= 98;
    end
endmodule
```

#### **1.7 Conditional Operators**

The keyword for the conditional operator is? with the following syntax:

```
<target_net> = <Boolean_condition> ? <true_assignment> : <false_assignment>;
```

#### **1.8 Concatenation Operator**

In Verilog, the curly brackets (i.e., {}) are used to concatenate multiple signals. The target of this operation must be the same size of the sum of the sizes of the input arguments.

#### **1.9 Replication Operator**

Verilog provides the ability to concatenate a vector with itself through the replication operator. This operator uses double curly brackets (i.e., {{}}) and an integer indicating the number of replications to be performed. The replication syntax is as follows:

```
\# a = 10101010
\# a = 1x0z1x0z
\# a = 10101111
\# b = 0110011001100110011001100110
\# b = 0111000101110001xz01xz01xz01xz01
\# b = 101010101010101010101010101010101
```

```
module replication operator();
    reg [7:0] a;
    reg [31:0] b;
    // Procedure used to generate stimulus
    initial begin
       // Concatenation of {2'b10, 2'b10, 2'b10, 2'b10}
       #1; a = \{4\{2'b10\}\};
       $display("a = %b", a);
       // Concatenation of {4'b1X0Z, 4'b1X0Z}
       #1; a = \{2\{4'b1X0Z\}\};
       $display("a = %b", a);
       // Concatenation of {4'b1010, 1'b1, 1'b1, 1'b1, 1'b1]
       \#1; a = \{4'b1010, \{4\{1'b1\}\}\};
       $display("a = %b", a);
       #1; b = {8{4'b0110}};
       display("b = %b", b);
       #1; b = \{\{2\{8'b0111 0001\}\}, \{4\{4'bXZ01\}\}\};
       $display("b = %b", b);
       #1; b = {{16{2'b10}}};
       $display("b = %b", b);
       // Do by yourself some replication examples
    end
```

#### **1.10 Numerical Operators**

Syntax	Operation
+	Addition
_	Subtraction (when placed between arguments)
_	2's complement negation (when placed in front of an argument)
*	Multiplication
1	Division
%	Modulus
**	Raise to the power
<<<	Shift to the left, fill with zeros
<<<	Shift to the right, fill with sign bit

```
// Add X to Y
X + Y
X - Y
         // Subtract Y from X
-X
         // Take the two's complement negation of X
X * Y
         // Multiply X by Y
X / Y
         // Divide X by Y
X \% Y
         // Modulus X/Y
X * * Y
         // Raise X to the power of Y
X <<< 3
         // Shift X left 3 times, fill with zeros
X >>> 2
         // Shift X right 2 times, fill with sign bit
```

#### **1.11 Operator Precedence**

Operators	Precedence	Notes
! ~ + -	Highest	Bitwise/Unary
<b>{} {{}</b> }		Concatenation/Replication
0	<b>\</b>	No operation, just parenthesis
**		Power
* / %		Binary Multiply/Divide/Modulo
+ -	$\downarrow$	Binary Addition/Subtraction
<< >> <<< >>>		Shift Operators
< <= > >=		Greater/Less than Comparisons
== !=	$\downarrow$	Equality/Inequality Comparisons
& ~&		AND/NAND Operators
۸ ~٨		XOR/XNOR Operators
~	$\downarrow$	OR/NOR Operators
&&		Boolean AND
		Boolean OR
?:	Lowest	Conditional Operator

#### **Results:**

```
# a = 0001

# a = 0001

# a = 0001

# b = 40

# b = 1

# b = 2
```

```
module operators precedence();
  reg [3:0] a;
  int b;
  initial begin
   #1; a = ~4'b1110 & |4'b1000; // unary executed before bit-wise
   // ~4'b1110 = 4'b0001, |4'b1000 = 1'b1, 4'b0001 & 1'b1 = 4'b0001
    $display("a = %b", a);
   #1; a = ~4'b1100 & |4'b1000; // unary executed before bit-wise
   // \sim 4'b1100 = 4'b0011, |4'b1000 = 1'b1, 4'b0011 & 1'b1 = 4'b0001
    $display("a = %b", a);
   #1; a = |4'b0100 & ~&4'b1011; // unary executed before bit-wise
   // |4'b0100 = 1'b1, \sim 64'b1011 = 1'b1, 1'b1 & 1'b1 = 4'b0001
    $display("a = %b", a);
    // Best practice: (|4'b0100) & (~&4'b1011)
    #1; b = 2 * 5 << 2; // power execute before shift
   // b = 10 << 2 = 40; * executes before <<
    $display("b = %0d", b);
   // Always use paranthesis b = (2 * 5) << 2 to make clear you intent
    // for you and for others
   #1; b = 2 < 4 && -33 > -34; // relational executed before logical
   // b = (2 < 4) && (-33 > -34) = 1 && 1 = 1
    $display("b = %0d", b);
    #1; b = 2 \ll 3 - 3; // arithmetic before shift
   // b = 2 << (3 - 3) = 2 << 0 = 2;
    $display("b = %0d", b);
    // Do some other examples to play with operators precedence
  end
```

endmodule