{"payload":{"header_redesign_enabled":false,"results":[{"id":"106130081","archived":true,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"0xTheProDev/Computer-Architecture","hl_trunc_description":"Lab and Theory Assignment on Computer Architecture (IT502)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":106130081,"name":"Computer-Architecture","owner_id":14367736,"owner_login":"0xTheProDev","updated_at":"2017-11-25T16:34:01.346Z","has_issues":true}},"sponsorable":true,"topics":[],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253A0xTheProDev%252FComputer-Architecture%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/0xTheProDev/Computer-Architecture/star":{"post":"_3aiOIS5F7FfdqXUqsHANllIo0WYa7hY6dB-Gazpwwjd-_4qAUwAiwtH2FFntZ1TV99JV4M1b-IfRp7Opu6JsQ"},"/0xTheProDev/Computer-Architecture/unstar":{"post":"RGydpRcyWElrrqAWlDrrX9g2_N7dLq59xR5u5wntUQgkxRXNbgDwacGwVrAW53o2TgWctSemSXvUmfBDGs_vyw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"PwlkZYW6zoKn8Kph45PiH09GbMZMJeSxtIX4kZH2oVyHHOqRo_V3tnA-XezvpDIphFAFSL21HfimIyKgxkNIvA"}}},"title":"Repository search results"}