

0		b_B190737CS_Q01_TB.v ×	<b>■</b> Adeeb_B190737CS_Q01.v	■ Adeeb_B190737CS_TB_Q08.v				ш
	D: > Adeeb > NITC > 2nd Year > Sem3 > Logic Design > Lab > Assignment > Adeeb_b190737CS_A02_Eval_R > F Adeeb_B190737CS_Q01_TB.v							
0	326							
	327							- E
	328							100
go	329							1
	330							DNCs MATERIAL MATERIAL
₽ C	331							100 m
8	332							Total Control
	333							Ring Rings
8	334							EM-
	335							W
	336							Sec.
	337 338							Maria Maria
	339	wire zr,ng;						Elifona Printera
	340							Manager Manage
	341	initial						12
	342							MS.
	343							NS'
	344	x=0;	2,1,1,-0,1-2,110-0,					- Ex-
	345	f1= 0;						
	346	end						MATE.
	347	Section 1						THE PARTY OF THE P
	348							EST.
	349							1
	350	The State of the Control of the Cont	zy=0;ny=1;f=1;f1=0;no=0;					THE REAL PROPERTY.
8	351		zy=0;ny=1;f=1;f1=0;no=1;					4
	352		zy=0;ny=1;f=0;f1=0;no=1;					
N/A	353		zy=1;ny=1;f=1;f1=0;no=0;					
£33	354		zy=0;ny=0;f=1;f1=0;no=1;					
	355		zv=0:nv=0:f=0:f1=1:no=0:					
⊗ o <b>∆</b>	0					Ln 326, Col 50 Spaces: 4	UTF-8 CRLF	Verilog ♠ Q

