

FULL ADDER


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity fulladder is
    Port ( a : in STD LOGIC;
          b : in STD_LOGIC;
           c : in STD_LOGIC;
           sum : out STD_LOGIC;
           carry : out STD LOGIC);
end fulladder;
architecture Behavioral of fulladder is
begin
sum<=a xor b xor c;
carry<=((a and B) or (a and C) or (b or c));
end Behavioral;
```






HALF SUBTRACTOR

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity fulsubtractor is
   Port ( A : in STD LOGIC;
          B : in STD LOGIC;
          BI : in STD LOGIC;
          BO : out STD LOGIC;
          D : out STD LOGIC);
end fulsubtractor;
architecture Behavioral of fulsubtractor is
begin
D<=A XOR B XOR BI ;
BO<=(((Not A) and B) OR ((Not A) and BI) OR(B and BI));
end Behavioral;
```




HALF ADDER


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
--- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity halfadder is
    Port ( A : in STD LOGIC;
          B: in STD_LOGIC;
sum: out STD_LOGIC;
           carry : out STD LOGIC);
end halfadder;
architecture Behavioral of halfadder is
sum<= ((not a) and B)or(a and (not B));
carry<= a and B;
end Behavioral;
```



HALF SUBTRACTOR


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity halfsubtracter is
    Port ( a : in STD_LOGIC;
          b : in STD LOGIC;
           difference : out STD LOGIC;
          borrow : out STD LOGIC);
end halfsubtracter;
architecture Behavioral of halfsubtracter is
begin
difference<=(a xor b);
borrow<=((not a) and b);
end Behavioral;
```







8:1 MUX


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mm is
    Port ( d0 : in STD LOGIC;
           d1 : in STD LOGIC;
           d2 : in STD LOGIC;
           d3 : in STD_LOGIC;
           d4 : in STD_LOGIC;
           d5 : in
                   STD LOGIC;
           d6 : in STD LOGIC;
           d7 : in STD LOGIC;
           sel : in STD LOGIC VECTOR (2 downto 0);
           a : in STD LOGIC;
           Y : out STD_LOGIC);
end mm;
architecture Behavioral of mm is
begin
Y<=d0 when sel="000" else
d1 when sel="001" else
d2 when sel="010" else
d3 when sel="011" else
d4 when sel="100" else
d5 when sel="101" else
d6 when sel="110" else
d7;
end Behavioral;
```






```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity JKFF is
Port ( J, K, CLK : in STD_LOGIC;
Q, QB : out STD_LOGIC);
end JKFF;
architecture Behavioral of JKFF is
begin
process (CLK)
variable TEMP: STD LOGIC := '0';
begin
if (CLK = '1') then
if (J = '0' \text{ and } K = '0') then TEMP := TEMP;
elsif (J = '1' and K = '1') then TEMP := not TEMP;
elsif (J = '0' and K = '1') then TEMP := '0';
else TEMP := '1';
end if;
end if;
Q <= TEMP;
QB <= not TEMP;
end process;
end Behavioral;
```






Window comparator



Astable Multivibrator



Relaxation Oscillator

