

Monday

ARITHMATIC

TIO Page No 46
Date 23 / 09 / 2019

- * Addition and subtraction of signed numbers: The arithmetic operations are performed and built using logical gates

x_i	y_i	c_i <small>(Carry-in)</small>	s_i	c_{i+1} <small>(Carryout (c_{i+1}))</small>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$s_i = \bar{x}_i \bar{y}_i c_i + \bar{x}_i y_i c_i + x_i \bar{y}_i \bar{c}_i + x_i y_i c_i$$

$$c_{i+1} = \bar{x}_i y_i c_i + x_i \bar{y}_i c_i + x_i y_i \bar{c}_i + x_i y_i c_i$$

$$c_{i+1} = y_i c_i (\bar{x}_i + x_i) + x_i (\bar{y}_i c_i + y_i \bar{c}_i)$$


$$c_{i+1} = y_i c_i + x_i y_i + x_i c_i = x_i y_i + c_i (x_i + y_i)$$

$$s_i = x_i \oplus y_i \oplus c_i$$




- * n-bit ripple carry adder: A cascaded connection of n full adders used to build add n bit x and y numbers since the

carry must propagate or ripple through these cascaded adders. It is called n-bit ripple carry adder.




* Cascaded k n-bit adders:



wednesday
25-09-2019

* Binary addition and subtraction logic network:



x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0

when Add/Sub = 0 → Addition.

∴ y input → unchanged - with XOR gates.

when Add/Sub = 1 → Subtraction.

$y \oplus \text{Add/Sub} \rightarrow j's \text{ complement}$, $c_0 = 1$


* Design of fast adders:

$$s_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$\rightarrow c_{i+1} = x_i y_i + c_i (x_i + y_i)$$

\downarrow \downarrow
 $c_{g,i}$ p_i
 (Generate function) (Propagate function)
 $c_{i+1} = c_{g,i} + c_i p_i$



*Carry look ahead adder:

Design and derive equation for 4-bit carry look ahead adder.


$$c_{i+1} = g_{i+1} + p_i c_i$$

$$c_1 = g_3 + p_2 c_2$$


$$c_2 = g_3 + p_3 [g_2 + p_2 c_2]$$

$$c_3 = g_3 + p_3 [g_2 + p_2 (g_1 + p_1 c_1)]$$

$$c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$$



* Design a 16-bit carry lookahead adder using 4-bit adders



* Multiplication of unsigned numbers (only positive):

$$12 \times 13$$

$$12 - 1100$$

$$13 - 1101$$

$$\underline{1100 * 1101}$$

$$\begin{array}{r} 1100 \\ 0000 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} 1100 \\ \hline 1100 \end{array}$$

$$\begin{array}{r} 1100 \\ \hline 10011100 \end{array}$$

$$13 \times 15$$

$$13 - 1101$$

$$15 - 1111$$

$$\begin{array}{r} 1101 \times 1111 \\ \hline 1101 \end{array}$$


$$\begin{array}{r} 1101 \\ 1101 \\ 1101 \\ \hline 1101 \end{array}$$

$$(1111 \div 4 = 100)$$

$$\begin{array}{r} 11000011 \\ \hline 1101 \end{array}$$

Thursday

RIO Page No. 50
Date 26 / 09 / 2019



$$* 13 * 11 \Rightarrow \begin{array}{c} M \\ \overbrace{\quad\quad}^{\text{Q}} \\ 1101 * 1011 \end{array}$$

	<u>C</u>	<u>A</u>	<u>Q</u>	Count
initial	0	0000	1011	4
$A = A + M$		0000		
		<u>1101</u>		
Right shift	0	<u>1101</u>	1011	3
	0	0110	<u>1101</u>	2
$A = A + M$	1	0110	<u>1101</u>	1
	1	0010	1011	0
Right shift	1	0010	<u>1011</u>	
	1	0001	1011	
Right shift	0	0100	<u>1111</u>	
	0	1000	1111	

$$33 * 5 \Rightarrow 100001 * 101$$

	C	D	Q	Count
initial	0	000000	000101	5
$A = A + M$		000000 000000 <u>100001</u>		

	C	D	Q	Count
Right shift	0	<u>100001</u>	000101 100001	5
$A = A + M$	0	010000 <u>100001</u>		4

	C	D	Q	Count
Right shift	0	<u>110001</u>	100001 110001	
$A = A + M$	0	011000 <u>100001</u>	110001	3

	C	D	Q	Count
Right shift	0	<u>111001</u>	100001 100001	

	C	D	Q	Count
$A = A + M$	0	011100 <u>100001</u>	100001	2

	C	D	Q	Count
Right shift	.	<u>111101</u>	100001 111101	

	C	D	Q	Count
$A = A + M$	0	011110 <u>100001</u>	111111	1

5-30
M-A-A

E=TRUE

Friday



Division operation: There are 2 ways of performing division operation.

1) Restoring division.

2) Non-restoring division.

3) Restoring division:

$$\frac{12}{3} = \frac{\text{Dividend } [Q]}{\text{Divisor } [M]}$$


Result = 4 [Quotient]

Remainder = A

Initially, A will be initialized with $[n+1]$ bits.

M $\rightarrow [n+1]$ bits

Q $\rightarrow n$ bits



$$* \frac{10}{3} \rightarrow q=10100 \quad M=0011 \quad A=0$$

Operation A S Count

Initial 00000 1010 4

Left shift 00001 010□ 3

$$\begin{aligned} A-M \\ =A+2^3(M) \end{aligned}$$

11101 010□

$a_i=0$ 11110 010□

$A+M$ 11110

00011

00001 0100

Left shift 00010 100□ 2

11101

$a_i=0$ 11111 100□

$A+M$ 11111

00011

000010 1000

Left shift 001001 000□ 1

11101

$a_i=0$ 00010 000□

$a_i = A+M$ 00010

0001

00101

0000

Left shift 00100 001□ 0

00001 0011

Remainder

Quotient


00000
1101
1101
M-00011

00011
11100
11101
 \downarrow
 $2^3(M)$

$$* \quad 15/9 \Rightarrow Q=1111 \quad M=1001 \quad A=0000$$

<u>Operation</u>	<u>A</u>	<u>Q</u>	<u>count</u>	
Initial	00000	1111	4	M-01001
Left shift	00001	111□	3	$2^3 M - 10111$
	<u>10111</u>			
$q_i = 0$	<u>10111</u>	111□		
$A = A + M$	10111			
	<u>01001</u>			
	<u>100000</u>	1110		
Left shift	00001	110□	2	
	<u>10111</u>			
	<u>11000</u>			
$q_i = 0$	11000	1100		
$A = A + M$	<u>01001</u>			
	<u>100001</u>	1100		
Left shift	00011	100□	1	
	<u>10111</u>			
$q_i = 0$	<u>11010</u>	1000		
$A = A + M$	11010			
	<u>01001</u>			
	<u>100011</u>	1000		
Left shift	00111	000□	0	
	<u>00110</u>			
	<u>00001</u>			
	<u>00110 00001</u>			
	Remainder	Quotient		

2) Non-restoring division:



* $15/3, 15 - 1111 \rightarrow 3 - 0011 \quad n=4$

Operation

A(n+1)

Q(n)

Count

Initialize

00000

1111

4

leftshift

00001

1110

3

A=M

11101

11110

$q_i=0$

11110

1110

leftshift

11101

1100

2

A + M

00011

100000

$q_i=1$

00000

1101

leftshift

00001

1010

1

A - M

11101

11110

$q_i=0$

11110

1010

leftshift

11110

1010

0

A + M

00001

0100

$q_i=1$

00000

0101

Remainder

quotient

* 8/3 , 8-1000 , 3-0011 $n=4$

<u>operation</u>	<u>A(n+1)</u>	<u>Q(n)</u>	<u>count</u>	
initialize	00000	1000	4	M-0011
leftshift	00001	000D	3	9's-11101
A-M	<u>11101</u>			
	<u>11110</u>			
$q_0 = 0$	11110	0000		
leftshift	11100	000D	2	
A+M	<u>00011</u>			
	<u>11111</u>			
$q_1 = 0$	11111	0000		
leftshift	11110	000D	1	
A+M	<u>00011</u>			
	<u>1110001</u>			
$q_2 = 1$	00001	1110001		
leftshift	00010	001D	0	

**** * Booth's algorithm: Multiplication of signed numbers.

It is a powerful algorithm used for multiplication of signed numbers. It works by recoding the multiplier. Before decoding, and extension of a LSB bit with 0 has to be considered for a multiplier.

B_i	B_{i-1}	Recording-bit
0	0	0
0	1	+1
1	0	-1
1	1	0

Ex-for decoding: 1) 10101101

Add 0 at end \Rightarrow 101011010

$$\boxed{+1 \backslash -1 \backslash +1 \backslash -1 \backslash +1 \backslash -1 \backslash}$$

$$\boxed{-1 + 1 - 1 + 1 0 - 1 + 1 - 1}$$

2) 1110110101

Add 0 at LSB \Rightarrow 11101101010

$$\boxed{0 \ 0 - 1 + 1 0 + 1 + 1 - 1 + 1 - 1}$$

ALGORITHM:

- Steps: 1) Add 0 at MSB for both multiplicand & multiplier.
- 2) Perform 2's complement of multiplicand and multiplier which will be required for processing of multiplication.
- 3) Perform 2's complement of given numbers whenever it is multiplied with negative value.
- 4) Perform decoding of multiplier along with extra zero bit at LSB.
- 5) If the multiplier (q_{i-1}), substitute
 - If $q_i = 0$, multiply 0 with multiplicand
 - If $q_i = 1$, multiply 1 with multiplicand
 - If $q_i = -1$, multiply -1 with multiplicand = 2's (M).
- 6) Result should be of $2n$ bits.

Thursday
03-10-2019

1) $13 * 19$ $13 - M - \text{Multiplicand} - 1101\cancel{1}$ $19 - Q - \text{Multiplier} - 11010$ Add 0 at MSB - $M - 011010$ $Q - 011010$ Recoding of $\cancel{Q} - 011000\boxed{0}$

$$\begin{array}{r} 011000 \\ \hline 101000 \end{array}$$

$$\underline{011010 + 101000}$$

Result is in bits

$$\underline{0000000000}$$

$$\underline{0000000000}$$

 $00010011 \rightarrow 2^{\text{nd}} \text{ s of } M (\because -1 * M = 2^1 M)$

$$\underline{00000000}$$

$$\underline{001101}$$

$$\underline{0010011100}$$

2) $-20 * 18$ $\cancel{Q} - 18 - 10010$ $\cancel{M} - 20 - 10100$ Add 0 at MSB - $M - 010100 \xrightarrow{2^{\text{nd}}} 101100$ $Q - 010010$ Recoding of $\cancel{Q} - 101100\boxed{0}$

$$\begin{array}{r} 101100 \\ \hline 110100 \end{array}$$

$$\underline{101100 * + 110100 + 1000}$$

$$\underline{000000000000}$$

$$\underline{000000000000}$$

$$\underline{00000010100}$$

$$\underline{0000101100}$$

$$\underline{0000000000}$$

$$\underline{00010100}$$

$$\underline{0101100}$$

$$\underline{-011110011000}$$

3) $25 * -8$

M - 011001

Q - ~~00~~01000

Recoding Q → 0 1 1 0 0 1 1 0
 $\begin{array}{r} +1 \\ 0 -1 \\ 0 +1 \\ -1 \end{array}$

011001 * +1 0 -1 0 +1 -1

000000100111

00000011001

0000000000

000100111

00000000

0011001

-010010110001

111100111000

4) $-32 * -12$

M - 01000000 $\xrightarrow{2's}$ 11000000

Q - 00001100 $\xrightarrow{2's}$ 11110100

Recoding Q - 1 1 1 1 0 1 0 0
 $\begin{array}{r} 0 0 -1 +1 -1 0 \end{array}$

1100000 * 00 -1 +1 -1 0

0000000000000000

00000010000000

000001100000

000010000000

0000000000

0000000000

00000~~0~~00000000

* Bit pair recoding:

<u>Bit_{i+1}</u>	<u>Bi</u>	<u>Bi-1</u>	<u>Recoding</u>
0	0	0	01100111
0	0	1	11111111
0	1	0	-11111111
0	1	1	-22222222
1	0	0	01111111
1	0	1	-11111111
1	1	0	-11111111
1	1	1	01111111

Step: 1) Add 0 at MSB bit position of both M and Q.

2) If M or Q are negative, convert it into 2's complement

3) To recode the multiplier add 0 at LSB and the sign extension of 1bit at MSB.

4) Multiply M with the recoded bits

$$q_i = 0 \rightarrow 0 * M$$

$$q_i = 1 \rightarrow 1 * M$$

$$q_i = -1 \rightarrow 1 * 2^1 S(M)$$

$$q_i = +2 \rightarrow (1 * M) + \text{Leftshift}$$

$$q_i = -2 \rightarrow (1 * 2^1 S(M)) + \text{Leftshift}$$

Example for recoding:

1) $1\ 0\ 1\ 0\ 0\ 1\ 0$

2) $0\ 1\ 0\ 1\ 0\ 1\ 0$

1) $13 * 6$

$$M - 13 - 01101$$

$$Q - 6 - 00110$$

01101 * 0 + 2 - 2

left shift
 \swarrow 111110011
 1111100110

left shift
 \swarrow 0000001101 ** (skip 2 parts)

0001101***

000000****

0001001110

2) 92 * (-18)

M - 010010

Q - 010110

$2^5(Q) = \underbrace{101110}_0$

$0-12-02-2$

010110 * 0 - 1 - 0 - 2

010100

3) -15 * -9

M - 01111 $\xrightarrow{1^c}$ 10000 $\xrightarrow{+1}$ 10001

Q - 01001 $\xrightarrow{1^c}$ 10110 $\xrightarrow{+1}$ 10111

$Q = \underbrace{01101110}_{-1+2-1}$

011001 * -1 + 2 - 1

0000001111

11110010**

111001****

1101100111

* Representation of floating point numbers: Floating point numbers are represented by mantissa & exponent.


$$12.53 \times 10^6 \Rightarrow 12.53 \text{ e} 6$$

There are 2 ways of representing

1) single precision floating point numbers


2) Double precision floating point numbers

1) single precision floating point numbers (32 bits)



$$\text{Unsigned: } 0 \leq E' \leq 255 \quad \text{Signed: } -126 \leq E' \leq 127$$

2) Double precision floating point numbers: (64 bits)



$$\text{Unsigned: } 0 \leq E' \leq 9047$$

$$\text{Signed: } -1022 \leq E' \leq 1023$$

3) Represent the following numbers into single and double precision.

(i) 1258.52


single precision.

$$1258.52 = 0.10011101010.1000$$

$$\begin{aligned} & 0.52 \times 2 \\ & 1.04 \\ & 0.04 \times 2 \\ & 19.08 \\ & 0.08 \times 2 \\ & 0.16 \end{aligned}$$

$$\text{Unnormalized} \leftarrow 1.0011101010.1000$$

$$\text{Normalized} \leftarrow 1.00111010101000 \times 2^{10}$$



$$E' = E + 127 = 10 + 127 = 137$$

$$137_{(10)} = 10001001_{(2)}$$

Double precision.

$$E' = E + 1023 = 10 + 1023 = 1033 = 100000010001_{(2)}$$

1 bit	11 bits	52 bits
Sign	Excess	Magnitude

(ii) - 307.1875

single precision.

$$307.1875 = 100110011.001$$

Unnormalized - 100110011.001

Normalized - $1.00110011001 \times 10^8$

$$E' = E + 127 = 8 + 127 = 10000111_{(2)}$$

1 bit	8 bits	23 bits
Sign	Excess	Magnitude

Double precision


$$E' = E + 1023 = 8 + 1023 = 1031 = 10000000111_{(2)}$$



1 bit	11 bits	52 bits
Sign	Excess	Magnitude

Thursday
10-10-2019

* * *. Single bus organization:

Internal processor bus





MOVE R₁, R₂

1) Enable R₁_{in} and load in

2) Enable R₂_{in} and store the data.

* Write the control sentence instruction for Add R₂, R₃.

1) R₂_{out}, Y_{in}

2) Select Y, R₃_{out}, Add, Z_{in}

3) Z_{out}, R₃_{in}


* MUL R₄, R₅, R₆

1) R₅, R₆

2) R₄, R₆

Wednesday
30-10-2019

* Fetching a word from the memory;



To fetch a word from memory, the address of memory location is send to MAR, MAR initiates Read signal. After WMFC data will be loaded to MDR.

MDR has 4 control signals

- 1) MDRin } connected to internal bus.
- 2) MDRout }
- 3) MDR_{inE} } connected to external memory bus.
- 4) MDR_{outE}

* move (R1), R2

- (1) MAR \leftarrow [R1]
- (2) Initiate read signal.
- (3) Data WMFC
- (4) Data \rightarrow loaded to MDR.
- (5) R2 \leftarrow [MDR].
- (1) R_{2out}, MARin, R_{2in}
- (2) MDR_{inE}, WMFC.
- (3) MDR_{out}, R_{2in}.

* move R1, (R2)

- (1) R_{2out}, MARin
- (2) R_{2out}, MARin, write
- (3) MDR_{outE}, WMFC.


* Branching instruction:

Branch <0> x(PC)

Fetch { PCout, MARin, Read, Select_Y, Add, Z_{in}
Z_{out}, PCin, WMFC
MDR_{out}, IRin

Executing { Effect-field - IRout, Select Y, Add, Z_{in}
Z_{out}, PCin

* Multiple BUS organization (3 bus):



Add R₁, R₂, R₃ $R=B$

- Fetch {
- 1) PC_{out}, MAR_{in}, Read, Inc PC
 - 2) WMFC
 - 3) MDR_{out}, R = B, IR_{in}
 - 4) R_{1out}, R_{2out}, Select A, Add, R_{3in}

Sub R₁, R₂

- 1) PC_{out}, R = B, MAR_{in}, Read, Inc PC.
- 2) WMFC.
- 3) MDR_{out}, R = B, IR_{in}
- 4) R_{1out}, R_{2out}, Select A, Sub.

Add (R₁), R₂

- Fetch {
- 1) PC_{out}, R = B, MAR_{in}, Read, Inc PC
 - 2) WMFC.
 - 3) MDR_{out}, R = B, IR_{in}
 - 4) R_{1out}, R_{2out}, Select A, Add R_{3in}