Review of Combinational Circuit Design

First Step in the design of a combinational Scitching are don't is usually to set up a truth table which specified the output as a function of known variables. For nilp Nariables, take table will have an rows. If a given combination of value for the fip variables can never occur at circuit inputs, the corresponding of value are don't cares.

Next Step is to derive simplified algebraic expressions for the off functions being K-maps.

OM method or similar procedure.

In some Coses, if The number of Variables is large & The number of Terms is small, it may be desirable to go directly from The problem statement to algebraic equations, without problem statement to algebraic equation can be writing truth table. The resultry equation can be Simplified algebraically.

The number of levels in a gote circuit is equal to the maximum number of gote through which a Signal must paus when going blue The which a Signal must paus when going blue The ilp & of Terminals.

Minimum Two level AND-OR, NAND-NAND OR-NAND and NOR-OP CKt's Can be realized Using minimum sum of products.

MAND-NOR, AND-NOR and NAND-AND circus
Can be realized using minimum Pos.

It the AND-OR circuits has a AND good OIP connected to The Same Type of gate, Then extra envertors must be added in The Conversion Process. . During to rain min

Design of Circuits with limited gate Fan-in


In Practical Logic design Problems, the movimum number of irputs on each gate (or the fan in) is limited. It is necessary to realize factoring the Logic expression to obtain a multilered realization, if a two level realization of a circuit required it a two level realization of a circuit required more gate inputs than allowed.

Realize the function, using only two input NAND

gain & inverters. it we


fi = b'c' + ab' + a'b from fight be the fat a'b'c + ab + be

fi = b'c' + ab' + a'b from from from two input NAND



All function requires 3 input of gate 1/p's
factor to reduce the number of gate 1/p's

 $f_1 = b'(a+c') + a'b$ $f_2 = b(a'+c) + b'c'$ or $f_2 = (b'+c)(b+c') + a'b$ $f_3 = a'b'c + b(a+c')$



Gotte Delay & Timing Diagrams.

When the input to a logic gate is changed,
the output will not change instantaneously.
The switching elements within the gate take a
The switching elements within the gate take a
finite time to react to change in input, so
finite time to react to change in input, so
that the Change in the gate output is delayed
with respect to the input change.


It the charge in output 10 delayed by Time E, with respect to the IP, Then gate has a propagation delay of E.


propogation delay from 0 to 1 & 1 to 0

prell be different. propogational delays for


stegrated Circuit gate may be few nano Seconds

(159 Seconds) which can be negleted in flore case





Timing diagram of a circuit with two gates



Assuming the propagation delay of 20 ns.

Trout A 12 changed to 1 of t= 40 ns and then

Changed back to 0 at t= 100 ns. The output of


Changed back to 0 at t= 100 ns. The output of

gate 61 changes some after A changes, & the

gate 61 changes some after 61 changes.

Output of gate 62 changes some after 61 changes.

Timing diagram of Circuit with an added aday element.



The input X consists of & pulses, the first is a microsecond wide. I microsecond wide.

The delay element has an output y which is the Same as the input except that it is delayed by I micro Decord.

The Output (Z) of the AND got Should be I during the time interval in which both X & Y are 1. It we assume a Small Propagational delay in the AND got (E) then Z will be 80 Shown in the above figure.

MULTIPLEXERS

A multiplexers how a group of data inputs and a group of corarol Unpur. The corarol Inputs are used to school one of the data Exputs and connect it to the olp terminal.

2:1 MUX


the switch is in when control input A 130 upper position & Mux olpis Z=Io


A is 1 - the Switch is in Laser position & Mux olp is Z=I,

Z = A'IO + AII -> Logic equation of

H: I MUX - Z= A'B'TO + ABI, + ABI, + ABI, 8:1 MUX -> Z= ABIO+ ABI, + ABEI2+ ABCI3 + ABCIY+ ABCIT + ABEIGT ABCH

When ABC=011, the olpis Is, & other olp's are Selected in Similar manner.





Scanned by CamScanner

Quadruple 20 to 1 Mux


To the second of School one of Two Host data word

The A=0 -> value of xo, x1, x, & x, will

appear of Zo, Z1, Z2, Z3

A=1 -> volues of yo, y1, y, & y3, will

appear at Zo, Z1, Z2, Z3



Duad Multiplexer with But input & output * Two but input x & y are used & bus of z.

X but represent the four signals $x_0, x_1, x_2 & x_3$ If for y & Z

When A=0 >> Signals on bus X oppear on bus Z


A=1 -> Signal on bus Y appear on bus Z

The diagonal Slash through a but with number beside it Specifies the number of bits in the bus.

MULTIPLEXER with Enable Pin

Four combinations of Multiplexers with an enable are possible. The output can be adire high or active low, where the enable can be active high or active low.

Active low is indicated by inserting bubble on the line to indicate the inclusion of an Enversion.



Decaders and Encoders

Decoder generalis all of the minterns of the three input Variables. Escartly one of the output lines will be I for each combination of the values of the Exput variables.

3 to 8 decoder

	$y_0 = a'b$ $y_1 = a'b$ $y_2 = a'b$ $y_3 = a'b$ $y_4 = ab$ $y_5 = ab$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Y ₀ Y ₁ Y ₂ Y ₃ Y ₄ Y ₅ Y ₆ Y ₇ 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
--	---	---------------------------------------	---

4 to 10 decoder

This decoder has inverted outputs, for each combination of the values of the inputs, exactly one of the output lines will be 0.


An n to an line decoder generates all an mintern (or Maxierm) of the n input valiables.

The outputs are defined by equations


Yi = mi = Mi' i=0 to en-1 (non inverted olp's)

OF

Yi=mi' = Mi, i=0 to en-1 (inverted olp's)



Implement fire (abod) = m1+m2+my and f. (a, bc.d) = my + my + my



8 to 3 priority Encoder

Encoder Performs the inverse function of a decoder. 8 to 3 priority encoder with inputs yo through y It input y is I and the other input are o, Then the obe outputs represent a binary number equal to i. for ocample: it y=1, then abc=011.

It more than one input can be I at the Same time, the output can be defined using a Dribrity Scheme.

It more than one input is I, the highest numbered input determines the OIP.

If ilp's y, yy & ys are 1, the output is

The X's in the table are don't-core, example: it ys is 1, we do not core what irputs yo through yy arc. output die 1 it any input is 1, otherwise de This osignal is needed to distinguish The Cose of all o inputs from the Cose where only yo is 1. Ya Ya Ya Ya Ya Ya Ya Ya 00000000 000 0 000 8-10-3 1000000 001 1 X X 1 0 0 0 0 0 010 X X X 10000 0111 XXXX1000 100 X X X X X 1 0 0 1011 XXXXXXX 1 0 1101 FIGURE 9-20: An 8-to-3 Priority Encoder