Arm® Firmware Framework for Armv8-A Architecture Compliance Suite

Version 0.8

Validation Methodology



Arm® Firmware Framework for Arm®v8-A Architecture Compliance Suite Validation Methodology

Copyright © 2021 Arm Limited or its affiliates. All rights reserved.

Release Information

Document History

| Issue | Date | Confidentiality | Change |
|---------|---------------|------------------|---------------|
| 0005-01 | 06 April 2021 | Non-Confidential | Alpha release |
| 0008-02 | 30 July 2021 | Non-Confidential | Beta release |

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or TM are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2021 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is for a Beta product, that is a product under development.

Web Address

developer.arm.com

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

Contents

Arm® Firmware Framework for Armv8-A Architecture Compliance Suite Validation Methodology

| | Pret | race and the second | |
|-----------|------------------------|--|------|
| | | About this book | 7 |
| Chapter 1 | Intro | oduction to ACS | |
| | 1.1 | Abbreviations | 1-10 |
| | 1.2 | Arm Firmware Framework for Armv8-A | 1-11 |
| | 1.3 | Architecture Compliance Suite | 1-12 |
| | 1.4 | Test suite components | 1-13 |
| | 1.5 | Directory structure | 1-14 |
| | 1.6 | Feedback, contributions, and support | 1-15 |
| Chapter 2 | Validation methodology | | |
| | 2.1 | Test layering details | 2-17 |
| | 2.2 | Test suite organization | 2-19 |
| | 2.3 | Integrating the test suite with the SUT | 2-20 |
| | 2.4 | Test execution flow | 2-21 |
| | 2.5 | Test configuration | 2-24 |
| | 2.6 | Test endpoint boot | 2-25 |
| | 2.7 | MP execution context setup | 2-26 |
| | 2.8 | Error handling | 2-27 |

| | 2.9 2.10 | Running ACS with Linux OS | |
|------------|-------------|---------------------------|-----------|
| Appendix A | Revi | sions | |
| | A.1 | Revisions | Appx-A-32 |

Preface This preface introduces the Arm® Firmware Framework for Armv8-A Architecture Compliance Suite Validation Methodology. It contains the following: • About this book on page 7.

About this book

This book describes the validation methodology for Arm® Firmware Framework for Armv8-A architecture compliance suite.

Using this book

This book is organized into the following chapters:

Chapter 1 Introduction to ACS

This chapter introduces the features and components of Architecture Compliance Suite for Arm Firmware Framework for Army8-A.

Chapter 2 Validation methodology

This chapter describes the validation methodology for the Architecture Compliance Suite.

Appendix A Revisions

This appendix describes the technical changes between released issues of this book.

Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the *Arm Glossary* for more information.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

<u>mono</u>space

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

monospace bold

Denotes language keywords when used outside example code.

<and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *Arm*® *Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

Arm publications

- Arm® Firmware Framework for Armv8-A (DEN0077A)
- Arm® System Memory Management Unit Architecture Specification SMMU architecture versions 2.0 (ARM IHI 0062D.c (ID070116))
- Arm® SMC Calling Convention (ARM DEN 0028D)
- Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile (ARM DDI 0487G.a (ID011921))
- Arm® Power State Coordination Interface Platform Design Document (DEN0022D)

Other publications

None.

Feedback

Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic
 procedures if appropriate.

Feedback on content

If you have comments on content then send an e-mail to support-ff-a-acs@arm.com. Give:

- The title Arm Firmware Framework for Armv8-A Architecture Compliance Suite Validation Methodology.
- The number 102411 0008 02 en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

| Note |
|------|
|------|

Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

Other information

- Arm[®] Developer.
- Arm® Documentation.
- Technical Support.
- Arm® Glossary.

Chapter 1 Introduction to ACS

This chapter introduces the features and components of Architecture Compliance Suite for Arm Firmware Framework for Armv8-A.

It contains the following sections:

- 1.1 Abbreviations on page 1-10.
- 1.2 Arm Firmware Framework for Armv8-A on page 1-11.
- 1.3 Architecture Compliance Suite on page 1-12.
- 1.4 Test suite components on page 1-13.
- 1.5 Directory structure on page 1-14.
- 1.6 Feedback, contributions, and support on page 1-15.

1.1 Abbreviations

This section lists the abbreviations that are used in this document.

Table 1-1 Abbreviations and expansions

| Abbreviation | Expansion | |
|--------------|---|--|
| ABI | Application Binary Interface | |
| ACS | Architecture Compliance Suite | |
| API | Application Programming Interface | |
| BSS | Block Started by Symbol | |
| CPU | Central Processing Unit | |
| EL | Exception Level | |
| EP | Endpoint | |
| FF-A | Arm Firmware Framework for A-profile | |
| GOT | Global Offset Table | |
| MP | Multi-Processor | |
| OSPM | Operating System Power Management | |
| PAL | Platform Abstraction Layer | |
| PM | Partition Manager (represents both SPM and hypervisor) | |
| PSCI | Power State Coordination Interface | |
| PVM | Primary Virtual Machine (implementing FF-A primary scheduler functionality) | |
| SP | Secure Partition | |
| SPM | Secure Partition Manager | |
| SPMC | SPM Core | |
| SPMD | SPM Dispatcher | |
| SUT | System Under Test | |
| SVM | Secondary Virtual Machine | |
| UP | Uni-Processor | |
| VAL | Validation Abstraction Layer | |
| VM | Virtual Machine | |

1.2 Arm Firmware Framework for Armv8-A

Arm Firmware Framework for A-profile (Arm FF-A) describes a software architecture that achieves the following goals:

- Applies the Virtualization Extension to isolate software images provided by different vendors.
- Describes the interfaces that standardize communication between the various software images. This includes communication between images in the Secure world and Normal world.

Arm FF-A also goes beyond the mentioned goals to ensure that the interfaces are used to standardize communication:

- In the absence of Virtualization Extensions in the Secure world, this aspect provides a migration path for existing Secure world software images to a system that implements the Virtualization Extension in the Secure state.
- Between Virtual Machines (VMs) managed by a hypervisor in the Normal world, the Virtualization Extensions in the Secure state mirrors its counterpart in the Non-secure state. The hypervisor uses the FF-A interfaces to enable communication between the VMs that it manages.

The main components of Arm FF-A are:

- A Partition Manager (PM), which manages partitions is the hypervisor in Normal world and the Secure Partition Manager (SPM) in Secure world.
- One or more partitions that are sandboxes created by the PM could be VMs in Normal world or Secure world. The VMs in Secure world are called Secure Partitions (SP).
- Application Binary Interfaces (ABIs) that partitions can invoke to communicate with other partitions.
- A partition manifest describes system resources, requirements, implemented services, and attributes related to governing the runtime behavior of a partition.

| Note |
|---|
| In this document, the terms Endpoint (EP) and partition are used interchangeably. |
| |

For more information on Arm FF-A, see the Arm Firmware Framework for Armv8-A specification.

1.3 **Architecture Compliance Suite**

Architecture Compliance Suite (ACS) contains a set of functional tests, demonstrating the invariant behaviors that are specified in the architecture specification. It is used to ensure architecture compliance of the implementations to Arm FF-A specification.

These ACS tests cover checks for the following categories of features, with each suite covering a different area of the architecture.

Table 1-2 Test suite categories and their descriptions

| Suite name | Covered features | Description |
|--------------------|--|---|
| setup_discovery | FF-A set up and discovery interfaces, status reporting interfaces, and partition initialization. | Directed test cases verifying the implementation of Arm FF-A for the FF-A set up and discovery interfaces, and endpoint set up requirements such as initialization of partition, setting up the Multi-Processor (MP) execution contexts for partition, and Uni-Processor (UP) migrate capability. |
| direct_messaging | FF-A direct messaging interfaces, status reporting interfaces, and FF-A Central Processing Unit (CPU) cycle management interfaces. | Directed test cases verifying the implementation of Arm FF-A for the FF-A direct messaging interfaces and FF-A CPU cycle management interfaces. |
| indirect_messaging | FF-A indirect messaging interfaces, status reporting interfaces, and FF-A CPU cycle management interfaces. | Directed test cases verifying the implementation of Arm FF-A for the FF-A indirect messaging interfaces and FF-A CPU cycle management interfaces. |
| memory_manage | FF-A memory management interfaces and status reporting interfaces. | Directed test cases verifying the implementation of Arm FF-A for the FF-A memory management interfaces. |

- Note -The test suite contains tests that have checks embedded within the test code. To view the list of tests and

the different categories of features that are checked for compliance, see the testcase checklist.md document in the docs/ directory.

1.4 Test suite components

The following table describes the test suite components.

Table 1-3 Test suite components

| Component | Description | |
|---------------|--|--|
| Tests | Self-checking C tests. | |
| Substructure | Test supporting layers consist of a framework and libraries set up as: Tools to build the tests Validation Abstraction Layer (VAL) library Platform Abstraction Layer (PAL) library | |
| Documentation | Consists of Porting Guide, Test scenario document, and Validation Methodology document. | |

1.5 Directory structure

The following figure shows the top-level directory of the test suite when the release package is downloaded from GitHub.




Figure 1-1 Top-level directory structure of FF-A test suite

The following table describes the components of the test suite directory.

Table 1-4 Test suite directory

| Components | Description | |
|----------------|--|--|
| ff-a-acs | Top-level test suite directory. | |
| docs | Contains the test suite documentation. | |
| platform | Contains files to form the PAL. PAL is the closest to hardware and is aware of the underlying hardware details. Since this layer interacts with hardware, it must be ported or tailored to specific hardware required for system components present in a platform. For more information on porting setups see, docs/porting_guide.md document. This layer is also responsible for presenting a consistent interface to the VAL required for the tests. | |
| test | Contains the Arm FF-A tests. | |
| tools | Contains CMake files and scripts that are used to generate test binaries. | |
| val | Contains subdirectories for the VAL libraries. This layer provides a uniform and consistent view of the available test infrastructure to the tests in the test suite. The VAL makes appropriate calls to the PAL to achieve this functionality. This layer is not required to be ported when the underlying hardware changes. | |
| linux_app | Contains program files to create linux application for FF-A ACS. For more information, see the 2.9 Running ACS with Linux OS on page 2-28. | |
| CMakeLists.txt | Contains information on the CMake build support. | |
| README.md | Contains information on Arm FF-A test suite. | |

1.6 Feedback, contributions, and support

For feedback, use the GitHub Issue Tracker that is associated with this repository.

For support, send an email to support-ff-a-acs@arm.com with the details.

Arm licensees can contact Arm directly through their partner managers.

Arm also welcomes code contributions through GitHub pull requests. See, GitHub documentation on how to raise pull requests.

Chapter 2 Validation methodology

This chapter describes the validation methodology for the Architecture Compliance Suite.

It contains the following sections:

- 2.1 Test layering details on page 2-17.
- 2.2 Test suite organization on page 2-19.
- 2.3 Integrating the test suite with the SUT on page 2-20.
- 2.4 Test execution flow on page 2-21.
- 2.5 Test configuration on page 2-24.
- 2.6 Test endpoint boot on page 2-25.
- 2.7 MP execution context setup on page 2-26.
- 2.8 Error handling on page 2-27.
- 2.9 Running ACS with Linux OS on page 2-28.
- 2.10 Analyzing test results on page 2-29.

2.1 Test layering details

Arm FF-A ACS defines three ACS Secure endpoints in Secure world. It also defines one or three ACS Non-secure endpoints (Virtual Machines) in Normal world depending on the presence of Non-secure hypervisor in the system.

Each of these endpoints provide self-checking and portable C-based tests with directed stimulus. These tests use the layered software stack approach to enable porting across different test platforms.

The constituents of the layered stack are:

- Tests
- VAL
- PAL

The following figure shows the System Under Test (SUT) when Non-secure hypervisor component is present in the system.




Figure 2-1 SUT when Non-secure hypervisor is present

The following figure shows the SUT when a Non-secure hypervisor component is absent in the system.




Figure 2-2 SUT when Non-secure hypervisor is absent

The following table describes the constituents of the layered stack.

Table 2-1 Layered software stack components

| Layer | Description |
|-------|---|
| Tests | A set of C and assembly-based directed tests verifies the implementation against a test scenario that is described by the Arm FF-A specification has Secure and Non-secure test checks. |
| | These tests are launched from Normal world test endpoint. Dedicated instance of client-server test runs on different test VM or SP, depending on the test scenario. |
| | These tests are abstracted from the underlying hardware platform by the VAL. This implies that porting a test for a specific target platform is not required. Each test endpoint is also provided with a manifest file describing the resources that it needs for to boot and function. |
| VAL | This layer provides a uniform and consistent view of the available test infrastructure to the tests in the test pool by making appropriate calls to the PAL. It is designed in a way that it can be used from both Secure and Non-secure sides. This layer does not require porting when the underlying hardware changes. |
| PAL | This layer is the closest to the hardware and is aware of the platform details. It is responsible for presenting the hardware through a consistent interface to VAL. This layer must be ported to the specific hardware present in the platform. The PAL is designed in a way that it can be used from both Secure and Normal worlds. |

2.2 Test suite organization

The directory structure of Arm FF-A test suite is described in this section.

The following figure shows the contents of the Arm FF-A test suite directory.




Figure 2-3 Arm FF-A test suite directory structure

The following table shows the contents of the directory files in the Arm FF-A test suite:

Table 2-2 Arm FF-A test suite directory details

| Components | Description |
|------------------------------------|---|
| test | Top-level test suite directory. |
| common | Contains source that is common for all suites. |
| test_database.h, test_database.c | Contains test information such as test name, test client-server functions for all tests from each suite. This database is used by the val_test_dispatch API to launch each test one after the other. |
| <suite>, <suite1></suite1></suite> | Contains the tests of a particular test category. |
| <testname></testname> | Test directory containing test sources. |
| <testname>_client.c</testname> | Holds client test functions. Source code of this file is duplicated to each of the available test endpoints. This covers different test endpoint interactions using the same client test function code. |
| <testname>_testentry.c</testname> | Holds the test entry point for the test. It is run by the test dispatcher VM(vm1.bin) in Normal world. |
| <testname>_server.c</testname> | Holds server test functions. Source code of this file is duplicated to each of the available test endpoints. This covers different test endpoint interactions using the same server test function code. This is an optional file for test which does not require server-side functionality. |
| test.CMake | The CMake file to build the test suite code. |

2.3 Integrating the test suite with the SUT

The test compilation flow creates the following libraries that you must integrate with the SUT software.

Table 2-3 Integrating test binaries

| Test binaries | Integration and loading |
|---|--|
| Secure world test endpoint binaries: • <build_dir>/output/ sp1.bin • <build_dir>/output/ sp2.bin • <build_dir>/output/ sp3.bin</build_dir></build_dir></build_dir> | These Secure test binaries must be integrated and loaded in Secure world using platform-specific SPM Core (SPMC) component with the information provided in their respective test endpoint manifest files available in platform/manifest/ <platformname>/. These SPs can be executed at SEL0 or SEL1 depending on whether SPMC is implemented at SEL1 or SEL2.</platformname> |
| Normal world test dispatcher endpoint (VM1) binary: • <build_dir>/output/ vm1.bin</build_dir> | This binary can be integrated in the following ways depending on availability of Non-secure hypervisor: If Non-secure hypervisor is present, it must integrate and load this binary as one of the VMs in Normal world. VM1 must be run at NS-EL1 in this configuration. If Non-secure hypervisor is absent, Secure world components must integrate and load this binary as Normal world image (Linux OS kernel image). VM1 can be run at NS-EL1 or NS-EL2 in this configuration. |
| Normal world secondary test endpoint (VMs) binaries: • <build_dir>/output/ vm2.bin • <build_dir>/output/ vm3.bin</build_dir></build_dir> | The Secondary Virtual Machine (SVM) binaries must be integrated and loaded in Normal world using the Non-secure hypervisor with the information provided in their respective test endpoint manifest files which is available in platform/manifest/ <platformname>/. Secondary VMs must run at NS-EL1.</platformname> |

| Note | |
|---------------------------------|---|
| For more information on running | g ACS with Linux OS, see the 2.9 Running ACS with Linux O |
| on page 2-28. | |

2.4 Test execution flow

This section provides the details of the test execution flow for Arm FF-A tests.

The sequence of operations for Arm FF-A test execution flow is as follows:

- 1. The SUT boots to an environment that enables the test functionality. This implies that the SPM and hypervisor are initialized, and ACS test endpoints (except test dispatcher VM) are ready to accept the requests.
- 2. SUT boot software gives control to the test dispatcher VM in Normal world. The dispatcher VM then invokes the test dispatcher function.
- 3. Dispatcher VM launches the <testname>_testentry function for each test drives the overall test regression.
- 4. The dispatcher also makes VAL (and in turn PAL) calls to save and reports each of the test results. The dispatcher VM then sends the message to required test endpoints to release it for executing appropriate test functions as per the test needs.

Based on the test scenario, different test endpoints communicate with each other using FF-A ABIs that are defined in the specification and report the test results using VAL print API (in turn PAL API ported to the specific platform). Each test scenario is driven using dedicated client-server test functions and they are:

- Available in <testname>_client.c and are suffixed with _client label. Based on test needs, client functions are executed in any of the available test endpoints.
- Available in <testname>_server.c and are suffixed with _server label. The server functions are invoked on specified test endpoints by the client test function. Test_entry function and information about different requirements for endpoint interactions are specified in <testname>_testentry.c file of the test.
- After completion of the client-server test functions, dispatcher VM collects test status and prints it to console.

The tests query the VAL layer to get the necessary information to run the tests. This information can include memory maps, interrupt maps, and hardware controller maps.

| Note |
|--|
| To facilitate test reporting and management aspects, the Arm FF-A system contains UART for printing the status of tests. If a display console is not available, PAL can be updated to make the test results available to the external world through other means. |
| the status of tests. If a display console is not available, PAL can be updated to make the test results |

The following figure shows the test execution flow for the Secure and the Non-secure domains.




Figure 2-4 Test execution flow

The following figure is an example of a code snippet for test execution flow.




Figure 2-5 Example code snippet for execution flow

The execution steps for the code snippet are described as follows:

- 1. Dispatcher VM launches the <testname>_entry function for each test drives the overall test regression.
- 2. On test entry, dispatcher VM performs the test initialization as part of val_test_init function. Example of such initialization is printing the test name onto the console, enabling the watchdog timer. The dispatcher VM then selects the client and server pair combination that must be used for executing the test sequence as part of val_execute_test function. This function launches client test functions onto the client endpoint specified using logical ID. This function also passes the test-related metadata such as the current test client and server logical IDs and test number to the client endpoint.
- 3. Client launches server test function onto the server endpoint as part of the val_select_server_fn function.
- 4. Client-server endpoint executes the test sequence that is written for the given test scenario.
- 5. On completion of the test scenario sequence, client endpoint collects the server test function status.
- 6. Client reports the final test status for the chosen client-server pair.
- 7. Dispatcher VM repeats steps 3 to 6 for the next pair of client and server.
- 8. Dispatcher VM performs the test exit sequence as part of the val_test_exit() and prints the overall test status onto console.
- 9. Dispatcher VM repeats the preceding steps for all other tests and prints the overall test summary for the suite.

| Note | |
|--|--------------|
| All the connections between test dispatcher VM to client EP and client EP to server EI direct messaging. | happen using |

2.5 Test configuration

Several Arm FF-A interfaces are common for both the Security state endpoints, the test scenarios for such interfaces must be repeated with different endpoint combinations.

For example, direct messaging test must be repeated for VM to SP, SP to SP, and VM to VM communication. The ACS uses the test configuration mechanism to help in the reuse of test code for multiple endpoint combinations as follows:

- 1. The test configuration is based on runtime selecting the client-server pair. The <testname>testentry.c file of every test enables this selection.
- 2. The <testname>testentry.c file contains repeated calls to val_execute_test with different clientid and server-id endpoint ID.
- 3. val_execute_test invokes the client test function on the specified client endpoint which invokes the server test function on the specified server endpoint. This is how the test scenario is executed with the given client and server pair.
- 4. val execute test also checks the validity of the endpoint combination for the given target system.
- 5. It runs the test only when the client and server pair is valid for the target, otherwise it skips the check. For example, for an absent Non-secure hypervisor target, it would skip the VM to VM client-server pair combination.

2.6 Test endpoint boot

As part of initializing a test partition, the PM must program an entry into the first execution context of the test partition. This execution context is called the boot execution context.

For example, the hypervisor is responsible for initializing a VM. It initiates this process by programming an entry into the boot execution context corresponding to a vCPU of the VM. This vCPU is called primary boot CPU.

PM must follow this regardless of a partition has UP or MP execution contexts booting. For setting up the remaining execution contexts for the MP partition, see the MP execution setup on page 2-26 section.

Using the primary boot CPU, test partition performs the following boot sequence:

- 1. Clears the Block Started by Symbol (BSS) region of the test partition image and fix the Global Offset Table (GOT) symbols of the image.
- 2. Programs the primary boot CPU stack to enable C programs.
- 3. Programs the VBAR with the default vector table.
- 4. Programs the GIC for handling partition interrupts.
- 5. Creates page table and enables the MMU
 - Flat mappings for endpoint regions are text, data, BSS, devices such as UART, NVM, and watchdog.
 - Support for 4K, 16K, 64K TT granule.
- 6. Gives control to the dispatcher function if the current endpoint is Dispatcher. Else, it calls ffa msg wait ABI to indicate that endpoints are initialized and ready to accept the request.

| | | • | |
|---------------------------------------|----|---|--|
| Note | | | |
| The EL0 SP would skip steps from 3 to | 5. | | |

2.7 MP execution context setup

PM initializes only the boot execution context. If the partition is an MP endpoint, initialization of other execution contexts (secondary vCPU) must be done through an IMPLEMENTATION DEFINED mechanism. For this, ACS relies on PAL APIs to initialize the other partition contexts.

The secondary execution context setup for Secure EP is as follows:

- FF-A components in the Secure world do not perform power management independently from the Normal world. Instead, the SPMC, SPM Dispatcher (SPMD), and SPs are informed about Operating System Power Management (OSPM) operations initiated by the Normal world through Power State Coordination Interface (PSCI) functions.
- 2. The boot execution context of SP uses FFA_SECONDARY_EP_REGISTER interface to register the secondary execution context entry point with SPMC and SPMD for initialization during a secondary cold boot.
- 3. The secondary execution context of SP uses the registered entry point by SPMC programs when Normal world invokes PSCI CPU ON interface for the given vCPU.
- 4. Test SP then sets up the stack for the secondary vCPU. Note that test partition runs with MMU off on secondary vCPU.
- SP uses FFA_MSG_WAIT interface to indicate completion of the secondary execution context to the FF-A framework

| A framework. | |
|---|----------|
| Note | |
| For more information on MP execution context, see the <i>Arm Power State Coordination II</i> specification. | nterface |

The execution context setup for ACS Non-secure EP is as follows:

Note

- 1. The default implementation of PAL APIs relies on Power State Coordination Interface (PSCI) implementation of PM for the MP execution setups.
- 2. The primary boot vCPU of the partition uses the PSCI_CPU_ON interface to request the PM to initialize another vCPU of the VM or SP. These PAL APIs must be ported if you rely on a framework other than PSCI calls.
- 3. Upon invoking PSCI_CPU_ON interface, PM must release the mentioned secondary vCPU at the partition entry address specified during the PSCI_CPU_ON call.
- partition entry address specified during the PSCI_CPU_ON call.

 4. Test partition sets up the stack for the secondary vCPU.

The test partition does not set up the MMU for the secondary vCPU, instead it performs the necessary cache maintenance operations for transactions to any shared locations between vCPUs.

5. Test partition uses the PSCI_CPU_OFF interface to exclude calling vCPU from the system for the given partition.

2.8 Error handling

This section defines the test methodology to handle error situations when they occur.

There are two types of error or fault conditions that are possible when running the tests:

- 1. In type 1, the generic code encounters an unexpected error situation from which before performing the authorized access.
- 2. In type 2, the test performs a sequence to trigger expected error conditions. For example, test endpoint performs unauthorized accesses in which it expects to trigger fault at the PM-level (abort must handle at EL2). The test does this to check the PM behavior for unauthorized accesses.

Test framework handles the type 1 errors as follows:

- 1. The framework relies on hardware watchdog and non-volatile memory region that must be assigned to Test SP1. In type 1, the generic code encounters an unexpected error situation from which it cannot recover or continue or spin.
- 2. The framework waits for watchdog timeout on encounter of error condition and expects watchdog to reset the system so that framework can continue with next available test.
- 3. The framework uses non-volatile memory to preserve test data over watchdog timer reset.

There are two ways to handle the type 2 errors:

- 1. If PM supports the injection of faults into originated endpoint (abort injection from higher EL to lower EL), error handling steps are as follows:
 - Test endpoint installs handler at the expected vector table location. For example, install synchronous abort handler for stage 2 Data Abort.
 - Test endpoint performs the authorized access and expects fault-handling at PM.
 - PM injects the fault at lower EL by copying ESR.EC and FAR system registers values.
 - Endpoint receives the abort at the installed handler which fixes the error condition and returns to interrupted code.
- 2. Use of type 1 error handling, hardware watchdog, and non-volatile memory region-based recovery.
 - Upon entry into test framework after rebooting, the framework reads the notification flag and checks whether the reboot was intended and marks the test status accordingly.

2.9 Running ACS with Linux OS

Following are the ways to run ACS tests along with Linux OS in the system.

- If hypervisor is present in the system and implements the primary scheduler, then ACS VM1 code can be launched as part of Linux OS kernel using kernel module programming. Also, VM2 (vm2.bin) and VM3 (vm3.bin) binaries can run as bare-metal VMs.
- If hypervisor is present in the system and Linux OS (EL1) implements the primary scheduler, then Linux OS runs as Primary Virtual Machine (PVM) and ACS VM1 (vm1.bin), VM2 (vm2.bin) and VM3 (vm3.bin) must run as secondary VMs and can also run as bare-metal VMs.
- If hypervisor is absent, then ACS VM1 code can be launched as part of Linux OS kernel using kernel module programming.

| Note |
|--|
| To run VM1 code as part of the Linux OS kernel, Linux kernel module files are required. These files are available in <i>linux-acs</i> . To know the procedure to build and run FF-A tests on this configuration, see the <i>README</i> . |
| READINE. |

2.10 Analyzing test results

Each test follows a uniform test structure that is defined by VAL.

- Performing any test initializations.
- Dispatching the test functions.
- Waiting for test completion.
- Performing the test exit.

The test can either pass, fail, skip, or be in an error state. For example, if a test times out or the system hangs, then it means that something went wrong and the test framework was unable to determine the error. In this case, you have to check the logs. If a test fails or skips, then you may see extra print messages to determine the cause.

The test suite summary is displayed at the end.

```
**** FF-A ACS Version 0.8 ****
Running 'setup_discovery' test suite..
Test - ffa_version => START
            Executing test from client=VM1
Executing test from client=SP1
Test - ffa_version => PASSED
Test - ffa_version => START
Executing test from client=VM1
FFA_ERROR_32 -> feature supported
            FFA_SUCCESS_32 -> feature supported
FFA_SUCCESS_64 -> feature not supported
           FFA_SUCCESS_64 -> feature not supported

FFA_INTERRUPT_32 -> feature supported

FFA_VERSION_32 -> feature supported

FFA_FEATURES_32 -> feature supported

FFA_RX_RELEASE_32 -> feature supported

FFA_RXTX_UNMAP_32 -> feature not supported

fid = 0x84000067 must be supported
            (check failed at:test/setup_discovery/ffa_features/ffa_features_client.c,line 58)
Test - ffa_features => FAILED (ERROR CODE = 2)
Test - ffa_id_get => START
     Executing test from client=VM1
     Executing test from client=SP1
Test - ffa_id_get => PASSED
REGRESSION REPORT:
TOTAL TESTS
TOTAL PASSED
                             : 2
TOTAL FAILED
                             : 1
TOTAL SKIPPED
TOTAL SIM ERROR : 0
**** END OF ACS ****
Entering Standby..
```

Debugging a failing test

Since each test is organized with a logical set of self-checking code, if a failure occurs, searching for the relevant self-checking point is a useful point to start debugging.

Consider the above mentioned code snippet of a failing test on the display console.

Here are some points to consider when debugging.

- If the default prints do not give enough information, you can recompile and rerun the test binaries with high print verbosity level. See the test suite build README to understand how the test verbosity can be changed.
- Prints from each of the test endpoints are prefixed with the endpoint name. For example, print from SP1 is prefixed with "SP1:"
- In case of a test fail,
 - Along with the error message, the test also prints the file and line number from where the error message is printed.
 - Test results contain the error code associated with the error message. The status of the error code is mapped with a structure val_status_t that is available at val/inc/val.h. Look for the enum that is dedicated to this number to see the status in the verbatim form.

Appendix A **Revisions**

This appendix describes the technical changes between released issues of this book.

It contains the following section:

• A.1 Revisions on page Appx-A-32.

A.1 Revisions

Table A-1 Issue 0005-01

| Change | Location |
|----------------|----------|
| First release. | - |

Table A-2 Issue 0005-01 and Issue 0008-02

| Change | Location |
|---|---|
| Added the terms PVM and SVM in the abbreviations table. | See 1.1 Abbreviations on page 1-10. |
| Updated the documentation section for test suite components. | See 1.4 Test suite components on page 1-13. |
| Added the linux_app file and its description in the directory structure. | See 1.5 Directory structure on page 1-14. |
| Updated the integration steps for Normal world Test dispatcher endpoint (VM1) binary. | See 2.3 Integrating the test suite with the SUT on page 2-20. |
| Updated the Running ACS with Linux OS section. | See 2.9 Running ACS with Linux OS on page 2-28. |