

LOADUNLOAD BRAM

VHD

```
1  -----
2  -- Company: University of New Mexico
3  -- Engineer: Professor Jim Plusquellic, Copyright Univ. of New Mexico
4  --
5  -- Create Date:
6  -- Design Name:
7  -- Module Name:      LoadUnLoadMem - Behavioral
8  -- Project Name:
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
```

```
20
21 -- LoadUnLoadMem securely transfers data into or out of PNL_BRAM using GPIO
   registers
```

```
22
23 library IEEE;
24 use IEEE.STD_LOGIC_1164.ALL;
25 use IEEE.NUMERIC_STD.all;
```

```
26
27 library work;
28 use work.DataTypes_pkg.all;
```

```
29
30 entity LoadUnLoadMem is
```

```
31   port(
```

```
32     Clk: in std_logic;
33     RESET: in std_logic;
34     start: in std_logic;
35     ready: out std_logic;
36     load_unload: in std_logic;
37     stopped: out std_logic;
38     continue: in std_logic;
39     done: in std_logic;
40     base_address: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
41     upper_limit: in std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
42     CP_in_word: in std_logic_vector(WORD_SIZE_NB-1 downto 0);
43     CP_out_word: out std_logic_vector(WORD_SIZE_NB-1 downto 0);
44     PNL_BRAM_addr: out std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
45     PNL_BRAM_din: out std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
46     PNL_BRAM_dout: in std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
47     PNL_BRAM_we: out std_logic_vector(0 to 0)
48   );
```

```
49 end LoadUnLoadMem;
```

```
50
51 architecture beh of LoadUnLoadMem is
```

```
52   type state_type is (idle, load_mem, unload_mem, wait_load_unload, wait_done);
53   signal state_reg, state_next: state_type;
54
55   signal ready_reg, ready_next: std_logic;
56
57   signal PNL_BRAM_addr_reg, PNL_BRAM_addr_next: unsigned(PNL_BRAM_ADDR_SIZE_NB-1
   downto 0);
58   signal PNL_BRAM_upper_limit_reg, PNL_BRAM_upper_limit_next: unsigned(
   PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
```

```
59
60 begin
61
```

```



62  --
=====
63  -- State and register logic
64  --
=====
65  process(Clk, RESET)
66  begin
67      if ( RESET = '1' ) then
68          state_reg <= idle;
69          ready_reg <= '1';
70          PNL_BRAM_addr_reg <= (others=>'0');
71          PNL_BRAM_upper_limit_reg <= (others=>'0');
72      elsif ( Clk'event and Clk = '1' ) then
73          state_reg <= state_next;
74          ready_reg <= ready_next;
75          PNL_BRAM_addr_reg <= PNL_BRAM_addr_next;
76          PNL_BRAM_upper_limit_reg <= PNL_BRAM_upper_limit_next;
77      end if;
78  end process;
79
80  --
=====
81  -- Combo logic
82  --
=====
83  process (state_reg, start, ready_reg, load_unload, PNL_BRAM_addr_reg,
84  PNL_BRAM_upper_limit_reg,
85  PNL_BRAM_dout, CP_in_word, continue, base_address, upper_limit, done)
86  begin
87      state_next <= state_reg;
88      ready_next <= ready_reg;
89
90      PNL_BRAM_addr_next <= PNL_BRAM_addr_reg;
91      PNL_BRAM_upper_limit_next <= PNL_BRAM_upper_limit_reg;
92
93      PNL_BRAM_we <= "0";
94      PNL_BRAM_din <= (others=>'0');
95      CP_out_word <= (others=>'0');
96
97      stopped <= '0';
98
99      case state_reg is
100  -- =====
101      when idle =>
102          ready_next <= '1';
103
104          if ( start = '1' ) then
105              ready_next <= '0';
106
107  -- Latch the 'base_address' and 'upper_limit' at the instant 'start' is asserted.
108  NOTE: These signals MAY BE SET
109  -- BACK TO all 0's after the 'start' signal is received.
110  ASn PNL_BRAM_addr_next <= unsigned(base_address);
111      PNL_BRAM_upper_limit_next <= unsigned(upper_limit);
112
113      if ( load_unload = '0' ) then
114          state_next <= load_mem;
115      else
116          state_next <= unload_mem;

```

```

116         end if;
117     end if;
118
119 -- =====
120 -- Write value to memory location
121     when load_mem =>
122
123 -- Signal C program that we are ready to receive a word. Once ready ('continue'
becomes '1'), transfer and complete handshake.
124         stopped <= '1';
125         if ( done = '0' ) then
126             if ( continue = '1' ) then
127                 PNL_BRAM_we <= '1';
128                 PNL_BRAM_din <= (PNL_BRAM_DBITS_WIDTH_NB-1 of the 32 bit GPIO register
only store 15:0 as data
down to WORD_SIZE_NB
=> '0') & CP_in_word;
129
130 -- Wait handshake signals
131         state_next <= wait_load_unload;
132     end if;
133
134 -- Handle case where C program has nothing to store.
135     else
136         state_next <= wait_done;
137     end if;
138
139 -- =====
140 -- Get value at memory location
141     when unload_mem =>
142
143 -- Put the PNL BRAM word on CP_out_word. Do NOT do this by default for security
reasons.
144         CP_out_word <= PNL_BRAM_dout(WORD_SIZE_NB-1 down to 0);
145
146 -- Signal C program that we are ready to deliver a word. Once it reads the word,
it sets 'continue' to '1'.
147         stopped <= '1';
148         A if ( continue = '1' ) then
149
150 -- Wait handshake signals
151         state_next <= wait_load_unload;
152     end if;
153
154 -- Handle case where C program does not want to read any data.
155         B if ( done = '1' ) then
156             state_next <= wait_done;
157         end if;
158
159 -- =====
160 -- Complete handshake and update addresses
161     when wait_load_unload =>
162
163 -- C program holds 'continue' at 1 until it sees 'stopped' go to 0, and then it
writes a '0' to continue. It also writes
164 -- 'done' with a '1' when last transfer is made.
165         A0 if ( continue = '0' ) then
166
167 -- Done collecting C program transmitted words. Force a finish if the upper limit
has been reached. This will protect the memory
168 -- from overruns (reading or writing).
169         B0 if ( done = '1' ) then
170             state_next <= wait_done;
171         elsif ( PNL_BRAM_addr_reg = PNL_BRAM_upper_limit_reg ) then
172             state_next <= idle;
173         else

```




```

174 PNL_BRAM addr next <= PNL_BRAM addr reg + 1;
175 C, if ( load_unload = '0' ) then
176     state_next <= load_mem;
177     else
178         state_next <= unload_mem;
179     end if;
180 B, end if;
181 A, end if;
182
183 -- =====
184 -- Wait for 'done' to return to 0 before returning to idle, if it was set by the
185 C program to exit early.
186 when wait done =>
187     if ( done = '0' ) then
188         state_next <= idle;
189     end if;
190
191 end case;
192 end process;
193
194 -- Use 'look-ahead' signal for BRAM address.
195 PNL_BRAM_addr <= std_logic_vector(PNL_BRAM_addr_next);
196 ready <= ready_reg;
197
198 end beh;
199

```