

Mod 6.

goals.

- Perform a Control & Data Analysis on a C program
 - Analyze Behavior of control flow graphs CFG's and Data flow Graphs DFG's
 - Map C program constructs to CFG's & DFG's
 - Compose & modify a VHDL description
- } Chap 4 of text.

S1: C cannot be directly mapped to parallel


Understand C operation in

context to of: Data Edge (data out by 1 = data in by 2)


Control Edge (order of operation)

S2:

```
int max(int a,b)
{
  int r;
  if (a>b)
    r=a;
  else
    r=b;
  return r;
}
```



find all possible paths through program...



[53]

Data Flow Graph

```
int max(int a, b) {
```

op 1 = produce a, b

```
    int r;
```

op 2 = consume a, b

```
    if (a > b)
```

op 3 = consume a, and (a > b)

```
        r = a;
```

produce r

```
    else
```

```
        r = b;
```

op 4 = consume b, and (a > b)

```
    return r;
```

produce r

```
}
```

op 5 = consume r

DFG, production & consumption of patterns for each variable.

ie variable a is read
by ops 2 & 3

variable b
is read by
ops 2 & 4

produces 'data' edges

from 1 → 2 1 → 3 1 → 4
 a & b a b

DFG extends CFG

[54]

Data Flow Graph for above

[55]


DFG's

'edges'

or

'vars'

are the variables



[56]

CFG's & DFG's

capture the behavior of a 'c' program 'graphically'

How can we go from CFG / DFG to Hardware.

• Data edges reflect requirements of flow...

• Control edges, provide mechanism to distill algorithm to sequence of operations

As humans, we are wired to think sequentially, we have to change how we think for parallel hardware.

Taking CFG's & DFG's beyond...

we can leave behind order

of operation, Control edges therefore will be

left behind. Data edges must be kept.

[57]

Implementation

parallel architecture can be executed out of order...

BUT, MUST always preserve data dependencies.


- C Progr. -

```
int sum(int a,b,c) {
    int v1;
    v1 = a+b;
    v2 = v1+c;
    return v2; }
```


Control edge



Data Edge



Hardware Implementation



above all, when mapping 'c', must preserve data dependencies

Sequential order from CFG is eliminated.

Both additions in single clock cycle.

C to CFG

WORKFLOW

let:

- node, \bigcirc , represent operations ('c' statements)
- edges $\rightarrow, \leftarrow, \leftrightarrow$, represent execution order between the connected nodes (operations)

C executes sequentially, so this is usually straight forward
Exception occurs when multiple control edges originate from single operation

C code:


```
for (i = 0; i < 20; i++) {  
    // body of loop  
}
```

Above statement... 4 parts

- loop initialization
- loop condition
- loop counter increment operation
- body of loop (iterations)

[59] translate above 'c' to control flow graph

① ② ③
for (i = 0; i < 20; i++) {
 // ~~~~
}



labeled == single entry, single exit.

① = initialization

② = conditions check


③ = increment

59.

do-while and while-do


A) ^①
if ($a < b$) {
 // True body
}
else {
 // False body
}

if, then, else



B) ^①
while ($a < b$) {
 // loop body
}

While loop **



do {
 // loop body
} while ($a < b$)
^①

do while



F.h.

Song "Just dropped in"
Kenny Rogers "What condition my condition was in"

* do-while
always executes
body at
least once


** while
only executes
body if condition
is met.

S10 Greatest Common Divisor GCD

Control flow Graph...

```

1 | int gcd(int a, int b) {
2 |   while (a != b) { ***
3 |     if (a > b)
4 |       a = a - b;
5 |     else
6 |       b = b - a;
7 |   }
8 |   return a; }
  
```



Euclid's Algorithm

each non terminating

will only
execute body
if $a \neq b$
and stops
when $a = b$
false.
otherwise
exit.

Each non terminating path
will follow one of these two..

either $2 \gg 3 \gg 4 \gg 2$

or
 $2 \gg 3 \gg 5 \gg 2$

control paths help construct DFG

S11

C Program to Data Flow Graph

Same # nodes as CFG,
edges will be different.

Possible to go from $C \rightarrow DFG$

but better to go $C \rightarrow CFG \rightarrow DFG$

Trace control paths in CFG

while simultaneously identify read/write operations of variables

focussing on C w/o arrays
w/o pointers.

CFG does NOT label edges w/variables

DFG does label edges w/variables.

S12

usable Workflow.


Process identifies
edges related to
assignment statements
BUT NOT those
originating from conditional
expressions or control
flow statements.

- 1) Start where a variable is read
- 2) identify CFG nodes that assign
to that variable (write nodes)
- 3) Introduce a 'Data Edge' between
a read and a write node under
the condition that the control path
does NOT pass through another write-node
for that variable.
- 4) repeat for all read-nodes

DFG for GCD

0 Nodes from CFG \Rightarrow

Data Edges discovered
will be either result
of assignment statements
or
conditional expressions



```

1) int gcd(int a, int b) {
2)   while (a != b) {
3)     if (a > b)
4)       a = a - b;
5)     else
6)       b = b - a;
7)   }
8)   return a;
9) }
  
```

1 Pick a node where
a variable is read,
i.e. Node 5.
 $b = b - a$

b is read

a is read

b is also written back to ...

arbitrarily chose b .


Now, trace backwards through
predecessors of 5 in CFG, that return b
~~this gives~~ 5 - 3, 2, 1, 4, 5 (not 6)

Nodes 1, 5 write b

there is a direct path
leading from 1 to 5.

and a direct path from 5 to 5
(5, 2, 3, 5)

So: add data edges from 1, 5
to 5, 5



' \longrightarrow ' = assignment only data edge
' \dashrightarrow ' = conditional data edge

Cont.

Now Variable 'a' also starting

@ Node 5

Trace backward till we find a 'write' to 'a'

4 & 1 write to 'a'

4 also reads 'a'


3 reads 'a'

2 reads 'a'

1 writes 'a'

5 reads 'a'

6 reads 'a'



Only concerning ourselves w/ node 5.

Trace back to the nodes that write 'a'

so 1 → 5


& 4 → 5

node 5 'b' assignment done ☒ } Solid

node 5 'a' assignment done ☒ }

node 5 (1/2) conditional — ☐ } dotted

node 5 (1/2) conditional — ☐ }



Node 5


complete

all var variable
assignment

all control
dependencies

repeat
for all
other nodes.

Partial representation of
all nodes..



Successfully went from 'c'
to CFG
to DFG

from DFG, can now go to hardware...

Book. 4.5

Application: Translating C to Hardware


Recall, starting w/ C, make CFG, then DFG.

With 'C', CFG, & DFG in Hand...

1) make each variable in C a

register with multiplexer in front
multiplexers necessary when multiple
sources can input to variable.

Also, the register will update itself.



upd-a } driven by controller
upd-b }

2) For each 'C' expression INSIDE A NODE of CFG

do

make an equivalent combinational circuit to implement
that expression.

i.e. $b = b - a$

combinational logic = subtractor

if conditionals like greater than,
less than, etc. these also produce
additional data path elements in the
form of boolean flags. These flags
are used by the controller of the
data path.