```
Data Flow Graph
      Int max (int, o, b) }
                                DB I a begyner of p
          int el
          if (a 26)
                                       " consum a and (arb),
              1857
                                       - Produce P
          6/26
              es 61
                                 op 11 - consinter by and (asb),
                                          Product F
          reluin r;
                                         COMPLYING P
     DFG. production of consumption of patterns for each warrable
                     is read
                 produces "data" edges
 DFG extends CFG
                 Data Flow Graph for about
DFG
edge's
 OY
laru's
```

CFG'S & DFG'S 56 capture the behavior of a 'c' preson 'graphically' keep in mind a How can we go from CF6/0FG to Hardman. CFG /DFG · Data edges reflect for k- means requirements of flow ... Asses duster. · Control edges, provide mechanism to distill algorithm to segrence of operatus As humans, we are wired to think Sequentially, we have to change how he that for painted hardware. Taking CFG's & DFG's beyond... we im leave behild other of operation, Control adges therefore will be left behind. Onto edges must be leept. int sum (int a,b,c) & Implementation int vi; Parallel architecture can be executed VI = a+bi 12 = V1+0; at of order ... reture 12; 3 BUT, MUST always presence data dependencher. Herhare Impenentation 1 contal edu above all, when mapping Both additions Ic', must preserve dutu Sequential in single dependencies order two chock cycle.

CFG is eliminated.

C to CFG

WORKFLOW

let:

- · mode, O, represent operations ('c' statement)
- · edges >, < , >> , represent execution order between the connected nodes (operations)

Exception occurs when multiple control edges, drighted formal drighted operation,

for (i=0; i <20; i ++) {

Above Statement ... H parts

- · loop initialization
- · loop condition
- · losp conter increment operation
- · body of loop (internets)

[59] translate above 'c'

above 'c' to control flow gram

for (i=0; i+20; i++) {

(entry)

rashed == single entry , single exit.

- 0 = initialization
- 2 = conditions check
- 3 = increment

2 . 2. d . o. Wr at

do-while and while-do B do à while (a4b) 2 if (a 46) } // loop body 3 /1 true body else ? 11 False broad While hop if, then, else entry ! entry;

F.h.


Song "Just dropped h"

kenny "what condition my audition was in"

asyer

SID Gradust Common Divisor GCD Control flow Graph...

1	int gcd (int a, int	
2	while (a != b) {	**
3	if (arb)	
4	a = a-b;	
	else	_
5	b = b-a;	
	3	
6	return a: {	



Euclid's Algorithm

each non terrorating

100 }
11 100p body
3 while (a 46)

do while (entry?

to do-white always executed by other at least one

se se while only executes hely if condition is met.

will cally
exclude body
if al= b

and stops
when al=b

fulle.
other wise

exit

cach non terminating part.

will follow one of these two...

either 2 >> 3 >> 41 >> 2

2 >> 3 >> 5 >> 2

control parts help constant DFG

511

C program to Data From Gran

Same # nodes as CFG.
edges will be different.

Possible to go from C > DFG
but better to go C > CFG > DFG

Trace control paths in CFG while simultaneously thankity read/write operations of variables

focussing on c w/o arrays w/o pointers.

CFG does NOT bbel edges w/ variables
DFG does label edges w/ variables.

1512

usable Workflow.

Process identifies
edges related to
cossignment statements
BUT NOT there
originally from conditional
expressions in conditional

- 1) Start where variable is read.
- 2) identify CFG nodes that assign to that variable (write nate)
- 3) Introduce a 'Data Edge' between a read end of write node under the control path does NOT pass through another write-node for that variable.
- 4) repeat for all real-notes

OFG for GCO O Nodes from CFG Outa Edges discound of assignment Statements conditional expressions O Pick a node where a variable is read. i.e. Note 5. 1 b= b-a

ged (int a, int b) { While (a != 6) } if (a76). b = b-a;

b is read a is real b is also written but to ...

arbitrarily chose b.

Now, truck backworks through predecessors of 5 in CFG. that return by this give 5- 3,2,1,4,5 (not 6) notes 1,5 write b then is a direct pathy leadily from 1 to 5. unt a don't path from 5 to 5 (5,2,3,5)

> = assignment only dota edge Conditional data edge

Cont.

Now Variable a also storing

@ not 5

Time behind till me file a "hurite" to la"

4 & 1 write to a

4 des reals a

3 reals 'a'

2 real "a

1 with a

5 reach 's'

f rest 's'

My concerns arisons of ask 5, trace but to the notes that wine

50 1→5 \$ 4→5

Note 5 16 assignments done 1 501/2

Note 5 14 assignments done 1 1 both

Note 5 (12) conditional _ 1 both


Note 5 (12) conditional _ 11



0 0

for all other modes

Partial representation of all value.



Successfully went from 'C'
to CFG

From DFG, can now go to hardware...

Book. 4.5


Application: Translating C to Hardwar Recall, Starting w/c, make CFG, two DFG.

With 'C', CFG, &OFG in Hand...

1) make each variable in C a

register with multiplexer in front multiplexers necessare when multiple sources can import to variable.

Also, the register will update itself.



upd-a } diven by controller

2) For each 'C' expression INSTOE A NOOF of CFG

lo =

make an equivalent combinational circuit to implement that expressiv.

i.e. b = b - acombhatianal lyic = Subtractor

if conditionals like greater than,
less than, etc. there also produce
additional data path elements in the
form of boolean flags. These flags
are used by the controller of the
destro path.