LOADUNLUAD BRAM

```
-- Company: University of New Mexico
     -- Engineer: Professor Jim Plusquellic, Copyright Univ. of New Mexico
 1
 C,
     -- Create Date:
 6
     -- Design Name:
     -- Module Name:
                         LoadUnLoadMem - Behavioral
     -- Project Name:
 0
     -- Target Devices:
10
     -- Tool versions:
     -- Description:
13
     -- Dependencies:
1.1
     -- Revision:
16
     -- Revision 0.01 - File Created
     -- Additional Comments:
19
21
     -- LoadUnLoadMem securely transfers data into or out of PNL_BRAM using GPIO
     registers
20
23
     library IEEE;
24
     use IEEE.STD LOGIC 1164.ALL;
25
     use IEEE.NUMERIC STD.all;
28
27
     library work;
23
     use work.DataTypes pkg.all;
29
30
     entity LoadUnLoadMem is
31
        port(
32
           Clk: in std logic;
33
           RESET: in std logic;
34
           start: in std logic;
35
           ready: out std_logic;
36
           load_unload: in std logic;
37
           stopped: out std logic;
38
           continue: in std logic;
39
           done: in std logic;
40
           base address: in std logic vector(PNL BRAM ADDR SIZE NB-1 downto 0);
41
           upper_limit: in std_logic_vector(PNL_BRAM_ADDR_SIZE NB-1 downto 0);
42
           CP in word: in std logic vector (WORD SIZE NB-1 downto 0);
43
           CP out word: out std logic vector (WORD SIZE NB-1 downto 0);
           PNL BRAM addr: out std logic vector (PNL BRAM ADDR SIZE NB-1 downto 0);
44
           PNL_BRAM_din: out std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
           PNL BRAM dout: in std logic vector (PNL BRAM DBITS WIDTH NB-1 downto 1);
45
17
           PNL BRAM we: out std logic vector (0 to 0)
48
           ) ;
19
     end LoadUnLoadMem;
50
5.7
     architecture beh of LoadUnLoadMem is
50
        type state_type is (idle, load_mem, unload mem, wait load unload, wait done);
53
        signal state_reg, state_next: state_type;
        signal ready_reg, ready_next: std_logic;
56
        signal PNL_BRAM_addr_reg, PNL_BRAM_addr_next: unsigned(PNL_BRAM_ADDR_SIZE_NB-)
58
        signal PNL_BRAM_upper_limit_reg, PNL_BRAM_upper_limit_next: unsigned(
        PNL_BRAM ADDR SIZE NB-1 downto (1);
59
60
        begin
61
```

```
-- State and register logic
61
    ========
      process (Clk, RESET)
65
         begin
nt
         if ( RESET = '1' ) then
            state_reg <= idle;
13
            ready_reg <= 'l';
(0)
            PNL_BRAM_addr_reg <= (others=>'0');
70
            PNL_BRAM_upper_limit_reg <= (others=>'0');
         elsif ( Clk'event and Clk = 'l' ) then
            state_reg <= state_next;
            ready reg <= ready_next;
 .7
            PNL_BRAM_addr_reg <= PNL_BRAM_addr_next;
            PNL_BRAM_upper_limit_reg <= PNL_BRAM_upper_limit_next;
         end if;
       end process;
- 4
    80
    -- Combo logic
    process (state_reg, start, ready_reg, load_unload, PNL_BRAM_addr_reg,
       PNL BRAM upper_limit_reg,
         PNL_BRAM_dout, CP_in_word, continue, base_address, upper_limit, done)
54
         begin
55
         state next <= state_reg;
86
         ready_next <= ready_reg;
P.F.
         PNL_BRAM_addr_next <= PNL_BRAM_addr_reg;
00
         PNL_BRAM_upper_limit_next <= PNL_BRAM_upper_limit_reg;
         PNL BRAM we <= "0";
         PNL_BRAM_din <= (others=>'0');
         CP_out_word <= (others=>'0');
414
         stopped <= '0';
         case state reg is
99
99
    100
            when idle =>
101
               ready_next <= '1';
102
103
               if ( start = '1' ) then
104
                 ready_next <= '0';
105
105
    -- Latch the 'base_address' and 'upper_limit' at the instant 'start' is asserted.
107
     NOTE: These signals MAY BE SET
     -- BACK TO all 0's after the 'start' signal is received.
162
                 PNL_BRAM_addr_next <= unsigned(base_address);</pre>
109
             AST PNL BRAM upper_limit_next <= unsigned (upper_limit);
110
111
                 if ( load unload = '0' ) then
112
                   state next <= load_mem;
                 else
114
                    state_next <= unload_mem;
115
```

```
110
                     end if;
                  end if;
      1 1 -4
1.11
      -- Write value to memory location
1.1
               when load mem =>
120
123
      -- Signal C program that we are ready to receive a word. Once ready ('continue'
      becomes 'l'), transfer and complete handshake.
                  stopped <= 'l';
                                                        of the 32 sit GPIO regist orle store 15:0 as duch
                  if ( done = '0' ) then
                      if ( continue = 'l' ) then
 126
                         PNL BRAM we <= "1";
                         PNL BRAM din <= (PNL BRAM DBITS WIDTH NB- downto WORD SIZE NB
 118
                        => '()') & CP in word;
 100
      -- Wait handshake signals
                        state next <= wait load unload;
                      end if;
130
      -- Handle case where C program has nothing to store.
150
136
                     state next <= wait done;
157
                  end if;
138
139
      140
      -- Get value at memory location
141
               when unload mem =>
142
      -- Put the PNL BRAM word on CP out word. Do NOT do this by default for security
                  CP out word <= PNL BRAM dout (WORD SIZE NB-1 downto 0);
144
145
146
      -- Signal C program that we are ready to deliver a word. Once it reads the word,
      it sets 'continue' to '1'.
147
                   stopped <= 'l':
                  if ( continue = 'l' ) then
148
149
150
      -- Wait handshake signals
151
                     state next <= wait load unload;
                  end if;
153
154
      -- Handle case where C program does not want to read any data.
155
                  if ( done = '1' ) then
156
                     state next <= wait done;
157
                  end if;
159
159
      -- =============
160
      -- Complete handshake and update addresses
               when wait load unload =>
161
163
      -- C program holds 'continue' at 1 until it sees 'stopped' go to 0, and then it
      writes a '0' to continue. It also writes
164
      -- 'done' with a 'l' when last transfer is made.
               A_0 if ( continue = '0' ) then
165
166
167
      -- Done collecting C program transmitted words. Force a finish if the
      has been reached. This will protect the memory
16.3
      -- from overruns (reading or writing).
16.0
                   \beta_{\text{o}}if (done = 'l') then
170
                      state next <= wait done;
                     elsif ( PNL_BRAM_addr_reg = PNL_BRAM_upper_limit_reg )
171
172
                      1 state next <= idle;</pre>
173
                     else
```

```
PNL BRAM addr next <= PNL BRAM addr reg + 1;
174
                     ( if ( load unload = '0' ) then
175
                           state next <= load_mem;</pre>
176
                        else
177
                          state next <= unload mem;
178
                     end if;
179
                  B, end if;
180
               A end if;
181
      183
      -- Wait for 'done' to return to 0 before returning to idle, if it was set by the
134
      C program to exit early.
185
              when wait done =>
                  if ( done = '0' ) then
155
                     /state next <= idle;
187
188
                  end if;
189
190
           end case;
191
         end process;
192
193
      -- Use 'look-ahead' signal for BRAM address.
194
         PNL_BRAM_addr <= std_logic_vector(PNL_BRAM_addr_next);</pre>
195
         ready <= ready_reg;</pre>
196
197
     end beh;
198
```

199