```
-- Company:
      -- Engineer: Professor Jim Plusquellic
 5
      -- Create Date:
      -- Design Name:
      -- Module Name:
                           Top - Behavioral
      -- Project Name:
 9
      -- Target Devices:
      -- Tool versions:
      -- Description:
 11
 12
 13
      -- Dependencies:
 14
 15
      -- Revision:
      -- Revision 0.01 - File Created
 17
      -- Additional Comments:
 18
 19
 20
 21
20
      ______
23
      library IEEE;
24
      use IEEE.STD LOGIC 1164.ALL;
      use IEEE.NUMERIC STD.all;
25
26
27
28
      library work;
      use work.DataTypes_pkg.all;
29
30
31
      entity Top is
         port (
            GPIO Ins: in std_logic; 32 Bix CPIO

GPIO Outs: in std_logic_vector(31 downto 0); 32 8ix

PNL_BRAM_addr: out std_logic_vector(31 downto 0);

PNL_BRAM_dir: out std_logic_vector (DNI DRIM DIR)
            Clk: in std_logic;
                                                                       (13-1)= (12 doubts 0)
34 T
35 F
             PNL BRAM addr: out std_logic_vector (PNL_BRAM_ADDR_SIZE_NB-1 downto );
36
             PNL_BRAM_din: out std_logic_vector (PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
37 0
             PNL_BRAM_dout: in std_logic_vector (PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
38
                                                                         (4-1) = (3 dounts 0)
             PNL_BRAM_we: out std_logic_vector (0 to 0);
39
             DEBUG IN: in std logic;
40
             DEBUG OUT: out std_logic
41
12
            );
43
     end Top;
44
                                        ic, budian
     architecture beh of Top is
45
45
                                                         In from ['c' program

Oct State marihan]
     -- GPIO INPUT BIT ASSIGNMENTS
47
         constant IN(CP) RESET: integer := 31;
48
         constant IN_CP_START: integer := 30;
19
         constant IN CP LM ULM DONE: integer := 25;
50
         constant IN_CP_HANDSHAKE: integer := 24;
51
                                 State machine
52
     -- GPIO OUTPUT BIT ASSIGNMENTS
53
         constant OUT(SM) READY: integer := 31;
54
         constant HISTO ERR BIT: integer := 30;
55
         constant OUT SM HANDSHAKE: integer := 28;
57
53
     -- Signal declarations
59
         signal RESET: std logic;
60
```

```
- Loud Unbord
61
        signal LM_ULM start, LM_ULM_ready: std_logic;
62
        signal LM ULM stopped, LM ULM continue: std logic;
63
        signal LM ULM done: std logic;
        signal LM ULM base address: std logic vector (PNL BRAM ADDR SIZE NB- | downto | );
64
        signal LM ULM upper limit: std logic vector (PNL BRAM ADDR SIZE NB-1 downto 0);
55
        signal LM_ULM_load_unload: std logic;
66
                        otezh -
67
        signal Histo start: std_logic;
68
        signal Histo ready: std logic;
 59
        signal HISTO ERR: std logic;
 70
          signal Histo dist mean: std logic vector(PNL BRAM DBITS WIDTH NB-1 downto 0);
 71
          signal Histo_dist_range: std_logic_vector(HISTO_MAX_RANGE_NB-1 downto 0);
 72
                      - Controller??
 73
        signal Ctrl_start: std_logic;
 74
         signal Ctrl_ready: std_logic;
 75
         signal Ctrl BRAM select: std logic;
 76
 77
         signal DataIn: std logic vector (WORD_SIZE_NB-1 downto 0);
 78
         signal DataOut: std_logic_vector(WORD_SIZE_NB-1 downto 0);
 79
 80
     -- Just in case we need to read these 'out' signals at some point
 81
         signal PNL_BRAM_addr_out: std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
 82
         signal PNL_BRAM_din_out: std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB- | downto 0);
 83
 84
     -- BRAM signals from modules that will be multiplexed on the input ports of the
 95
      memory (but are 'out' parameters in Top.vhd).
         signal LM ULM PNL BRAM addr: std logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);
 36
         signal LM_ULM_PNL_BRAM_din: std_logic_vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0
 37
         signal LM_ULM_PNL_BRAM_we: std_logic_vector(0 to 0);
 88
 89
         signal Histo_PNL_BRAM_addr: std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-| downto | );
 90
         signal Histo PNL_BRAM_din: std logic vector(PNL_BRAM_DBITS_WIDTH_NB-1 downto 0);
 91
         signal Histo_PNL_BRAM we: std_logic_vector(0 to 0);
 92
 93
 94
 95
     ______
 96
        begin
 97
      -- Light up LED if LoadUnLoadMemMod is ready for a command
 98
         DEBUG OUT <= LM ULM ready;</pre>
 9
100
                                                      ( Procession System)
                                                    Board
     101
      -- INPUT control and status signals
102
     -- Software (C code) plus Mardware global reset
RESET <= GPIO_Ins(IN_CP_RESET) or not PS_RES
103
                                                 RESET N;
104
105
      -- Start signal from C program.
106
         Ctrl start <= GPIO_Ins(IN_CP_START);</pre>
108
      -- C program asserts if done reading or writing memory (or a portion of it)
109
         LM ULM_done <= GPIO_Ins(IN_CP_LM_ULM_DONE);</pre>
110
111
      -- Handshake signal
112
        LM ULM continue <= GPIO_Ins(IN_CP_HANDSHAKE);</pre>
113
114
      -- Data from C program
115
        DataIn <= GPIO_Ins(WORD_SIZE_NB-1 downto 0);</pre>
116
117
     113
     -- OUTPUT control and status signals
119
     -- Tell C program whether LoadUnLoadMemMod is ready
120
```

```
GPIO Outs (OUT SM READY) <= Ctrl ready;
                 GPIO Outs (HISTO ERR BIT) <= HISTO ERR;
124
 125
            -- Handshake signals
 126
                  GPIO Outs (OUT SM HANDSHAKE) <= LM_ULM_stopped;
            -- Data to C program
 128
                  GPIO Outs (WORD SIZE NB- | downto 0) <= DataOut;
 129
                                                                                                   wolland 2: don't to what
 130
            The same has been seen to be the seen of the same of t
 131
 133
            -- Secure BRAM access control module
                  LoadUnLoadMemMod: entity work.LoadUnLoadMem (beh)
 134
                       port map(Clk=>Clk, RESET=>RESET, start=>LM ULM start) ready=>LM ULM ready,
 135
                        load unload=>LM ULM load_unload, stopped=>LM_ULM_stopped,
                             continue=>LM_ULM_continue, done=>LM_ULM_done, base_address=>
 130
                             LM ULM base address, upper_limit=>LM_ULM_upper_limit,
                             CP in word=>DataIn, CP out word=>DataOut,
                             PNL BRAM addr=>LM ULM PNL BRAM addr, PNL BRAM din=>LM_ULM_PNL_BRAM_din,
                             PNL BRAM dout=>PNL BRAM_dout, PNL BRAM_we=>LM_ULM_PNL_BRAM_we);
 139
 140
            -- ==============
            -- Compute a histogram and the distribution constants (mean and range) of the
 141
                                                                                                  walled signing to sources
            data loaded into the upper portion of BRAM.
 142
                  HistoMod: entity work. Histo (beh)
 143
                       port map(Clk=>Clk, RESET=>RESET, start=>Histo start, ready=>Histo ready,
                       HISTO ERR=>HISTO ERR, PNL BRAM addr=>Histo PNL BRAM addr,
                             PNL BRAM din=>Histo PNL BRAM din, PNL BRAM dout=>PNL BRAM dout,
 144
                             PNL BRAM we=>Histo PNL BRAM we);
145
                                                                                                        mapping signals to spices.
146
            -- =============
127
            -- Master controller.
725
                 ControllerMod: entity work.Controller(beh)
                       port map(Clk=>Clk, RESET=>RESET, start=>Ctrl start) ready=>Ctrl ready,
150
                       LM_ULM_start=>LM_ULM_start, LM_ULM_ready=>LM_ULM_ready,
150
                             LM_ULM_base_address=>LM_ULM_base_address, LM_ULM_upper_limit=>
                             LM ULM upper limit, LM ULM load unload=>LM ULM load unload,
151
                             Histo start=>Histo start, Histo ready=>Histo ready, BRAM select=>
                             Ctrl BRAM select);
152
                                                                                           defeat Lm. uhm ... when 'o'
153
           -- ==============
154
           -- MEMORY CONTROL
155
           -- PNL BRAM module select logic for addr, din and we.
156
                 with Ctrl BRAM select select
157
                     PNL BRAM addr out <= LM ULM PNL BRAM addr when '0',
155
                                                               Histo PNL BRAM addr when others;
153
160
                 with Ctrl BRAM select select
161
                     PNL_BRAM din out <= LM ULM PNL BRAM din when '0',
162
                                                             Histo PNL BRAM din when others;
163
                                                                                                                                   addi
164
                 with Ctrl BRAM select select
                                                                                                                                   We
165
                      PNL_BRAM_we <= LM ULM PNL BRAM we when '0',
166
                                                   Histo PNL BRAM we when others;
167
                PNL_BRAM_addr <= PNL_BRAM_addr_out; } door4 nother PNL_BRAM_din_out; } if there or Linux
168
18.9
170
1/1
```

172

173 174 end beh;