


Controller VHDL



which program
is the data path??

```
-- Company:
-- Engineer: Professor Jim Plusquellic
--
-- Create Date:
-- Design Name:
-- Module Name:      Controller - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
```

-- This is the master control module. It is started by the C program and controls the other modules in this project.

State machine

& state registers

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.all;
```

```
library work;
use work.DataTypes_pkg.all;
```

entity Controller is

port(

Clk: in std_logic;

RESET: in std_logic;

start: in std_logic;

ready: out std_logic;

LM_ULM_start: out std_logic;

LM_ULM_ready: in std_logic;

LM_ULM_base_address: out std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);

LM_ULM_upper_limit: out std_logic_vector(PNL_BRAM_ADDR_SIZE_NB-1 downto 0);

LM_ULM_load_unload: out std_logic;

Histo_start: out std_logic;

Histo_ready: in std_logic;

BRAM_select: out std_logic

);

end Controller;

architecture beh of Controller is

type state_type is (idle, wait_LM_ULM_load, wait_Histo, wait_LM_ULM_unload);

signal state_reg, state_next: state_type;

current state next state

signal ready_reg, ready_next: std_logic;

begin

-- State and register logic

States

S1

S2

S3

S4

load
unload

DataTypes - pkg

```

60 process (Clk, RESET)
61 begin
62   if ( RESET = '1' ) then
63     state_reg <= idle;
64     ready_reg <= '1';
65   elsif ( Clk'event and Clk = '1' ) then
66     state_reg <= state_next;
67     ready_reg <= ready_next;
68   end if;
69 end process;
70
71 --

```

```


72 -- Combo logic
73 --

```

```

74 process (state_reg, start, ready_reg, LM_ULM_ready, Histo_ready)
75 begin
76   state_next <= state_reg;
77   ready_next <= ready_reg;
78
79   LM_ULM_start <= '0';
80   Histo_start <= '0';

```



```

82   LM_ULM_base_address <= (others=>'0');
83   LM_ULM_upper_limit <= (others=>'0');
84   LM_ULM_load_unload <= '0';

```

```

85 -- Give LoadUnloadMem default control of the memory

```

```

86   BRAM_select <= '0';

```

```

87   current state
88   case state_reg is

```

```

89   when idle =>

```

```

90     ready_next <= '1';

```

```

91   if ( start = '1' ) then

```

```

92     ready_next <= '0';

```

```

93 -- Start data load operation from C program

```

```

94   LM_ULM_start <= '1';

```

```

95 -- Setup memory base and upper limit for loading of PNs into BRAM. ALWAYS
96 SUBTRACT 1 from the 'UPPER_LIMIT'

```

```

97   LM_ULM_base_address <= std_logic_vector(to_unsigned(PN_BRAM_BASE,
98   PNL_BRAM_ADDR_SIZE_NB));
99   LM_ULM_upper_limit <= std_logic_vector(to_unsigned(
100   PNL_BRAM_NUM_WORDS_NB - 1, PNL_BRAM_ADDR_SIZE_NB));

```

```

101   state_next <= wait_LM_ULM_load;
102 end if;

```

```

103 -- Wait for PN load of BRAM to complete.

```

```

104   when wait_LM_ULM_load =>

```

```

105     if ( LM_ULM_ready = '1' ) then

```

```

106       Histo_start <= '1';

```

```

107 -- Give Histo module control of the memory

```

```

108   BRAM_select <= '1';

```

```

109   state_next <= wait_Histo;

```


LM_ULM inputs of 'c' data into BRAM

Histo calculates on PN data in BRAM, stores in mid Section on BRAM

LM_ULM export of state Histo data of BRAM to 'c'

PN.BASE != PNL.BASE

PNL = Large?
PH = small




could add states here

```

117         end if;
118
119         -- =====
120         -- Wait for histogram calculation to complete. Continue to give Histo module
        control of the memory
121         when wait_Histo =>
122             BRAM_select <= '1';
123
124             if ( Histo_ready = '1' ) then
125
126                 -- Start memory output operation to C program
127                 LM_ULM_start <= '1';
128
129                 -- Setup memory base and upper_limit for unloading of histogram from BRAM. ALWAYS
        SUBSTRACT 1 from the 'UPPER_LIMIT'
130                 LM_ULM_base_address <= std_logic_vector(to_unsigned(HISTO_BRAM_BASE
        will pass
        new address BASE
        for diff
        42
        , PNL_BRAM_ADDR_SIZE_NB));
131                 LM_ULM_upper_limit <= std_logic_vector(to_unsigned(
        HISTO_BRAM_UPPER_LIMIT
        new Histo
        will start @
        same Base but
        upper limit will
        be 1/2 of old.
        - 1, PNL_BRAM_ADDR_SIZE_NB));
132
133                 -- Set LoadUnloadMem mode to 'unload' data from BRAM to C program
134                 LM_ULM_load_unload <= '1';
135                 state_next <= wait_LM_ULM_unload;
136             end if;
137
138         -- =====
139         -- Wait for histogram data to be completely transfered to C program
140         when wait_LM_ULM_unload =>
141             LM_ULM_load_unload <= '1';
142             if ( LM_ULM_ready = '1' ) then
143                 state_next <= idle;
144             end if;
145
146         end case;
147     end process;
148
149     ready <= ready_reg;
150 end beh;
151

```



During 'wait' for Histo
LM-ulm doesn't touch
the data.

Histo handles saving the
finish results on its own