```
Cortable VHD
                                                      729
    -- Company:
 3
    -- Engineer: Professor Jim Plusquellic
 4
                                                            controlle
     -- Create Date:
    -- Design Name:
     -- Module Name:
                      Controller - Behavioral
                                                           LMULM
                                                                    HTSTO
     -- Project Name:
 9
     -- Target Devices:
10
     -- Tool versions:
11
     -- Description:
13
     -- Dependencies:
                                                       which program data protes?
14
     __
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
2(1
21
     -- This is the master <u>control</u> module. It is started by the C program and controls
     the other modules in this project.
                                         State registers
23
24
     library IEEE;
25
     use IEEE.STD LOGIC 1164.ALL;
26
     use IEEE.NUMERIC STD.all;
27
28
     library work;
29
     use work.DataTypes pkg.all;
30
31
     entity Controller is
32
       port(
33
          Clk: in std logic;
34
          RESET: in std logic;
          start: in std logic;
                                                      Data Tipes - pky
36
          ready: out std logic;
          LM ULM start: out std logic;
          LM_ULM_ready: in std logic;
39
          LM ULM base address: out std logic vector (PNL BRAM ADDR SIZE NB-1 downto 0);
40
          LM_ULM_upper_limit: out std logic vector (PNL BRAM ADDR SIZE NB-1 downto 0);
41
          LM_ULM_load_unload: out std logic;
12
          Histo_start: out std logic;
43
          Histo_ready: in std_logic;
40
          BRAM select: out std logic
45
          );
                                              States
46
     end Controller;
47
48
49
    architecture beh of Controller is
       type state_type is (idle, wait_lM_ULM_load, wait_Histo, wait LM ULM unload);
50
51
       signal state_reg, state next: state type;
50
              CUPANT STALL
                           mext spech
53
       signal ready_reg, ready_next: std_logic;
54
55
       begin
56
57
    53
    -- State and register logic
59
    ========
```

```
process (Clk, RESET)
61
          begin
          if ( RESET = '1' ) then
62
63
             state reg <= idle;
             ready_reg <= 'l';</pre>
64
          elsif ( Clk'event and Clk = 'l' ) then
65
             state reg <= state next;
66
             ready reg <= ready_next;
67
           end if;
69
        end process;
70
71
     -- Combo logic
     ________
        process (state_reg, start, ready_reg, LM_ULM_ready, Histo_ready)
74
                                                               LIMOULIN 1
75
          begin
           state next <= state reg;
76
77
           ready next <= ready_reg;
78
           LM ULM start <= '0';
79
           Histo_start <= '0';</pre>
90
31
                                                                    LMJULM
           LM ULM base address <= (others=>'0');
           LM ULM upper limit <= (others=>'0');
33
           LM ULM_load_unload <= '0';</pre>
34
6.5
     -- Give LoadUnloadMem default control of the memory
85
           BRAM select <= '0';
                current states
88
           case state reg is
89
90
     91
            when idle =>
                ready next <= 'l';
                if ( start = '1' ) then
                   ready_next <= '0';</pre>
CIE.
97
     -- Start data load operation from C program
43
                   LM ULM start <= 'l';
40
     -- Setup memory base and upper limit for loading of PNs into BRAM. ALMA
101
     SUBSTRACT 1 from the 'UPPER LIMIT'
                   LM_ULM_base_address <= std_logic_vector(to_unsigned)(PN_BRAM_BASE,
102
                   PNL BRAM ADDR SIZE NB));
                   LM ULM upper_limit <= std_logic_vector(to_unsigned(
                   PNL BRAM NUM WORDS NB - 1, PNL BRAM ADDR SIZE NB));
                                                                 PNL = Large?
                   state next <= wait LM ULM load;
                 end if;
      - ==============
109
     -- Wait for PN load of BRAM to complete.
             when wait LM ULM load => 1
110
                 if ( LM ULM ready = '1' ) then
111
                   Histo_start <= '1';</pre>
112
113
114
     -- Give Histo module control of the memory
                   BRAM_select <= '1';</pre>
115
116
                   state next <= wait Histo;
```

```
end if;
117
118
      __ ______
119
      -- Wait for hostogram calculation to complete. Continue to give Histo module
120
      control of the memory
               when wait Histo => ]
121
                   BRAM select <= '1';
122
123
                   if ( Histo_ready = 'l' ) then
124
125
       -- Start memory output operation to C program
126
                      LM_ULM_start <= 'l';</pre>
128
       -- Setup memory base and upper_limit for unloading of histogram from BRAM. ALWAYS
129
       SUBSTRACT 1 from the 'UPPER_LIMIT'
                     LM_ULM_base_address <= std_logic_vector(to_unsigned HISTO_BRAM_BASE
131 rem altres BASE
                       , PNL BRAM ADDR SIZE NB));
                       LM_ULM_upper_limit <= std_logic_vector(to_unsigned(</pre>
                                                                                 New Wisto
    chio wa
                      (HISTO BRAM UPPER LIMIT | 1, PNL_BRAM_ADDR_SIZE_NB));
                                                                                 will STATE
132
        - Set LoadUnloadMem mode to 'unload' data from BRAM to C program Sime Base by
133
                      LM_ULM_load_unload <= 'l';</pre>
134
                                                                               opper limit will
                       state_next <= wait_LM_ULM_unload;
135
                                                                               be 1/2 of 1/1.
                   end if;
136
137
      -- ===============
133
      -- Wait for histogram data to be completely transfered to C program
139
                when wait LM_ULM_unload =>
140
                   LM ULM load unload <= '1';
141
                   if ( LM_ULM_ready = '1' ) then
142
                      state_next <= idle;
143
144
                   end if;
145
             end case;
146
147
         end process;
148
149
         ready <= ready_reg;</pre>
150
      end beh;
151
   Drivy with for Histo

LM-ULM does it book

Thisto harder string the

finish realts on its own
                                                PNL:BAS.
```