

Data Sheet

VT8235M Version CD South Bridge

Revision 2.03 March 16, 2005

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2002-2005 VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Trademark Notices:

VT8235M may only be used to identify products of VIA Technologies.



is a registered trademark of VIA Technologies.

AMD-K7™ and Athlon™ are registered trademarks of Advanced Micro Devices.

Celeron™, Pentium™, Pentium III™, Pentium III™, Pentium 4™, MMX™ and Intel™ are registered trademarks of Intel Corporation. Windows XP™, Windows 2000™, Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corporation.

PCI™ is a registered trademark of the PCI Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corporation.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:

940 Mission Court Fremont, CA 94539

USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Web: http://www.viatech.com Taipei Office:

1st Floor, No. 531

Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC (886-2) 2218-5452 Tel: Fax: (886-2) 2218-5453

Web: http://www.via.com.tw



REVISION HISTORY

Document Release	Date	Revision	Initials
1.21	9/27/02	Fixed pin names of PCREQA/B and PCGNTA/B in pin descriptions	DH
1.22	10/24/02	Fixed register references in MSCK and MSDT pin descriptions	DH
		Fixed VLVREF voltage for V-Link 8x mode	
		Removed references to nonexistent ports 72-73	
1.3	11/20/02	Updated LAN I/O Rx23-20[10], 27-24[15-11], 6F[2-0], 70[6-0], 74[4-0], 83, 84, 86	DH
1.31	12/11/02	Fixed IORDY signal name polarity in pin diagram; fixed minor typos in pin lists	DH
		Added strap description in VAD7 pin description; Fixed Func 0 Rx7C[3-0], 98[7,3]	
		Fixed VIA logo in page heading starting on page 6	
1.4	12/17/02	Fixed first two feature bullets to indicate current north bridge products	DH
		Improved DPSLP# pin description; Fixed GPO22-23, 28-29 pin descriptions	
		Fixed note in VCC pin description; Improved bit description for D17 F0 RxE5[3]	
1.41	1/3/03	Updated Port 61 (bits 7-6 and 3-2) and Port 92 (bits 7-6 and 3)	DH
		Device 16 Function 0-3 USB – added Rx83-80; renamed F3 Rx48-49	
		Device 17 Function 1 IDE – fixed Rx4E register name; removed RxFD	
		Fixed Rx3C[3-0] of Device 17 Function 1, 5, 6 and Device 18 Function 0	
		Fixed Rx2C-2F of Device 17 Function 5-6 and RxB of Function 6	
1.42	1/3/03	Fixed Device Ids in table 5 function summary for USB 2.0 and LAN	DH
1.43	2/5/03	Changed Device 17 Function 0 Rx50[0] to reserved	DH
1.44	2/5/03	Updated feature bullets to indicated compatibility with ACPI 2.0	DH
1.5	2/25/03	Updated figure 1 block diagram; Updated defaults in GPI pin description table	DH
		Added strap on SDCS1# in ballout & pin lists and added to strap pin description table	
		Updated Device 16 Function 0-3 Rx83 default; Removed PMIO Rx5C[1]	
		Device 17 Function 0 – fixed Rx50[1] bit name, 95[2] bit description	
1.51	3/3/03	Fixed EEDI and EEDO pin directions; added register cross references to GPIOC-E	DH
1.52	3/18/03	Updated GPI/GPO pin default states	DH
		Fixed PMIO Rx30[1] cross-reference to Device 17 Function 0 Rx84	
1.6	4/15/03	Fixed IDE Rx3D default, fixed D17 F0 Rx8C[7-4],8D[4]; updated PMIO Rx10[3-0]	DH
		Fixed incorrect JEDEC-spec reference in mechanical specification diagram	
1.7	4/29/03	Added "Version CD" to product name to differentiate from "Version CE"	DH
		Fixed VT8233A Version CE / VT8235ML South Bridge part # references	
1.71	6/9/03	Updated Dev 17 Func 0 Rx59[3-2], PMIO RxB-8[31-24], Dev 17 Func 1 Rx4C	DH
1.72	6/30/03	Changed pins W22 and AD17 to NC	DH
1.73	9/17/03	Removed power requirements table; Updated PMIO Rx5-4[12:10]	AL
1.74	3/3/04	Moved straps to separate table; Updated IO Trap registers Rx5C[0]	VL
		Updated Dev18 Func 0 Rx06[7:5], 07[7:3], 08[0], 09[0], 0C[4], 0D[1:0], 23-20[7], 43-	
		40[11], 6E[5:3], 6F[5:3]	
1.75	4/20/04	Updated top marking on Mechanical Specification section; Fixed Pin AD7, AE7 IO	VL
		Prosperity	
1.76	5/10/04	Updated Device18 Function 0 Rx7B	VL
1.77	7/9/04	Added lead-free package diagram to mechanical specification section	VL
1.78	8/11/04	Updated lead-free diagram in mechanical specification	VL
1.79	8/26/04	Updated APIC Fixed IRQ Routing Table in register descriptions	VL
		Fixed incorrect reference in Device17 Function 0 Rx81	
2.0	9/3/04	Changed part to VT8235M Version CD	VL
2.01	11/4/04	Updated Rx48 and Rx49 in Device 17 Function 5 and 6	JE
		Updated bit definition for D17F0 Rx80[5]; Added D17F0 RxEC-EF	
2.02	11/23/04	Updated top marking on mechanical specification	VL
2.03	3/16/05	Added USBREXT signal description and updated copyright notice	DA



TABLE OF CONTENTS

REVISION HISTORY	III
TABLE OF CONTENTS	IV
LIST OF FIGURES	VII
LIST OF TABLES	VII
PRODUCT FEATURES	1
OVERVIEW	4
PINOUTS	6
PIN DESCRIPTIONS	9
V-LINK PIN DESCRIPTIONS	
CPU, APIC AND CPU CONTROL PIN DESCRIPTIONS	
MII, SERIAL EEPROM, LPC AND DMA PIN DESCRIPTIONS	
USB, SMB AND PROGRAMMABLE CHIP SELECT PIN DESCRIPTIONS	
EIDE INTERFACE PIN DESCRIPTIONS	14
SERIAL IRQ AND AC97 PIN DESCRIPTIONS	15
INTERNAL KEYBOARD CONTROLLER AND SPEAKER PIN DESCRIPTIONS	16
GENERAL PURPOSE INPUT PIN DESCRIPTIONS	17
GENERAL PURPOSE OUTPUT AND GPIO PIN DESCRIPTIONS	18
POWER MANAGEMENT AND EVENT DETECTION PIN DESCRIPTIONS	19
CLOCK, RESETS, POWER STATUS, POWER AND GROUND PIN DESCRIPTIONS	20
STRAP PIN DESCRIPTIONS	
REGISTERS	22
REGISTER OVERVIEW	22
REGISTER DESCRIPTIONS	
Legacy I/O Ports	
Keyboard Controller I/O Registers	
DMA Controller I/O Registers	
Interrupt Controller I/O Registers	
Timer / Counter Registers CMOS / RTC I/O Registers	
Keyboard / Mouse Wakeup Index / Data Registers	
Keyboard / Mouse Wakeup Registers	
Memory Mapped I/O APIC Registers	
Indexed I/O APIC Registers	
Configuration Space I/O	
Device 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1	
PCI Configuration Space Header	47
USB-Specific Configuration Registers	
USB I/O Registers	
Device 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3	
PCI Configuration Space HeaderUSB-Specific Configuration Registers	
· · · · · · · · · · · · · · · · · · ·	



USB I/O Registers	
Device 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5	55
PCI Configuration Space Header	
USB-Specific Configuration Registers	
USB I/O Registers	
Device 16 Function 3 Registers - USB 2.0 EHCI	
PCI Configuration Space Header	
USB-Specific Configuration Registers	
EHCI USB 2.0 I/O Registers	6
Device 17 Function 0 Registers – Bus Control and Power Management	62
PCI Configuration Space Header	
ISA Bus Control	
Miscellaneous Control	
Function Control.	60
Serial IRQ, LPC, and PC/PCI DMA Control	
Plug and Play Control - PCI	
GPIO and Miscellaneous Control	
Programmable Chip Select Control	
ISA Decoding Control	
Power Management-Specific Configuration Registers	
System Management Bus-Specific Configuration Registers	
SMB GPIO Slave Command Codes	
General Purpose I/O Control Registers	
Watchdog Timer Registers	
Power Management I/O-Space Registers	
System Management Bus I/O-Space Registers.	
Device 17 Function 1 Registers - Enhanced IDE Controller	
PCI Configuration Space Header IDE-Controller-Specific Configuration Registers	.9
IDE-Controller-specific Configuration Registers.	
IDE Power Management Registers	
IDE I/O Registers	
Device 17 Function 5 Registers - AC97 Audio Controller	
PCI Configuration Space Header	
Audio-Specific PCI Configuration Registers	
I/O Base 0 Regs – Audio Scatter / Gather DMA	10
Device 17 Function 6 Registers - AC97 Modem Controller	
PCI Configuration Space Header	
Modem-Specific PCI Configuration Registers	
I/O Base 0 Regs – Modem Scatter / Gather DMA	
Device 18 Function 0 Registers - LAN	
PCI Configuration Space Header	
LAN-Specific PCI Configuration Registers	
LAN I/O Registers	12:
FUNCTIONAL DESCRIPTIONS	
Power Management	12
Power Management Subsystem Overview	
Processor Bus States	
System Suspend States and Power Plane Control	
General Purpose I/O Ports	
Power Management Events	
System and Processor Resume Events	
Legacy Power Management Timers	
Peripheral Events	13
ELECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	13′
DC CHARACTERISTICS	
REGISTER BITS POWERED BY VBAT	



REGISTER BITS POWERED BY VSUS25	138
PACKAGE MECHANICAL SPECIFICATIONS	139



LIST OF FIGURES

FIGURE 1. PC SYSTEM CONFIGURATION USING THE V	/T8235M VERSION CD	5
FIGURE 2. BALL DIAGRAM (TOP VIEW)		
FIGURE 3. POWER MANAGEMENT SUBSYSTEM BLOCK		
FIGURE 4. SYSTEM BLOCK DIAGRAM USING THE P4X4	400 NORTH BRIDGE13	5
FIGURE 5. MECHANICAL SPECIFICATIONS – 487 PIN B	ALL GRID ARRAY PACKAGE13	,9
FIGURE 6. LEAD-FREE MECHANICAL SPECIFICATION		

LIST OF TABLES

TABLE 1. PIN LIST (NUMERICAL ORDER)	7
TABLE 2. PIN LIST (ALPHABETICAL ORDER)	
TABLE 3. MEMORY MAPPED REGISTERS	
TABLE 4. FUNCTION SUMMARY	
TABLE 5. SYSTEM I/O MAP	
TABLE 6. REGISTERS	
TABLE 7. KEYBOARD CONTROLLER COMMAND CODES	
TABLE 8. CMOS REGISTER SUMMARY	
TABLE 9. APIC FIXED IRQ ROUTING	
TABLE 10. PNP IRQ ROUTING TABLE	



VT8235M VERSION CD

LOW COST V-LINK CLIENT HIGHLY INTEGRATED SOUTH BRIDGE

HIGH BANDWIDTH V-LINK CLIENT CONTROLLER
INTEGRATED FAST ETHERNET,
INTEGRATED DIRECT SOUND AC97 AUDIO,
ULTRADMA-133/100/66/33 MASTER MODE EIDE CONTROLLER,
SIX PORT USB 2.0 CONTROLLER, KEYBOARD / MOUSE CONTROLLER,
RTC, LPC, SMBUS, SERIAL IRQ, PLUG AND PLAY, ACPI,
AND PC2001 COMPLIANT ENHANCED POWER MANAGEMENT

PRODUCT FEATURES

• Inter-operable with VIA Host-to-V-Link Host Controller

- Combine with KT400A North Bridge for a complete Athlon system
- Combine with CLE266 North Bridge for a complete VIA C3 / Pentium 3 system
- Combine with P4X400 North Bridge for a complete Pentium 4 system

• High Bandwidth 533 MB/s 8-bit V-Link Client Controller

- Supports 66 MHz V-Link Client interface with total bandwidth of 533 MB/sec
- V-Link operates in 2x, 4x, and 8x modes
- Full duplex commands with separate Strobe / Command
- Request / Data split transaction
- Configurable outstanding transaction queue for V-Link Client accesses
- Auto Client Retry to eliminate V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to eliminate data wait-state / throttle transfer latency; all V-Link transactions for both Host and Client have a consistent view of transaction data depth and buffer size to avoid data overflow.
- Highly efficient V-Link arbitration with minimum overhead; all V-Link transactions have predictable cycle length with known Command / Data duration
- Auto connect / reconnect capability and dynamic stop for minimum power consumption
- Parity checking to insure correct data transfers

Integrated Peripheral Controllers

- Integrated Fast Ethernet Controller with 1 / 10 / 100 Mbit capability
- Integrated USB 2.0 Controller with three root hubs and six function ports
- Dual channel UltraDMA-133 / 100 / 66 / 33 master mode EIDE controller
- AC-link interface for AC-97 audio codec and modem codec
- HSP modem support
- Integrated DirectSound compatible digital audio controller
- LPC interface for Low Pin Count interface to Super-I/O or ROM

• Integrated Legacy Functions

- Integrated Keyboard Controller with PS2 mouse support
- Integrated DS12885-style Real Time Clock with extended 256 byte CMOS RAM and Day/Month Alarm for ACPI
- Integrated DMA, timer, and interrupt controller
- Serial IRQ for docking and non-docking applications
- Fast reset and Gate A20 operation



• Concurrent PCI Bus Controller

- 33 MHz operation
- Supports up to six PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec (data sent to north bridge via high speed V-Link Interface)
- PCI master snoop ahead and snoop filtering
- Eight DW of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Four lines of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs

• Fast Ethernet Controller

- High performance PCI master interface with scatter / gather and bursting capability
- Standard MII interface to external PHYceiver
- 1 / 10 / 100 MHz full and half duplex operation
- Independent 2K byte FIFOs for receive and transmit
- Flexible dynamically loadable EEPROM algorithm
- Physical, Broadcast, and Multicast address filtering using hashing function
- Magic packet and wake-on-address filtering
- Software controllable power down

UltraDMA-133 / 100 / 66 / 33 Master Mode EIDE Controller

- Dual channel master mode hard disk controller supporting four Enhanced IDE devices
- Transfer rate up to 133MB/sec to cover PIO mode 4, multi-word DMA mode 2 drives, and UltraDMA-133 interface
- Increased reliability using UltraDMA-133/100/66 transfer protocols
- Thirty-two levels (doublewords) of prefetch and write buffers
- Dual DMA engine for concurrent dual channel operation
- Bus master programming interface for SFF-8038i rev.1.0 and Windows-95 compliant
- Full scatter gather capability
- Support ATAPI compliant devices including DVD devices
- Support PCI native and ATA compatibility modes
- Complete software driver support

Direct Sound Ready AC97 Digital Audio Controller

- AC-Link access to 4 CODECs (AC97 + AMC97 + MC97)
- Multichannel Audio
- Bus Master Scatter / Gather DMA
- Dedicated read and write channels supporting simultaneous stereo playback and record
- Dedicated read and write channels supporting simultaneous modem receive and transmit
- 1 stereo DirectSound channel with source / volume control / mixer
- 1 shared FM / SPDIF PCM read channel
- 1 dedicated channel supporting multi-channel audio
- 32-byte line-bufers for each SGD channel
- Programmable 8bit / 16bit mono / stereo PCM data format support
- AC97 2.1 compliant



• System Management Bus Interface

- Host interface for processor communications
- Slave interface for external SMBus masters

Universal Serial Bus Controller

- USB v2.0 and Enhanced Host Controller Interface (EHCI) v1.0 compatible
- USB v1.1 and Universal Host Controller Interface (UHCI) v1.1 compatible
- Eighteen level (doublewords) data FIFO with full scatter and gather capability
- Three root hubs and six function ports
- Integrated physical layer transceivers with optional over-current detection status on USB inputs
- Legacy keyboard and PS/2 mouse support

Sophisticated PC2001-Compatible Mobile Power Management

- Supports both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power management
- ACPI v2.0 Compliant
- APM v1.2 Compliant
- CPU clock throttling and clock stop control for complete ACPI C0 to C3 state support
- PCI bus clock run, Power Management Enable (PME) control, and PCI/CPU clock generator stop control
- Supports multiple system suspend types: power-on suspends with flexible CPU/PCI bus reset options, suspend to DRAM, and suspend to disk (soft-off), all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- One idle timer, one peripheral timer and one general purpose timer, plus 24/32-bit ACPI compliant timer
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
- System event monitoring with two event classes
- Primary and secondary interrupt differentiation for individual channels
- Dedicated input pins for power and sleep buttons, external modem ring indicator, and notebook lid open/close for system wake-up
- 32 general purpose input ports and 32 output ports
- Multiple internal and external SMI sources for flexible power management models
- Enhanced integrated real time clock (RTC) with date alarm, month alarm, and century field
- Thermal alarm on external temperature sensing circuit
- I/O pad leakage control

• Plug and Play Controller

- PCI interrupts steerable to any interrupt channel
- Steerable interrupts for integrated peripheral controllers: USB, floppy, serial, parallel, and audio
- Microsoft Windows XP[™], Windows NT[™], Windows 2000[™], Windows 98[™] and plug and play BIOS compliant

• Built-in NAND-tree pin scan test capability

- 0.22um, 2.5V, low power CMOS process
- Single chip 27 x 27 mm, 1.0 mm ball pitch, 487 pin BGA



OVERVIEW

The VT8235M Version CD South Bridge is a high integration, high performance, power-efficient, and high compatibility device that supports Intel and non-Intel based processor to V-Link bus bridge functionality to make a complete Microsoft PC2001-compliant PCI/LPC system. The VT8235M Version CD includes standard intelligent peripheral controllers:

- a) IEEE 802.3 compliant 10 / 100 Mbps PCI bus master Ethernet MAC with standard MII interface to external PHYceiver.
- b) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands. Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT8235M Version CD also supports the UltraDMA-133, 100, 66, and 33 standards to allow reliable data transfer at rates up to 133 MB/sec. The IDE controller is SFF-8038i v1.0 and Microsoft Windows-family compliant.
- c) Universal Serial Bus controller that is USB v2.0 / 1.1 and Universal HCI v2.0 / 1.1 compliant. The VT8235M Version CD includes three root hubs with six function ports with integrated physical layer transceivers. The USB controller allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support. The controller also implements legacy keyboard and mouse support so that legacy software can run transparently in a non-USB-aware operating system environment.
- d) Keyboard controller with PS2 mouse support.
- e) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI standard.
- f) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-based event handling, general purpose I/O, chip select and external SMI.
- g) Full System Management Bus (SMBus) interface.
- h) Integrated bus-mastering dual full-duplex direct-sound AC97-link-compatible sound system.
- i) Plug and Play controller that allows complete steerability of all PCI interrupts and internal interrupts / DMA channels to any interrupt channel. One additional steerable interrupt channel is provided to allow plug and play and reconfigurability of onboard peripherals for Windows family compliance.

The VT8235M Version CD also enhances the functionality of the standard ISA peripherals. The integrated interrupt controller supports both edge and level triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to standard ISA DMA modes. Compliant with the PCI-2.2 specification, the VT8235M Version CD supports delayed transactions and remote power management so that slower ISA peripherals do not block the traffic of the PCI bus. Special circuitry is built in to allow concurrent operation without causing dead lock even in a PCI-to-PCI bridge environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to the ISA bus to further enhance overall system performance.






Figure 1. PC System Configuration Using the VT8235M Version CD



PI	NOUTS										Figu	re 2. E	all Dia	agram	(Top V	/iew)										
Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GND	T RDY#	CBE 2#	AD17	GPIO 11	GPIO 12	AGP BZ#	MRX D3	MRX ERR	MTX D1	MTX CLK	EE CS#	EE DO	USB OC0#	USB GND	USB P4+	USB GND	USB P2+	USB GND	USB P0+	USB GND	VCC UPLL	USB VCC	USB VCC	USB VCC
В	GND	GND	DEV SEL#	FRM#	AD16	AD19	GPIO 9	GPIO 13	MD IO	MRX CLK	MTX D2	MTX ENA	M CRS	EE DI	USB OC1#	USB GND	USB P4–	USB GND	USB P2–	USB GND	USB P0-	USB GND	GND UPLL	USB VCC	USB VCC	USB VCC
C	SERR#	PERR#	STOP#	I RDY#	REQ 1#	AD18	GPIO 15	VGATE GPIO8	MD CK	MRX DV	MTX D3	MTX D0	M COL	EE CK	USB OC2#	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB REXT	USB VCC	USB VCC	USB VCC
D	CBE 1#	AD15	PAR	REQ 2#	GNT 1#	REQ 0#	GPIO 10	GPIO 14	MRX D2	MRX D1	MII VCC	MII VCC	MII VCC25	USB OC4#	VSUS USB	USB GND	USB P5-	USB GND	USB P3-	USB GND	USB P1-	VCC UPLL	USB CLK	USB VCC	VAD 8	V PAR
E	AD11	AD13	AD14	GNT 2#	VCC 33	GNT 0#	RAM VCC	RAM GND	GND	MRX D0	MII VCC	MII VCC	MII VCC25	USB OC5#	USB OC3#	GND	USB P5+	USB GND	USB P3+	USB GND	USB P1+	GND UPLL	GND	VAD 5	GND	VAD 4
F	AD10	AD9	AD12	CBE 0#	VCC 33	GND	VCC 33	VCC 33	VCC	VCC	GND	VCC 33	VCC 33	VCC	VCC	VCC 33	VCC 33	USB GND	USB GND	USB GND	USB GND	VCC VK	VAD 9	VBE 0#	VAD 0	VAD 1
G	AD7	AD6	AD4	AD8	GND	G6	7	8	9	10	11	12	13	14	15	16	17	18	19	G20	VCC VK	VAD 11	VAD 10	VAD 13	DN STB	DN STB#
Н	AD5	AD2	AD0	REQ 3#	VCC	Н	GPIO	Pins			LAN	Pins					USB	Pins		Н	VCC VK	VAD 12	GND	UP STB	GND	UP STB#
J	AD3	AD1	AD21	GNT 3#	vcc	J			<u>1</u>	!			П			!	1		<u>l</u>	J	VCC	VAD 14	VL VREF	DN CMD	VAD 3	VAD 2
K	AD20	AD22	AD23	GND	vcc	K					K11	12	13	14	15	K16			V-Link	K	VCC	VAD 15	VL COMP	VAD 6	UP CMD	VAD 7
L	CBE 3#	AD24	AD25	REQ 4#	VCC 33	L	PCI	Pins		L10	GND	GND	GND	GND	GND	GND	L17		Pins	L	VCC VK	VCC VK	GND	V CLK	GND	VBE 1#
М	AD27	AD26	AD28	GNT 4#	VCC 33	M			<u>I</u> I	M	GND	GND	GND	GND	GND	GND	M			M	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
N	AD29	AD31	AD30	REQ5# GPI7	GND	N				N	GND	GND	GND	GND	GND	GND	N			N	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
P	INT A#	INT B#	INT C#	GNT5# GPO7	VCC 33	P				P	GND	GND	GND	GND	GND	GND	P			P	VCC 33	PLL VCC	PLL GND	VRD SLP	VID SEL	DP SLP#
R	INT D#	PCI RST#	AC RST#	GND	VCC 33	R				R	GND	GND	GND	GND	GND	GND	R		CPU	R	VCC 33	PCI CLK	NMI	GHI#	INIT#	STP CLK#
Т	AC SYNC	AC SDI0	AC BTCK	VSUS 25	VCC	Т	AC97	Pins		T10	GND	GND	GND	GND	GND	GND	T17		Pins	Т	VCC	APIC D0	INTR	SMI#	A20M#	IGN NE#
U	AC SDO	AC SDI2	AC SDI1	VSUS 25	VCC	U			<u>11</u>		U11	12	13	14	15	U16		ļ		U	VCC	VCC	APIC CLK	TPO	SLP#	FERR#
v	AC SDI3	KB DT	KB CK	GND	VCC	\mathbf{v}	KB/MS	Pins	Ī										Pri	v	GND	GND	APIC D1	PD CS1#	PD A1	PD A2
w	MS DT	MS CK	PME#	BAT LOW#	VCC 33	w	PM	Pins	<u> </u> 										IDE	w	GND	PD VREF	PD COMP	PD CS3#	GND	PD DAK#
Y	CPU MISS	RING#	SUS ST#	THRM#	VCC 33	Y	LPC	Pins			X-Bus	Pins	Ī		Sec	IDE	Pins		Pins	Y	VCC 33	PD DRO	PD A0	PD IOR#	PD IOW#	PD RDY
AA	EXT SMI#	SUS A#	GPO 0	VSUS 33	GND	AA6	7	8	9	10	11	12	13	14	15	16	17	18	19	AA20	VCC 33	PD D15	GND	PD D0	PD D1	PD D14
	SUS CLK	SMB ALRT#	SMB CK1	VSUS	GND	VCC	VCC	VCC	VCC	VCC	VCC 33	GND	GND	VCC 33	VCC 33	VCC	VCC	GND	GND	VCC 33	VCC 33	GND	PD	PD D2	GND	PD
AB	CLK LID#	SMB DT1	GPI	VSUS 33	VSUS 33	GPIO	CPU	GND	GND	IOR#	SA19	OSC	XD 1	XD 0	SD	GND	GND	VCC 33	VCC 33	GND	SD	SDA1	D12 SDCS1#	PD	PD	D13 PD
AD	SMB	PWR BTN#	I IN TRUD#	RTC X1	RSM RST#	E GPIO D	STP# L REQ#	L AD2	IOW#	IO RDY	strap SA18	SOE#	XD 7	XD	SD	SDD1	SD	SDD5	SDD9	SDD10	SDD13	strap SD	strap SDCS3#	D4 PD	DI1 PD D5	D3 PD
AD AE	SMB CK2	BTN# PWR OK#	GPI	V	GPIO	GPIO	L	L	SPKR	RDY SER IRQ	strap SA17	strap MEM	XD	4 XD	SD SD	SA01 GND	SDD4 SA04	SA05 SDD7 SA07	SA09 GND	SA10 SDD12	SA13 SDD15 SA15	GND	strap SDA0	IRQ 14	GND	D10 PD
	SUS C#	SUS B#	RTC X2	BAT PWR	PCK RUN#	C PCI	FRM#	AD1	strap TEST	MEM	strap SA16	R# ROMCS	6 XD	XD	DRQ SDD0	SDD2	SDD3	SDD6	SDD8	SA12 SDD11	SDD14	SD	strap SDA2	IRQ 15	PD	D6 PD
AF	C#	В#	X2	GD	RUN#	STP#	AD3	AD0	IESI	W#	strap	#/strap	5	2	SA00	SA02	SA03	SA06	SA08	SA11	SA14	IOR#	strap	15	D7	D8



Table 1. Pin List (Numerical Order)

Add 10	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
ADD	A01	P	GND	C24	P	USBVCC	H01	Ю	AD05	U24	О	TPO	AD04	I	RTCX1
Add	A02			C25	P			-			OD				
Most Do ADD Do Do ADD Do Do															GPIOD / GPIO30
Age 10 GPOOL NTES PCGNT DOS 10 PAR 123 P GND VOS 10 KSECK ADDO 10 IONDY ASS 11 GAPPES GAPP ADDO 11 IONDY ASS 11 GAPPES GAPP ADDO 10 IONDY ASS 12 GAPPES ADDO ADDO 10 IONDY ASS 12 GAPPES ADDO ADDO 10 IONDY ASS ASS															
ADD															
A68 1 AGPEZ# (GPI6 DOS DOS 1 REQUE H25 P (SVD V22 P (SVD ADLI O SAIS)* (AND 1 MRXDRS DOS 1 REQUE H25 O LIDETER V23 O APICIT ADLI O SAIS)* (AND 1 MRXDRS DOS D															
A00													AD10	10	SA18 / O18 / stran
AD MEXERR															
A11 O MTXCLK D08 I O O O O O ADDI V25 O PDAZ ADDI O XDA ADDI O ADDI ADDI								~							
A13 O ESCS# D10 1 MRXD2							J02	Ю	AD01				AD14	Ю	XD4
A14 1 EEDO															
A15 1 USBCOLOP															
A17 IO USBP4+ D14 I USBCG4# D25 IO VADD3							-								
A18 P USBCND															
A19 O USBP2-															
Ay2 P USBCND															
A22 P USBGND							K01			W24					
A22 P USBGND															SDCS3# / strap
A23 P VCCUPIL D20 P USBCND K22 IO VAD15 YO 1 RING# (GPIS AD26 IO PDD10 A24 P VSBVCC D21 O USBP1-K23 I V1COMP YO3 O SUSSET (GROS AE01 IO SMBCX A25 P USBVCC D22 P VCCUPIL K24 IO VAD06 YO4 I THRM# (GPIS AE02 O PWKOK AE03 IO PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE02 O PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE02 O PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE03 O PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE03 IO PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE03 IO PWKOK AE03 IO WAD06 YO4 I THRM# (GPIS AE03 IO PWKOK AE03 IO AE03															
A24 P USBVCC															
A25 P USBVCC								_							
ABO P USBVCC															
B01 P GND															
B08 10 DEVSEL# D26 10 VPAR															
B05 IO DRAME#															GPIOA / GPIO24
B06 IO AD16		-													
B06 10 AD19 E03 10 AD14 L23 P GND AA02 O SUSA#/GPO1 AE09 O SPER, RND B07 10 GPO9 / PCREQB E04 O GNTZ# L24 I VCLK AA03 DOI GPO0 GAB O SPER, RND AB09 O MD10 E07 P RAMVCC L26 D VBEI# AA22 IO PDD15 AE12 IO MEMR# AB09 O MD10 MEM AB09 O AB13 O AD10 AE13 O AD10 AE13													AE07		
B08 10 GPIO9 / PCREOB E04 O GNT2# L24 I VCLK AA03 OD GPOO AE10 O SA17/OI								_						10	LADI SDVD / strop
B08 IO GPIO13/INTF#/PCGNTB E06 O GNTO# L25 P GND AA04 P VSUS33 AE11 IO SA17/OLD															
B00 I MDIO													AE11	Ю	SA17 / O17 / strap
Bil O MTXD2	B09	Ю	MDIO	E07	P		L26			AA22		PDD15	AE12	Ю	MEMR#
B13 I MCRS															
Bil 0 Ced EeD														IO	XD3
Bi15 1 USBOC1# E13 P MIIVCC NO1 IO AD29 AB01 O SUSCLK/GP04 AE17 IO SDD04/S															
B16 P USBCCD															
B17 IO USBPA															
B19 D USBCND	B16			E14	I		N03	Ю			Ю				
B19 IO USBP2-								_							
B20															
B21 IO USBPO-															
B23 P USBGND															
B24 P USBVCC					P		P22			AB26					
B25 P USBVCC															
R26 P USBVCC															
CO1															
C02 IO PERR#															
C03 IO STOP#								ó	PCIRST#						
COS	C03	Ю	STOP#	F01	Ю	AD10		О	ACRST#	AC07	О	CPUSTP# / GPO5	AF06	О	PCISTP# / GPO6
C06	C04	Ю	IRDY#										AF07	Ю	LAD3
C07															
C08															
C09 O MDCK															SA16 / O16 / strap
C10															ROMCS#/KBCS#/
C12 O MTXD0	C10	I	MRXDV	F21	P	USBGND	T01	О	ACSYNC	AC14	Ю	XD0	AF13	Ю	XD5
C13															
C14 O EECK															
C15															
C16 P USBGND G02 IO AD06 T24 OD SMI# AC22 O SDA1 / strap AF19 IO SDD08 / SCA1 / Strap AF20 IO SDD11 / SCA1 / SCA1 / STRAP AF20 IO SDD11 / SCA1 / SCA1 / SCA1 / SCA1 / SCA1 / STRAP AF20 IO SDD11 / SCA1															
C17 P USBGND G03 IO AD04 T25 OD A20M# AC23 O SDCS1#/strap AF20 IO SDD11/5															SDD00 / SA00 SDD08 / SA08
C19 P USBGND G22 IO VAD11 U01 O ACSDOUT AC25 IO PDD11 AF22 O SDIOR# C20 P USBGND G23 IO VAD10 U02 I ACSDI2/IO20/PCS0# AC26 IO PDD03 AF23 O SDA2/stu C21 P USBGND G24 IO VAD13 U03 I ACSDIN1 AD01 IO SMBDT2/GPIO26 AF24 I IRQ15 C22 P USBGND G25 I DNSTB U04 P VSUS25 AD02 I PWRBTN# AF25 IO PDD07					Ю	AD04	T25	OD	A20M#	AC23	О	SDCS1#/strap		Ю	SDD11 / SA11
C20 P USBGND G23 IO VAD10 U02 I ACSDI2/IO20/PCS0# AC26 IO PDD03 AF23 O SDA2/stu C21 P USBGND G24 IO VAD13 U03 I ACSDIN1 AD01 IO SMBDT2/GPIO26 AF24 I IRQ15 C22 P USBGND G25 I DNSTB U04 P VSUS25 AD02 I PWRBTN# AF25 IO PDD07															SDD14 / SA14
C21 P USBGND G24 IO VAD13 U03 I ACSDIN1 AD01 IO SMBDT2 / GPIO26 AF24 I IRQ15 C22 P USBGND G25 I DNSTB U04 P VSUS25 AD02 I PWRBTN# AF25 IO PDD07															
C22 P USBGND G25 I DNSTB U04 P VSUS25 AD02 I PWRBTN# AF25 IO PDD07															
C23 AI USBREXT G26 I DNSTB# U23 I APICCLK AD03 I INTRUD# / GPI16 AF26 IO PDD08	C23			G26			U23	Ī	APICCLK	AD03					

GND pins (28 pins): F6,11, G5, L11-16, M11-16, N5,11-16, P11-16, R11-16, V21, W21, AA5, AB5,12-13,18-19 VCC pins (19 pins): F9-10,14-15, H5, J5,21, K5,21, T5,21, U5,21-22, V5, AB8-9,16-17 VCCVK pins (17 pins): F5,7-8,12-13,16-17, L5, M5, P5,21, R5,21, W5, Y5,21, AA21, AB6-7,10-11,14-15,20-21 VCCVK pins (17 pins): F22, G21, H21, L21-22, M21-26, N21-26



Table 2. Pin List (Alphabetical Order)

T03 R03 T02		A20M#		_							Pin Name	Pin #		Pin Name
R03 T02	T		K04	P	GND	E13	P	MIIVCC25	AC11	Ю	SA19 / O19 / strap	F19	P	USBGND
T02	1	ACBITCLK	L23	P	GND	B10	I	MRXCLK	AE23		SDA0 / strap	F20	P	USBGND
		ACRST#	L25	P	GND	E10	I	MRXD0	AC22			F21	P	USBGND
		ACSDIN0	R04	P	GND	D10	I	MRXD1	AF23		SDA2 / strap	A15	I	USBOC0#
		ACSDIN1	V04 V22	P P	GND	D09	I	MRXD2			SDCOMP	B15	I	USBOC1#
		ACSDI2 /IO20/PCS0# ACSDI3 /IO21/PCS1# /SLPB#	W25	P	GND GND	A09 C10	I	MRXD3 MRXDV			SDCS1# / strap SDCS3# / strap	C15 E15	I	USBOC2# USBOC3#
		ACSDOUT	AA23	P	GND	A10	I	MRXERR			SDD00 / SA00	D14	I	USBOC4#
		ACSYNC	AB22	P	GND	W02		MSCK / IRQ1			SDD00 / SA01	E14	İ	USBOC5#
H03 I		AD00	AB25	P	GND	W01		MSDT / IRQ12			SDD02 / SA02	B21	Ю	USBP0-
		AD01	AC08	P	GND	A12	I	MTXCLK	AF17		SDD03 / SA03	A21		USBP0+
		AD02	AC09	P	GND	C12	O	MTXD0	AE17			D21		USBP1-
		AD03 AD04	AC16	P	GND	All		MTXD1 MTXD2			SDD05 / SA05	E21 B19		USBP1+ USBP2-
		AD05	AC17 AC20	P P	GND GND	B11 C11		MTXD3	AF18		SDD06 / SA06 SDD07 / SA07	A19		USBP2+
		AD06	AE16	P	GND	B12		MTXENA	AF19		SDD07 / SA08	D19		USBP3-
		AD07	AE19	P	GND	W22		NC			SDD09 / SA09	E19		USBP3+
G04 1	Ю	AD08	AE22	P	GND	AD17	_	NC			SDD10 / SA10	B17		USBP4-
		AD09	AE25	P	GND	R23	OD	NMI			SDD11 / SA11	A17		USBP4+
		AD10	B23	P	GNDUPLL	AC12	I	OSC	AE20		SDD12 / SA12	D17		USBP5-
		AD11	E22	P	GNDUPLL CNITO#	D03		PAR DCK DLIN#			SDD13 / SA13	E17		USBP5+
		AD12 AD13	E06 D05	0	GNT0# GNT1#	AF05 R22	I	PCKRUN# PCICLK	AF21 AE21		SDD14 / SA14 SDD15 / SA15	C23 A24	Al P	USBREXT USBVCC
		AD13 AD14	E04	ŏ	GNT1# GNT2#	R02		PCIRST#	AD22		SDD13 / SA13	A24 A25	P	USBVCC
		AD15	J04	ŏ	GNT3#	AF06		PCISTP# / GPO6	AE15			A26	P	USBVCC
B05 I	Ю	AD16	M04	O	GNT4#	Y23	0	PDA0	AF22	О	SDIOR#	B24	P	USBVCC
		AD17	P04	O	GNT5# / GPO7	V25	O	PDA1	AC21		SDIOW#	B25	P	USBVCC
		AD18	AE03	I	GPI0	V26	0	PDA2	AD15		SDRDY	B26	P	USBVCC
		AD19 AD20	AC03	I	GPIO / PCREOR	W23	I	PDCOMP	AE10		SERIRQ	C24	P	USBVCC
		AD20 AD21	B07 D07		GPIO9 / PCREQB GPIO10	V24 W24		PDCS1# PDCS3#	C01		SERR# SLP#	C25 C26	P P	USBVCC USBVCC
		AD22	A06	IO	GPIO11	AA24		PDD00	AB02		SMBALRT#	D24	P	USBVCC
K03 1	Ю	AD23	A07		GPIO12/INTE#/PCGA			PDD01			SMBCK1	F25	Ю	VAD00
		AD24	B08	Ю	GPIO13/INTF#/PCGB	AB24	Ю	PDD02	AE01		SMBCK2 / GPIO27	F26	Ю	VAD01
		AD25	D08			AC26	IO	PDD03			SMBDT1	J26	Ю	VAD02
		AD26	C07					PDD04	AD01		SMBDT2 / GPIO26		IO	VAD03
		AD27 AD28	AE05 AE06					PDD05 PDD06	T24 AD12		SMI# SOE# / strap	E26 E24	IO IO	VAD04 VAD05
		AD29				AF25		PDD00	AE09		SPKR / strap	K24	IO	VAD05 VAD06
		AD30			GPIOE / GPIO31			PDD08	C03		STOP#	K26		VAD07
		AD31	AA03					PDD09	R26		STPCLK#	D25		VAD08
2100		AGPBZ# / GPI6	T26	OD	IGNNE#			PDD10	AA02	О	SUSA# / GPO1	F23	Ю	VAD09
		APICCLK			INIT#			PDD11	AF02		SUSB# / GPO2	G23	IO	VAD10
		APICD1	P01		INTA#			PDD12	AF01		SUSC#	G22	IO	VAD11
		APICD1 BATLOW# / GPI5	P02 P03		INTB# INTC#			PDD13 PDD14	AB01 Y03		SUSCLK / GPO4 SUSST1# / GPO3	H22 G24	IO IO	VAD12 VAD13
		CBE0#	R01		INTD#	AA22		PDD14 PDD15	AF09		TEST	J22		VAD13 VAD14
		CBE1#			INTR	W26	0	PDDACK#	Y04	I	THRM# / GPI18	K22		VAD15
A04 I	Ю	CBE2#	AD03		INTRUD# / GPI16	Y22	I	PDDRQ	U24	О	TPO	AE04	P	
		CBE3#	AC10		IOR#	Y24		PDIOR#	A03		TRDY#	F24	Ю	VBE0#
		CPUMISS / GPI17	AD10		IORDY / GPI19	Y25	O	PDIOW#	K25		UPCMD	L26	Ю	VBE1#
		CPUSTP# / GPO5	AD09			Y26	I	PDRDY DEDD#	H24		UPSTB	A23	P	VCCUPLL
		DEVSEL# DNCMD	C04 AE24		IRDY# IRO14	C02 P23		PERR# PLLGND	H26 D23		UPSTB# USBCLK	D22 L24	P I	VCCUPLL VCLK
		DNSTB	AF24		IRQ15	P23		PLLVCC	A16		USBGND	C08		VGATE/GPIO8/PCRA
		DNSTB#						PME#	A18		USBGND	P25	OD	VIDSEL / GIO28
P26 C	OD	DPSLP# / GPIO23	V02	Ю	KBDT / KBRC	AD02		PWRBTN#	A20		USBGND	K23	I	VLCOMP
		EECK			LAD0	AF04	I	PWRGD	A22		USBGND	J23	P	VLVREF
		EECS#	AE08			AE02	0		B16	P	USBGND	D26		VPAR
		EEDI EEDO	AD08			E08	P P	RAMGND	B18		USBGND	P24		VRDPSLP/GPIO29
		EXTSMI# / GPI2	AF07 AE07		LAD3 LFRM#	E07 D06	I	RAMVCC REQ0#	B20 B22	P P	USBGND USBGND	T04 U04	P P	VSUS25 VSUS25
		FERR#	AC01		LID# / GPI4	C05	I	REO1#	C16		USBGND	AA04	P	VSUS33
		FRAME#	AD07		LREQ#	D04	I	REQ2#	C17			AB04	P	VSUS33
R24 C	OD	GHI# / GPIO22	C13		MCOL	H04	I	REO3#	C18		USBGND	AC04	P	VSUS33
		GND	B13	I	MCRS	L04	I	REQ4#	C19		USBGND	AC05		VSUS33
		GND	C09		MDCK	N04	I	REO5# / GPI7	C20		USBGND	D15		VSUSUSB
II - I		GND CND			MDIO MEMP#	Y02	I	RING# / GPI3	C21	P	USBGND	AC14		
		GND GND			MEMR# MEMW#	AF12 AD05	O	ROMCS#/KBCS#/str RSMRST#	C22 D16		USBGND USBGND	AC13 AF14		
		GND	D11	P	MIIVCC	AD03		RTCX1	D18			AE14		
		GND	D12	P	MIIVCC	AF03		RTCX2	D20		USBGND	AD14		
E25	P	GND	E11	P	MIIVCC	AF11		SA16 / O16 / strap	E18		USBGND	AF13	Ю	XD5
		GND	E12		MIIVCC	AE11	Ю	SA17 / O17 / strap	E20	P	USBGND	AE13	Ю	XD6
H25	P	(28 pins): F6 11 C5 I 11 1	D13		MIIVCC25	AD11		SA18 / O18 / strap	F18		USBGND	AD13	Ю	XD7

CSND pins (28 pins): F6,11, G5, L11-16, M11-16, N5,11-16, P11-16, R11-16, V21, W21, AA5, AB5,1 VCC pins (19 pins): F9-10,14-15, H5, J5,21, K5,21, T5,21, U5,21-22, V5, AB8-9,16-17 VCC33 pins (25 pins): F5,7-8,12-13,16-17, L5, M5, P5,21, R5,21, W5, Y5,21, AA21, AB6-7,10-11,14-15,20-21 VCCVK pins (17 pins): F22, G21, H21, L21-22, M21-26, N21-26 (28 pins): F6,11, G5, L11-16, M11-16, N5,11-16, P11-16, R11-16, T11-16, V21, W21, AA5, AB5,12-13,18-19



PIN DESCRIPTIONS

V-Link Pin Descriptions

			V-Link Interface
Signal Name	Pin #	I/O	Signal Description
VAD[15:0]	K22, J22, G24, H22, G22, G23, F23, D25, K26, K24, E24, E26, J25, J26, F26, F25	Ю	Address / Data Bus. Bits 0-7 are implemented and bits 8-15 are reserved for future use. VAD[7:0] are used to send strap information to the chipset north bridge. At power up VAD7 reflects the state of a strap on SDCS3#, VAD[6:4] reflect the state of straps on pins SDA[2:0] and VAD[3:0] reflect the state of straps on pins SA[19:16]. The specific interpretation of these straps is north bridge chip design dependent.
VPAR	D26	Ю	Parity. If the VPAR function is implemented in a compatible manner on the north bridge, this pin should be connected to the north bridge VPAR pin (P4X333, P4X400, P4X800, KT400). If VPAR is not implemented in the north bridge chip or is incompatible with the 8235 (4x V-Link north bridges) connect this pin to an 8.2K pullup to 2.5V (Pro266, Pro266T, KT266, KT266A, KT333, P4X266, PN266, KN266, KM266, P4M266, P4N266). See app note AN222 for details.
VBE[1:0]#	L26, F24	Ю	Byte Enables. VBE0# is used with VAD[7-0] and VBE1# is used with VAD[15-8] (VBE1# and VAD[15-8] are reserved for future use).
VCLK	L24	I	V-Link Clock.
UPCMD	K25	О	Command from Client-to-Host.
DNCMD	J24	I	Command from Host-to-Client.
UPSTB	H24	О	Strobe from Client-to-Host.
UPSTB#	H26	О	Complement Strobe from Client-to-Host.
DNSTB	G25	I	Strobe from Host-to-Client.
DNSTB#	G26	I	Complement Strobe from Host-to-Client.
VLCOMP	K23	ΑI	V-Link Compensation.



CPU, APIC and CPU Control Pin Descriptions

	CPU Interface										
Signal Name	Pin #	I/O	Signal Description								
A20M#	T25	OD	A20 Mask. Connect to A20 mask input of the CPU to control address bit-20 generation. Logical combination of the A20GATE input (from internal or external keyboard controller) and Port 92 bit-1 (Fast A20).								
FERR#	U26	Ι	Numerical Coprocessor Error. This signal is tied to the coprocessor error signal on the CPU. Internally generates interrupt 13 if active. Output voltage swing is programmable tot 1.5V or 2.5V by Device 17 Function 0 Rx67[2].								
IGNNE#	T26	OD									
INIT#	R25	OD	Initialization. The VT8235M Version CD asserts INIT# if it detects a shut-down special cycle on the PCI bus or if a soft reset is initiated by the register								
INTR	T23	OD	, e								
NMI	R23	OD	1 1 2								
SLP#	U25	OD	Sleep. Used to put the CPU to sleep.								
SMI#	T24	OD									
STPCLK#	R26	OD	Stop Clock. STPCLK# is asserted by the VT8235M Version CD to the CPU to throttle the processor clock.								

Note: Connect each of the above signals to 150 Ω pullup resistors to VCC_CMOS (see Design Guide).

	Advanced Programmable Interrupt Controller (APIC) Interface											
Signal Name	Pin #	I/O	Signal Description									
APICD1	V23	О	Internal APIC Data 1. Function 0 Rx58[6] = 1									
APICD0	T22	О	Internal APIC Data 0. Function 0 Rx58[6] = 1									
APICCLK	U23	I	APIC Clock.									

			CPU Speed Control Interface
Signal Name	Pin #	I/O	Signal Description
VGATE / GP18 / GPO8 / PCREQA	C8	I	Voltage Gate. Signal from the CPU voltage regulator. High indicates the voltage regulator output is stable. This pin performs the VGATE function if Device 17 Function $0 \text{ Rx}53[7] = 0$, $E5[4] = 1$ and $E4[3] = 0$.
VIDSEL / GPI2 / GPO2	P25	OD	Voltage Regulator ID Select. Connected to the CPU voltage regulator. Low selects the voltage ID from the CPU; high selects a different fixed voltage ID (the lower voltage used for CPU deep sleep mode). This pin performs the VIDSEL function if Func 0 RxE5[3] = 0.
VRDSLP/ GPI29 / GPO29	P24	OD	Voltage Regulator Deep Sleep. Connected to the CPU voltage regulator. High selects the proper voltage for deep sleep mode. This pin performs the VRDPSLP function if Function 0 RxE5[3] = 0.
GHI# / <u>GPI22</u> / GPO22	R24	OD	CPU Speed Select. Connected to the CPU voltage regulator, used to select high speed (L) or low speed (H). This pin performs the GHI# function if Function 0 RxE5[3] = 0.
DPSLP# / <u>GPI23</u> / GPO23	P26	OD	CPU Deep Sleep. This pin performs the DPSLP# function if Device 17 Function 0 RxE5[3]=0.
<u>CPUMISS</u> / GPI17	Y1	I	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.
AGPBZ# / GPI6	A8	I	AGP Busy. Low indicates that an AGP master cycle is in progress (CPU speed transitions will be postponed if this input is asserted low). Connected to the AGP Bus AGPBZ# pin.



			PCI Bus Interface
Signal Name	Pin #	I/O	Signal Description
AD[31:0]	(see pin	Ю	Address / Data Bus. Multiplexed address and data. The address is driven with FRAME#
CDEIA ALII	list)	10	assertion and data is driven or received in following cycles.
CBE[3:0]#	L1, A4,	IO	Command / Byte Enable. The command is driven with FRAME# assertion. Byte
DEVSEL#	D1, F4 B3	Ю	enables corresponding to supplied or requested data are driven on following clocks. Device Select. The VT8235M Version CD asserts this signal to claim PCI transactions
DE V SEL#	D 3	10	through positive or subtractive decoding. As an input, DEVSEL# indicates the response
			to a VT8235M Version CD-initiated transaction and is also sampled when decoding
			whether to subtractively decode the cycle.
FRAME#	B4	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that
			one more data transfer is desired by the cycle initiator.
IRDY#	C4	IO	Initiator Ready. Asserted when the initiator is ready for data transfer.
TRDY#	A3 C3	IO	Target Ready. Asserted when the target is ready for data transfer.
STOP# SERR#	C3	IO I	Stop. Asserted by the target to request the master to stop the current transaction. System Error. SERR# can be pulsed active by any PCI device that detects a system error
SEIXIX#		1	condition. Upon sampling SERR# active, the VT8235M Version CD can be programmed
			to generate an NMI to the CPU.
PAR	D3	Ю	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
INTA#	P1,	I	PCI Interrupt Request. The INTA# through INTD# pins are typically connected to the
INTB#	P2,		PCI bus INTA#-INTD# pins per the table below. INTE-H# are enabled by setting Device
INTC#	P3,		17, Function $0 \text{ Rx5B}[1] = 1$. BIOS settings must match the physical connection method.
INTD#	R1		<u>INTA# INTB# INTC# INTD#</u>
INTE#/GPI12,			PCI Slot 1 INTA# INTB# INTC# INTD#
/ GPO12,	A 7		PCI Slot 2 INTB# INTC# INTD# INTE#
/ PCGNTA,	A7,		PCI Slot 3 INTC# INTD# INTE# INTF#
INTF# / <u>GPI13,</u> / GPO13,			PCI Slot 4 INTD# INTE# INTF# INTG# PCI Slot 5 INTE# INTF# INTG# INTH#
/ PCGNTB,	В8,		PCI Slot 6 INTF# INTG# INTH# INTA#
INTG#/ <u>GPI14</u> ,	Во,		Terbloto many many many
/ GPO1 4,	D8,		
INTH#/ GPI15,			
/ GPO15	C7		
REQ5 # / <u>GPI7</u> ,	N4	I	PCI Request. These signals connect to the VT8235M Version CD from each PCI slot (or
REQ4#,	L4		each PCI master) to request the PCI bus. To use pin N4 as REQ5#, Function 0 RxE4 must
REQ3#,	H4		be set to 1 otherwise this pin will function as General Purpose Input 7.
REQ2#,	D4		
REQ1#, REQ0#	C5 D6		
GNT5# / GPO7,	P4	О	PCI Grant. These signals are driven by the VT8235M Version CD to grant PCI access to
GNT4#,	M4		a specific PCI master. To use pin P4 as GNT5#, Function 0 RxE4 must be set to 1
GNT3#,	J4		otherwise this pin will function as General Purpose Output 7.
GNT2#,	E4		
GNT1#,	D5		
GNT0#	E6		
PCIRST#	R2	O	PCI Reset. This signal is used to reset devices attached to the PCI bus.
PCICLK	R22	I	PCI Clock. This signal provides timing for all transactions on the PCI Bus.
PCKRUN#	AF5	IO	PCI Bus Clock Run. This signal indicates whether the PCI clock is or will be stopped
			(high) or running (low). The VT8235M Version CD drives this signal low when the PCI
			clock is running (default on reset) and releases it when it stops the PCI clock. External devices may assert this signal low to request that the PCI clock be restarted or prevent it
			from stopping. Connect this pin to ground using a 100 Ω resistor if the function is not
			used. Refer to the "PCI Mobile Design Guide" and an applicable VIA North Bridge
			Design Guide (e.g., KT400, CLE266, or P4X400) for more details.



MII, Serial EEPROM, LPC and DMA Pin Descriptions

	LAN Controller - Media Independent Interface (MII)						
Signal Name	Pin #	I/O	PU	Signal Description			
MCOL	C13	I	<u>PD</u>	MII Collision Detect. From the external PHY.			
MCRS	B13	I	<u>PD</u>	MII Carrier Sense. Asserted by the external PHY when the media is active.			
MDCK	С9	О	<u>PD</u>	MII Management Data Clock. Sent to the external PHY as a timing reference for MDIO			
MDIO	В9	IO	<u>PD</u>	MII Management Data I/O. Read from the MDI bit or written to the MDO bit.			
MRXCLK	B10	I	<u>PD</u>	MII Receive Clock. 2.5 or 25 MHz clock recovered by the PHY.			
MRXD[3-0]	A9, D9, D10, E10	I	<u>PD</u>	MII Receive Data. Parallel receive data lines driven by the external PHY synchronous with MRXCLK.			
MRXDV	C10	I	PD	MII Receive Data Valid.			
MRXERR	A10	I	<u>PD</u>	MII Receive Error. Asserted by the PHY when it detects a data decoding error.			
MTXCLK	A12	I	<u>PD</u>	MII Transmit Clock. Always active 2.5 or 25 MHz clock supplied by the PHY.			
MTXD[3-0]	C11, B11, A11, C12	О	<u>PD</u>	MII Transmit Data. Parallel transmit data lines synchronized to MTXCLK.			
MTXENA	B12	О	<u>PD</u>	MII Transmit Enable. Signals that transmit is active from the MII			
				port to the PHY.			
MIIVCC	D11, D12, E11, E12	Power		MII Interface Power. 3.3V ±5%.			
MIIVCC25	D13, E13	Power		MII Suspend Power. $2.5V \pm 5\%$.			
RAMVCC	E7	Power		Power For Internal LAN RAM. 2.5V ±5%.			
RAMGND	E8	Power		Ground For Internal LAN RAM.			

Serial EEPROM Interface							
Signal Name	Pin #	I/O	PU	Signal Description			
EECS#	A13	О		Serial EEPROM Chip Select.			
EECK	C14	О		Serial EEPROM Clock.			
EEDO	A14	I		Serial EEPROM Data Output. Connect to EEPROM Data Out pin.			
EEDI	B14	О		Serial EEPROM Data Input. Connect to EEPROM Data In pin.			

These pins are disabled if the SDCS1# pin is strapped low to enable serial EEPROM connection via the MII interface.

	Low Pin Count (LPC) Interface								
Signal Name	Pin # I/O PU Signal Description								
LFRM#	AE7	О		LPC Frame.					
LREQ#	AD7	I		LPC DMA / Bus Master Request.					
LAD[3-0]	AF7, AD8, AE8, AF8	IO	PU	LPC Address / Data.					

Note: Connect the LPC interface LPCRST# (LPC Reset) signal to PCIRST#

PC / PCI DMA								
Signal Name	Pin #	I/O	PU	Signal Description				
PCREQA / GPI8 / GPO8 / VGATE	C8	I		PC / PCI Request A. Device 17 Function 0 Rx53[7] = 1				
PCREQB / <u>GPI9</u> / GPO9	В7	I		PC / PCI Request B. Device 17 Function 0 Rx53[7] = 1				
PCGNTA / <u>GPI12</u> / GPO12	A7	О		PC / PCI Grant A. Device 17 Function 0 Rx53[7] = 1				
PCGNTB / <u>GPI13</u> / GPO13	В8	O		PC / PCI Grant B. Device 17 Function $0 \text{ Rx}53[7] = 1$				



USB, SMB and Programmable Chip Select Pin Descriptions

Universal Serial Bus 2.0 Interface							
Signal Name	Pin #	I/O	Signal Description				
USBP0+	A21	IO	USB 2.0 Port 0 Data +				
USBP0-	B21	IO	USB 2.0 Port 0 Data –				
USBP1+	E21	IO	USB 2.0 Port 1 Data +				
USBP1-	D21	IO	USB 2.0 Port 1 Data –				
USBP2+	A19	IO	USB 2.0 Port 2 Data +				
USBP2-	B19	IO	USB 2.0 Port 2 Data –				
USBP3+	E19	IO	USB 2.0 Port 3 Data +				
USBP3-	D19	IO	USB 2.0 Port 3 Data –				
USBP4+	A17	IO	USB 2.0 Port 4 Data +				
USBP4-	B17	IO	USB 2.0 Port 4 Data –				
USBP5+	E17	IO	USB 2.0 Port 5 Data +				
USBP5-	D17	IO	USB 2.0 Port 5 Data –				
USBCLK	D23	I	USB 2.0 Clock. 48MHz clock input for the USB interface				
USBREXT	C23	AI	USB External Resistor.				
USBOC0#	A15	I	USB 2.0 Port 0 Over Current Detect. Port 0 is disabled if low.				
USBOC1#	B15	I	USB 2.0 Port 1 Over Current Detect. Port 1 is disabled if low.				
USBOC2#	C15	I	USB 2.0 Port 2 Over Current Detect. Port 2 is disabled if low.				
USBOC3#	E15	I	USB 2.0 Port 3 Over Current Detect. Port 3 is disabled if low.				
USBOC4#	D14	I	USB 2.0 Port 4 Over Current Detect. Port 4 is disabled if low.				
USBOC5#	E14	I	USB 2.0 Port 5 Over Current Detect. Port 5 is disabled if low.				
USBVCC	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Voltage. 3.3V				
USBGND	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Ground.				
VSUSUSB	D15	Power	USB 2.0 Suspend Power. $2.5V \pm 5\%$.				
VCCUPLL	A23, D22	Power	USB 2.0 PLL Analog Voltage. 2.5V ±5%.				
GNDUPLL	B23, E22	Power	USB 2.0 PLL Analog Ground.				

System Management Bus (SMB) Interface (I ² C Bus)							
Signal Name	Pin #	I/O	Signal Description				
SMBCK1	AB3	IO	SMB / I ² C Channel 1 Clock.				
SMBCK2 / GPI27 / GPO27	AE1	IO	SMB / I^2 C Channel 2 Clock. Rx95[2] = 0				
SMBDT1	AC2	IO	SMB / I ² C Channel 1 Data.				
SMBDT2 / GPI26 / GPO26	AD1	IO	SMB / I^2C Channel 2 Data. $Rx95[2] = 0$				
SMBALRT#	AB2	I	SMB Alert. (enabled by System Management Bus I/O space Rx08[3] =				
			1) When the chip is enabled to allow it, assertion generates an IRQ or				
			SMI interrupt or a power management resume event. Connect to a 10K				
			ohm pullup to VSUS33 if not used.				

Programmable Chip Selects							
Signal Name	Pin #	I/O	Signal Description				
PCS0# / GPIO20 / ACSDIN2	U2	О	Programmable Chip Select 0. RxE4[6]=1, E5[1]=1				
PCS1# / GPIO21 / ACSDIN3 / SLPBTN#	V1	О	Programmable Chip Select 1. RxE4[6]=1, E5[2]=1				



EIDE Interface Pin Descriptions

	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface							
Signal Name	Pin #	I/O	Signal Description					
PDRDY / PDDMARDY / PDSTROBE	Y26	I	EIDE Mode: Primary I/O Channel Ready. Device ready indicator UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Primary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers					
SDRDY / SDDMARDY / SDSTROBE	AD15	I	EIDE Mode: Secondary I/O Channel Ready. Device ready indicator UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Secondary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers					
PDIOR# / PHDMARDY / PHSTROBE	Y24	О	EIDE Mode: Primary Device I/O Read. Device read strobe UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control. The host may assert HDMARDY to pause input transfers Primary Host Strobe. Output data strobe (both edges). The host may stop HSTROBE to pause output data transfers					
SDIOR# / SHDMARDY / SHSTROBE	AF22	O	EIDE Mode: Secondary Device I/O Read. Device read strobe UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host may assert HDMARDY to pause input transfers Host Strobe B. Output strobe (both edges). The host may stop HSTROBE to pause output data transfers					
PDIOW# / PSTOP	Y25	O	EIDE Mode: Primary Device I/O Write. Device write strobe UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.					
SDIOW# / SSTOP	AC21	O	EIDE Mode: Secondary Device I/O Write. Device write strobe UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.					
PDDRQ	Y22	I	Primary Device DMA Request. Primary channel DMA request					
SDDRQ	AE15	I	Secondary Device DMA Request. Secondary channel DMA request					
PDDACK#	W26	О	Primary Device DMA Acknowledge. Primary channel DMA acknowledge					
SDDACK#	AD22	О	Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge					
IRQ14	AE24	I	Primary Channel Interrupt Request.					
IRQ15	AF24	I	Secondary Channel Interrupt Request.					



τ	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface (continued)						
Signal Name	Pin #	I/O	Signal Description				
PDCS1#	V24	О	Primary Master Chip Select. This signal corresponds to CS1FX# on the primary IDE connector.				
PDCS3#	W24	О	Primary Slave Chip Select. This signal corresponds to CS3FX# on the primary IDE connector.				
SDCS1#/strap	AC23	0	Secondary Master Chip Select. This signal corresponds to CS17X# on the secondary IDE connector. Strap low (resistor to ground) to enable serial EEPROM interface via the MII bus (this disables the EExx pins). This pin has an internal pullup to default to serial EEPROM interface via the EExx pins.				
SDCS3# / strap	AD23	О	Secondary Slave Chip Select. This signal corresponds to CS37X# on the secondary IDE connector. Strap information is communicated to the north bridge via VAD[7].				
PDA[2-0]	V26, V25, Y23	О	Primary Disk Address. PDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed.				
SDA[2-0] / strap	AF23, AC22, AE23	О	Secondary Disk Address. SDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed. Strap information is communicated to the north bridge via VAD[6:4].				
PDD[15-0]	(see pin list)	IO	Primary Disk Data.				
SDD[15-0] / SA[15-0]	(see pin list)	IO / IO	Secondary Disk Data.				
PDCOMP	W23	I	Primary Disk Compensation.				
SDCOMP	AC15	I	Secondary Disk Compensation.				

Serial IRQ and AC97 Pin Descriptions

Serial IRQ							
Signal Name	Pin #	I/O	Signal Description				
SERIRQ	AE10	I	Serial IRQ. This pin has an internal pull-up resistor.				

AC97 Audio / Modem Interface					
Signal Name		Pin #	I/O	Signal Description	
ACRST#		R3	О	AC97 Reset.	
ACBTCK		Т3	I	AC97 Bit Clock.	
ACSYNC		T1	О	AC97 Sync.	
ACSDO		U1	О	AC97 Serial Data Out.	
ACSDIN0	(VSUS33)†	T2	I	AC97 Serial Data In 0.	
ACSDIN1	(VSUS33)†	U3	I	AC97 Serial Data In 1.	
ACSDIN2 / GPIO20 / PCS	0#	U2	I	AC97 Serial Data In 2. RxE4[6]=0,E5[1]=0, PMIO Rx4C[20]=1	
ACSDIN3 / GPIO21 / PCS	1# / SLPBTN#	V1	I	AC97 Serial Data In 3. RxE4[6]=0,E5[2]=0, PMIO Rx4C[21]=1	

[†]The supply voltage for ACSDIN0-1 is VSUS33 so these inputs can support wake-up on modem ring.



Internal Keyboard Controller and Speaker Pin Descriptions

Internal Keyboard Controller							
Signal Name	Pin #	I/O	PU	Signal Description			
MSCK / IRQ1	W2	IO / I	PU	MultiFunction Pin (Internal mouse controller enabled by Rx51[1]) Rx51[2]=1 Mouse Clock. From internal mouse controller. Rx51[2]=0 Interrupt Request 1. Interrupt input 1.			
MSDT / IRQ12	W1	IO / I	PU	MultiFunction Pin (Internal mouse controller enabled by Rx51[1]) Rx51[2]=1 Mouse Data. From internal mouse controller. Rx51[2]=0 Interrupt Request 12. Interrupt input 12.			
KBCK / KA20G	V3	IO / I	PU	MultiFunction Pin (Internal keyboard controller enabled by Rx51[0]) Rx51[0]=1 Keyboard Clock. From internal keyboard controller Rx51[0]=0 Gate A20. Input from external keyboard controller.			
KBDT / KBRC	V2	IO / I	PU	MultiFunction Pin (Internal keyboard controller enabled by Rx51[0]) Rx51[0]=1 Keyboard Data. From internal keyboard controller. Rx51[0]=0 Keyboard Reset. From external keyboard controller (KBC) for CPURST# generation			
KBCS# / ROMCS# / strap	AF12	O/O		Keyboard Chip Select (Rx51[0]=0). To external keyboard controller chip. Strap high to enable LPC ROM:			

Note: KBCK, KBDT, MSCK, and MSDT are powered by the VSUS33 suspend voltage plane.

ISA Subset / Parallel BIOS ROM Interface						
Signal Name	Pin #	I/O	PU	Signal Description		
ROMCS# / KBCS# / strap	AF12	О		ROM Chip Select (Rx51[0]=1). Chip Select to the BIOS ROM. Strap high to enable LPC ROM.		
SPKR / strap	AE9	О		Speaker. Strap low to enable (high to disable) CPU frequency strapping.		
MEMR#	AE12	О		Memory Read.		
MEMW#	AF10	О		Memory Write.		
IOR#	AC10	О		I/O Read.		
IOW#	AD9	О		I/O Write.		
IORDY / GPI19	AD10	I		I/O Ready. Used to insert wait states in I/O or memory cycles. $RxE5[0] = 0$		
SOE# / strap	AD12	О		XD Bus Tranceiver Output Enable. Strap low to enable auto reboot.		
XD[7-0]	AD13, AE13, AF13, AD14, AE14, AF14, AC13, AC14	IO		XD Bus. For input of BIOS ROM data or data from other on-board I/O or memory devices.		
SA[19-16] / GPO[19-16] / straps	AC11, AD11, AE11, AF11	О	<u>PD</u>	System Address 19-16. Strap states are passed to North Bridge via $VAD[3-0]$. Functions as $SA[19-16]$ if $RxE4[5] = 0$.		
SA[15-0] / SDD[15-0]	(see pin list)	О		System Address 15-0.		



General Purpose Input Pin Descriptions

General Purpose Inputs						
Signal Name		Pin #	I/O	Signal Description		
GPI0	(VBAT)	AE3	I	General Purpose Input 0. Status on PMIO Rx20[0]		
GPI1 ((VSUS33)	AC3	I	General Purpose Input 1. Status on PMIO Rx20[1]		
GPI2 / EXTSMI#	(VSUS33)	AA1	I	General Purpose Input 2. Status on PMIO Rx20[4]		
	(VSUS33)	Y2	I	General Purpose Input 3. Status on PMIO Rx20[8]		
	(VSUS33)	AC1	I	General Purpose Input 4. Status on PMIO Rx20[11]		
	VSUS33)	W4	I	General Purpose Input 5. Status on PMIO Rx20[12]		
GPI6 / AGPBZ#		A8	I	General Purpose Input 6. Status on PMIO Rx20[5]		
<u>GPI7</u> / REQ5#		N4	I	General Purpose Input 7. $RxE4[2] = 0$		
GPI8 / GPO8 / PCREQA / VGATE		C8	I	General Purpose Input 8. $RxE4[3] = 0$, $E5[4]=0$, $53[7] = 0$		
GPI9 / GPO9 / PCREQB		В7	I	General Purpose Input 9. $RxE4[3] = 0, 53[7] = 0$		
GPI10 / GPO10		D7	I	General Purpose Input 10. $RxE4[3] = 0$		
GPI11 / GPO11		A6	I	General Purpose Input 11. $RxE4[3] = 0$		
GPI12 / GPO12 / INTE# / PCGNTA		A7	I	General Purpose Input 12. $RxE4[4] = 0$, $5B[1]=0$, $53[7]=0$		
GPI13 / GPO13 / INTF# / PCGNTB		В8	I	General Purpose Input 13. $RxE4[4] = 0$, $5B[1]=0$, $53[7]=0$		
GPI14 / GPO14 / INTG#		D8	I	General Purpose Input 14. $RxE4[4] = 0, 5B[1] = 0$		
<u>GPI15</u> / GPO15 / INTH#		C7	I	General Purpose Input 15. $RxE4[4] = 0$, $5B[1]=0$		
GPI16 / <u>INTRUDER#</u>	(VBAT)	AD3	I	General Purpose Input 16. Status on PMIO Rx20[6]		
GPI17 / CPUMISS		Y1	I	General Purpose Input 17. Status on PMIO Rx20[5]		
GPI18 / THRM# / AOLGPI		Y4	I	General Purpose Input 18. $Rx8C[3] = 0$		
GPI19 / <u>IORDY</u>		AD10	I	General Purpose Input 19. $RxE5[0] = 1$		
GPI20 / GPO20 / <u>ACSDIN2</u> / PCS0#		U2	I	General Purpose Input 20. RxE4[6]=1, E5[1]=0,		
CDIAL CDOAL LACCODITA LOCCITIL	CL DDTNIII	T 71	т.	PMIO 4C[20] = 1		
GPI21 / GPO21 / <u>ACSDIN3</u> / PCS1# /	SLPB1N#	V1	I	General Purpose Input 21. RxE4[6]=1, E5[2]=0		
CDI22 / CDC22 / CHI		D24	т	PMIO 4C[21] = 1		
GPI22 / GPO22 / GHI# GPI23 / GPO23 / DPSLP#		R24 P26	I	General Purpose Input 22. RxE5[3] = 1, PMIO 4C[22] = 1		
			I	General Purpose Input 23. RxE5[3] = 1, PMIO 4C[23] = 1		
GPI24 / GPO24 / GPIOA		AE5	I	General Purpose Input 24. RxE6[0] = 0		
GP125 / GPO25 / GPIOC	(LIGITIGAA)	AE6	I	General Purpose Input 25. RxE6[1] = 0		
	(VSUS33)	AD1	I	General Purpose Input 26. Rx95[2] = 1, 95[3] = 0		
	(VSUS33)	AE1	I	General Purpose Input 27. Rx95[2] = 1, 95[3] = 0		
GP128 / GPO28 / VIDSEL		P25	I	General Purpose Input 28. RxE5[3] = 1, PMIO 4C[28] = 1		
GPI29 / GPO29 / VRDSLP		P24	I	General Purpose Input 29. RxE5[3] = 1, PMIO 4C[29] = 1		
<u>GPI30</u> / GPO30 / GPIOD		AD6	I	General Purpose Input 30. RxE6[6] = 0		
<u>GPI31</u> / GPO31 / GPIOE		AC6	I	General Purpose Input 31. $RxE6[7] = 0$		

Note: Default pin function is underlined in the signal name column above.

Note: Input pin status for the above GPI pins 31-0 is also available on PMIO Rx4B-48[31-0]

Note: See also Power Management I/O register Rx50 for input pin change status for GPI16-19 and 24-27

Note: See also Power Management I/O register Rx52 for SCI/SMI select for GPI16-19 and 24-27

Note: See also Power Management I/O register Rx4C. General purpose input pins 20-31 are shared with OD (open drain) general purpose output functions, so to use one of these pins as an input pin, a one must be written to the corresponding bit of PMIO Rx4C.



General Purpose Output and GPIO Pin Descriptions

	General Purpose Outputs						
Signal Name	F	Pin #	I/O	Signal Description			
GPO0 (VS)	US33) A	AA3	О	General Purpose Output 0.			
GPO1 / <u>SUSA#</u> (VS	US33) A	AA2	О	General Purpose Output 1. Rx94[2] = 1			
	US33)	AF2	О	General Purpose Output 2. Rx94[3] = 1			
GPO3 / <u>SUSST1#</u> (VS)	US33)	Y3	О	General Purpose Output 3. Rx94[4] = 1			
GPO4 / SUSCLK (VS)	US33) A	AB1	О	General Purpose Output 4. Rx95[1] = 1			
GPO5 / CPUSTP#	1	AC7	О	General Purpose Output 5. RxE4[0] = 1			
GPO6 / PCISTP#	1	AF6	О	General Purpose Output 6. RxE4[1] = 1			
GPO7 / GNT5#		P4	О	General Purpose Output 7. $RxE4[2] = 0$			
GPO8 / GPI8 / PCREQA / VGATE		C8	О	General Purpose Output 8. RxE4[3]=1, E5[4]=0, 53[7]=0			
GPO9 / GPI9 / PCREQB		B7	О	General Purpose Output 9. RxE4[3]=1, 53[7]=0			
GPO10 / <u>GPI10</u>		D7	О	General Purpose Output 10. RxE4[3]=1			
GPO11 / GPI11		A6	О	General Purpose Output 11. RxE4[3]=1			
GPO12 / GPI12 / INTE# / PCGNTA		A7	О	General Purpose Output 12. RxE4[4]=1, 5B[1]=0, 53[7]=0			
GPO13 / GPI13 / INTF# / PCGNTB		B8	О	General Purpose Output 13. RxE4[4]=1, 5B[1]=0, 53[7]=0			
GPO14 / <u>GPI14</u> / INTG#		D8	О	General Purpose Output 14. RxE4[4]=1, 5B[1]=0			
GPO15 / <u>GPI15</u> / INTH#		C7	О	General Purpose Output 15. RxE4[4]=1, 5B[1]=0			
GPO16 / <u>SA16</u> / strap	A	AF11	О	General Purpose Output 16. RxE4[5] = 1			
GPO17 / <u>SA17</u> / strap		AE11	О	General Purpose Output 17. $RxE4[5] = 1$			
GPO18 / <u>SA18</u> / strap		AD11	О	General Purpose Output 18. RxE4[5] = 1			
GPO19 / <u>SA19</u> / strap	Α	AC11	О	General Purpose Output 19. $RxE4[5] = 1$			
GPO20 / GPI20 / <u>ACSDIN2</u> / PCS0#		U2	OD	General Purpose Output 20. RxE4[6]=1, E5[1]=0			
GPO21 / GPI21 / <u>ACSDIN3</u> / PCS1# /SLP	BTN#	V1	OD	General Purpose Output 21. RxE4[6]=1, E5[2]=0			
GPO22 / <u>GPI22</u> / GHI#]	R24	OD	General Purpose Output 22. RxE5[3]=1			
GPO23 / <u>GPI23</u> / DPSLP#		P26	OD	General Purpose Output 23. RxE5[3]=1			
GPO24 / <u>GPI24</u> / GPIOA	1	AE5	O/OD				
GPO25 / <u>GPI25</u> / GPIOC	1	AE6	O/OD	General Purpose Output 25. RxE6[1] = 1			
	(S33†) A	AD1	OD	General Purpose Output 26. $Rx95[2] = 1, 95[3] = 1$			
GPO27 / GPI27 / <u>SMBCK2</u> (VSU	(S33†)	AE1	OD	General Purpose Output 27. $Rx95[2] = 1, 95[3] = 1$			
GPO28 / GPI28 / VIDSEL		P25	OD	General Purpose Output 28. RxE5[3] = 1			
GPO29 / GPI29 / VRDSLP		P24	OD	General Purpose Output 29. RxE5[3] = 1			
GPO30 / <u>GPI30</u> / GPIOD	I			General Purpose Output 30. RxE6[6] = 1			
GPO31 / <u>GPI31</u> / GPIOE	1	AC6	O/OD	General Purpose Output 31. RxE6[7] = 1			

Note: The output state for each of the above general purpose outputs is selectable via Power Management I/O registers Rx4C-48 Note: The output types of GPO24-25 and 30-31 are selectable OD vs TTL (see Function 0 RxE7)

Note: Default pin functions are underlined in the table above.

† The suspend voltage is only used for maintaining the operation of the SMB function on these pins (Device 17 Function 0 Rx95[3] = 0). If VCC power is lost, the GPIO function of these pins and the state of PMIO Rx4C[27:26] (which determines the GPO output level) will be lost also.

General Purpose I/O					
Signal Name	Pin #	I/O	Signal Description		
GPIOA / <u>GPI24</u> / GPO24	AE5	IO	General Purpose I/O A / 24. RxE6[0] = 1		
GPIOC / GPI25 / GPO25	AE6	IO	General Purpose I/O C / 25. RxE6[1] = 1		
GPIOD / <u>GPI30</u> / GPO30	AD6	IO	General Purpose I/O D / 30. RxE6[6] = 1		
GPIOE / <u>GPI31</u> / GPO31	AC6	IO	General Purpose I/O E / 31. $RxE6[7] = 1$		

The output type of the above pins may be selected as either OD or TTL (see Device 17 Function 0 RxE7)



Power Management and Event Detection Pin Descriptions

	Power Management and Event Detection					
Signal Name	Pin #	I/O	Signal Description			
PWRBTN#	AD2	I	Power Button. Used by the Power Management subsystem to monitor an external system on/off button or switch. Internal logic powered by VSUS33.			
SLPBTN# / GPIO21 / ACSDIN3 / PCS1#	V1	I	Sleep Button. Used by the Power Management subsystem to monitor an external sleep button or switch. $RxE4[6] = 1$, $80[6] = 1$, $E5[2] = 0$ and PMIO $Rx4C[21] = 1$			
RSMRST#	AD5	I	Resume Reset. Resets the internal logic connected to the VSUS33 power plane and also resets portions of the internal RTC logic. Internal logic powered by VBAT.			
EXTSMI# / GPI2	AA1	IOD	External System Management Interrupt. When enabled to allow it, a falling edge on this input causes an SMI# to be generated to the CPU to enter SMI mode. (10K PU to VSUS33 if not used) (3.3V only)			
PME#	W3	I	Power Management Event. (10K PU to VSUS33 if not used)			
SMBALRT#	AB2	I	SMB Alert. When programmed to allow it (SMB I/O Rx8[3]=1), assertion generates an IRQ, SMI, or power management event. (10K PU to VSUS33 if not used)			
<u>LID#</u> / GPI4	AC1	Ι	Notebook Computer Display Lid Open / Closed Monitor. Used by the Power Management subsystem to monitor the opening and closing of the display lid of notebook computers. Can be used to detect either low-to-high or high-to-low transitions to generate an SMI#. (10K PU to VSUS33 if not used)			
INTRUDER# / GPI16	AD3	I	Intrusion Indicator. The value of this bit may be read at PMIO Rx20[6]			
THRM# / GPI18 / <u>AOLGPI</u>	Y4	I	Thermal Alarm Monitor. $Rx8C[3] = 1$. Rising or falling edges (selectable by PMIO $Rx2C[6]$) may be detected to set status at PMIO $Rx20[10]$. Setting of this status bit may then be used to generate an SCI or SMI. THRM# may also be used to enable duty cycle control of stop-clock (STPCLK#) to automatically limit maximum temperature (see Device 17 Function 0 $Rx8C[7-3]$).			
RING# / GPI3	Y2	I	Ring Indicator. May be connected to external modem circuitry to allow the system to be re-activated by a received phone call. (10K PU to VSUS33 if not used)			
BATLOW# / GPI5	W4	I	Battery Low Indicator. (10K PU to VSUS33 if not used) (3.3V only)			
CPUSTP# / GPO5	AC7	О	CPU Clock Stop (RxE4[0] = 0). Signals the system clock generator to disable the CPU clock outputs. Not connected if not used.			
PCISTP# / GPO6	AF6	О	PCI Clock Stop (RxE4[1] = 0). Signals the system clock generator to disable the PCI clock outputs. Not connected if not used.			
SUSA# / GPO1	AA2	О	Suspend Plane A Control (Rx94[2]=0). Asserted during power management POS, STR, and STD suspend states. Used to control the primary power plane. (10K PU to VSUS33 if not used)			
SUSB# / GPO2	AF2	О	Suspend Plane B Control (Rx94[3]=0). Asserted during power management STR and STD suspend states. Used to control the secondary power plane. (10K PU to VSUS33 if not used)			
SUSC#	AF1	О	Suspend Plane C Control. Asserted during power management STD suspend state. Used to control the tertiary power plane. Also connected to ATX power-on circuitry. (10K PU to VSUS33 if not used)			
SUSST1# / GPO3	Y3	О	Suspend Status 1 (Rx94[4] = 0). Typically connected to the North Bridge to provide information on host clock status. Asserted when the system may stop the host clock, such as Stop Clock or during POS, STR, or STD suspend states. Connect 10K PU to $VSUS33$.			
SUSCLK	AB1	О	Suspend Clock. 32.768 KHz output clock for use by the North Bridge (e.g., KT400A, CLE266 or P4X400) for DRAM refresh purposes. Stopped during Suspend-to-Disk and Soft-Off modes. Connect 10K PU to VSUS33.			
<u>CPUMISS</u> / GPI17	Y1	Ι	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.			
AOLGPI / GPI18 / THRM#	Y4	I	Alert On LAN. The state of this pin may be read in the SMBus 2 registers. This pin may be used as AOLGPI, GPI18 and THRM# all at the same time.			



Clock, Resets, Power Status, Power and Ground Pin Descriptions

	Resets, Clocks, and Power Status				
Signal Name	Pin #	I/O	Signal Description		
PWRGD	AF4	I	Power Good. Connected to the Power Good signal on the Power Supply. Internal logic powered by VBAT.		
PWROK#	AE2	О	Power OK. Internal logic powered by VSUS33.		
PCIRST#	R2	О	PCI Reset. Active low reset signal for the PCI bus. The VT8235M Version CD will		
			assert this pin during power-up or from the control register.		
OSC	AC12	I	Oscillator. 14.31818 MHz clock signal used by the internal Timer.		
RTCX1	AD4	I	RTC Crystal Input : 32.768 KHz crystal or oscillator input. This input is used for the internal RTC and power-well power management logic and is powered by VBAT.		
RTCX2	AF3	O	RTC Crystal Output: 32.768 KHz crystal output. Internal logic powered by VBAT.		
TEST	AF9	I	Test.		
TPO	U24	О	Test Pin Output. Output pin for test mode.		
NC	W22, AD17	_	No Connect. Reserved. Do not connect.		
			Power and Ground		
Signal Name	Pin #	I/O	Signal Description		
VCC33	(see pin list)	P	I/O Power. 3.3V ±5%		
VCC	(see pin list)	P	Core Power. 2.5V \pm 5%. This supply is turned on only when the mechanical switch on		
			the power supply is turned on and the PWRON signal is conditioned high. <u>Note: The</u>		
			VT8233A Version CE (VT8235ML) core voltage is 3.3V so board designs that are		
			intended to allow use of either VT8235M Version CD or VT8233A Version CE		
			(VT8235ML) should take this difference into account and allow the core voltage to be selected as either 2.5V (for the VT8235M Version CD) or 3.3V (for the VT8233A		
			Version CE / VT8235ML).		
GND	(see pin list)	P	Ground. Connect to primary motherboard ground plane.		
VSUS33	AA4, AB4,	P	Suspend Power. 3.3V \pm 5%. Always available unless the mechanical switch of the		
	AC4, AC5		power supply is turned off. If the "soft-off" state is not implemented, then this pin can be		
			connected to VCC33. Signals powered by or referenced to this plane are: PWRGD,		
			RSMRST#, PWRBTN#, SMBCK1/2, SMBDT1/2, GPO0, SUSA# / GPO1, SUSB# /		
			GPO2, SUSC#, SUSST1# / GPO3, SUSCLK / GPO4, GPI1, GPI2 / EXTSMI#, GPI3 / RING#, GPI4 / LID, GPI5 / BATLOW#, GPI6 / PME#, SMBALRT#		
VSUS25	T4, U4	P	Suspend Power. 2.5V ±5%.		
VSUSUSB	D15	P	USB Suspend Power. 2.5V ±5%.		
VBAT	AE4	P	RTC Battery. Battery input for internal RTC (RTCX1, RTCX2)		
VLVREF	J23	P	V-Link Voltage Reference. $0.9V \pm 5\%$ for 4x transfers and $0.625V \pm 5\%$ for 8x transfers.		
VCCVK	(see pin list)	P	V-Link Compensation Circuit Voltage. 2.5V ±5%		
MIIVCC	D11, D12,	P	LAN MII Power. 3.3V ±5%. Power for LAN Media Independent Interface (interface to		
	E11, E12		external PHY). Connect to VCC33 through a ferrite bead.		
MIIVCC25	D13, E13	P	LAN MII Suspend Power. 2.5V ±5%.		
RAMVCC	E7	P	LAN RAM Power. 2.5V ±5%. Power for LAN internal RAM. Connect to VCC		
RAMGND	E8	P	through a ferrite bead. LAN RAM Ground. Connect to GND through a ferrite bead.		
USBVCC	(see pin list)	P	USB 2.0 Differential Output Power. 3.3V ±5%. Power for USB differential outputs		
USDVCC	(see hiii list)	r	(USBP0+, P0-, P1+, P1-, P2+, P2-, P3+, P3-, P4+, P4-, P5+, P5-). Connect to VSUS33		
			through a ferrite bead.		
USBGND	(see pin list)	P	USB 2.0 Differential Output Ground. Connect to GND through a ferrite bead.		
VCCUPLL	A23, D22	P	USB 2.0 PLL Analog Voltage. 2.5V ±5%. Connect to VCC through a ferrite bead.		
GNDUPLL	B23, E22	P	USB 2.0 PLL Analog Ground. Connect to GND through a ferrite bead.		
PLLVCC	P22	P	PLL Analog Power. 2.5V ±5%. Connect to VCC through a ferrite bead.		
PLLGND	P23	P	PLL Analog Ground. Connect to GND through a ferrite bead.		

†Created by a resistive voltage divider of 1K Ω 1% to 3.3V and 383 Ω 1% to ground (see Design Guide)



Strap Pin Descriptions

	Strap Pins					
Strap Pins for VT8235M Version CD Configuration						
Signal Name	Pin #	Function	Description	Note		
Strap_SOE#	AD12	Auto Reboot	L: Enable Auto Reboot H: Disable Auto Reboot (Default)			
SPKR	AE9	CPU Frequency Strapping	L: Enable CPU Frequency Strapping H: Disable CPU Frequency Strapping (Default)			
ROMCS#/KBCS#	AF12	Internal Keyboard Controller	L: Disable internal KBC H: Enable internal KBC (Default)			
SDCS1#	AC23	Eliminate External LAN EEPROM	L: Enable. Use external EEPROM (Default) H: Disable. Do not use external EEPROM			
		Strap Pins for N	North Bridge Configuration			
SDCS3#	AD23	NB Configuration	SDCS3# signal state is reflected on signal pin VD[7] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SDA2	AF23	NB Configuration	SDA2 signal state is reflected on signal pin VD[6] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SDA1	AC22	NB Configuration	SDA1 signal state is reflected on signal pin VD[5] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SDA0	AE23	NB Configuration	SDA0 signal states is reflected on signal pins VD[4] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SA19	AC11	NB Configuration	SA19 signal state is reflected on signal pin VD[3] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SA18	AD11	NB Configuration	SA18 signal state is reflected on signal pin VD[2] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SA17	AE11	NB Configuration	SA17 signal state is reflected on signal pin, VD[1] during power up for North Bridge configuration.	Check the North Bridge DS for details		
SA16	AF11	NB Configuration	SA16 signal state is reflected on signal pin, VD[0] during power up for North Bridge configuration.	Check the North Bridge DS for details		

Summary of Internal Pull-Up / Pull-Down Resistor Implementation
Internal Pullups are present on pins KBCK, KBDT, MSCK, MSDT, SERIRQ, LAD[3:0], SDCS1#
Internal Pulldowns are present on pins SA[19-16] and all LAN pins



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT8235M Version CD. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 3. Memory Mapped Registers

FEC00000	APIC Index	(8-bit)
FEC00010	APIC Data	(32-bit)
FEC00020	APIC IRQ Pin Assertion	(8-bit)
FEC00040	APIC EOI	(8-bit)

[&]quot;APIC" = "Advanced Programmable Interrupt Controller"

Table 4. Function Summary

Bus	Device	Func	Device ID	Function
0	16 (10h)	0	3038h	USB 1.1 UHCI Ports 0-1
0	16 (10h)	1	3038h	USB 1.1 UHCI Ports 2-3
0	16 (10h)	2	3038h	USB 1.1 UHCI Ports 4-5
0	16 (10h)	3	3104h	USB 2.0 EHCI Ports 0-5
0	17 (11h)	0	3074h	Bus Control & Power Mgmt
0	17 (11h)	1	0571h	IDE Controller
0	17 (11h)	5	3059h	AC97 Audio Codec Controller
0	17 (11h)	6	3068h	MC97 Modem Codec Ctrlr
	. /			
0	18 (12h)	0	3065h	VIA LAN Controller

Table 5. System I/O Map

<u>Port</u>	<u>Function</u>	Actual Port Decoding
00-1F	Master DMA Controller	0000 0000 000x nnnn
20-3F	Master Interrupt Controller	0000 0000 001x xxxn
40-5F	Timer / Counter	0000 0000 010x xxnn
60-6F	Keyboard Controller	0000 0000 0110 xnxn
(60h)	KBC Data	0000 0000 0110 x0x0
(61h)	Misc Functions & Spkr Ctrl	0000 0000 0110 xxx1
(64h)	KBC Command / Status	0000 0000 0110 x1x0
70-77	RTC/CMOS/NMI-Disable	0000 0000 0111 0nnn
78-7F	-available for system use-	0000 0000 0111 1xxx
80	-reserved- (debug port)	0000 0000 1000 0000
81-8F	DMA Page Registers	0000 0000 1000 nnnn
90-91	-available for system use-	0000 0000 1001 000x
92	System Control	0000 0000 1001 0010
93-9F	-available for system use-	0000 0000 1001 nnnn
A0-BF	Slave Interrupt Controller	0000 0000 101x xxxn
C0-DF	Slave DMA Controller	0000 0000 110n nnnx
E0-FF	-available for system use-	0000 0000 111x xxxx
100-CF7	-available for system use*	
CF8-CFB	PCI Configuration Address	0000 1100 1111 10xx
CFC-CFF	PCI Configuration Data	0000 1100 1111 11xx
D00-FFFF	-available for system use-	



Table 6. Registers

Legacy I/O Registers

<u>Port</u>	Master DMA Controller Registers	Default	Acc
00	Channel 0 Base & Current Address		RW
01	Channel 0 Base & Current Count		RW
02	Channel 1 Base & Current Address		RW
03	Channel 1 Base & Current Count		RW
04	Channel 2 Base & Current Address		RW
05	Channel 2 Base & Current Count		RW
06	Channel 3 Base & Current Address		RW
07	Channel 3 Base & Current Count		RW
08	Status / Command		RW
09	Write Request		WO
0A	Write Single Mask		WO
0B	Write Mode		WO
0C	Clear Byte Pointer FF		WO
0D	Master Clear		WO
0E	Clear Mask		WO
0F	Read / Write Mask		RW

Port	Master Interrupt Controller Regs	Default	Acc
20	Master Interrupt Control	_	*
21	Master Interrupt Mask	_	*
20	Master Interrupt Control Shadow		$\mathbf{R}\mathbf{W}$
21	Master Interrupt Mask Shadow	_	RW

^{*} RW if shadow registers are disabled

<u>Port</u>	Timer/Counter Registers	<u>Default</u>	Acc
40	Timer / Counter 0 Count		RW
41	Timer / Counter 1 Count		RW
42	Timer / Counter 2 Count		RW
43	Timer / Counter Control		WO

Port	Keyboard Controller Registers	<u>Default</u>	Acc
60	Keyboard Controller Data		RW
61	Misc Functions & Speaker Control		RW
64	Keyboard Ctrlr Command / Status		RW

	Port	CMOS / RTC / NMI Registers	Default	Acc
	70	CMOS Memory Address & NMI Disa		WO
Ī	71	CMOS Memory Data (128 bytes)		RW
Ī	74	CMOS Memory Address		RW
Ī	75	CMOS Memory Data (256 bytes)		RW

NMI Disable is port 70h (CMOS Memory Address) bit-7. RTC control occurs via specific CMOS data locations (0-Dh). Ports 74-75 may be used to access CMOS if the internal RTC is disabled.

Legacy I/O Registers (continued)

<u>Port</u>	DMA Page Registers	<u>Default</u>	Acc
87	DMA Page – DMA Channel 0		RW
83	DMA Page – DMA Channel 1		RW
81	DMA Page – DMA Channel 2		RW
82	DMA Page – DMA Channel 3		RW
8F	DMA Page – DMA Channel 4		RW
8B	DMA Page – DMA Channel 5		RW
89	DMA Page – DMA Channel 6		RW
8A	DMA Page – DMA Channel 7		RW

<u>Port</u>	System Control Registers	<u>Default</u>	Acc
92	System Control		RW

Port	Slave Interrupt Controller Regs	Default	Acc
A0	Slave Interrupt Control	_	*
A1	Slave Interrupt Mask		*
A0	Slave Interrupt Control Shadow		RW
A1	Slave Interrupt Mask Shadow	_	RW

^{*} RW accessible if shadow registers are disabled

Port	Slave DMA Controller Registers	Default	Acc
C0	Channel 0 Base & Current Address		RW
C2	Channel 0 Base & Current Count		RW
C4	Channel 1 Base & Current Address		RW
C6	Channel 1 Base & Current Count		RW
C8	Channel 2 Base & Current Address		RW
CA	Channel 2 Base & Current Count		RW
CC	Channel 3 Base & Current Address		RW
CE	Channel 3 Base & Current Count		RW
D0	Status / Command		RW
D2	Write Request		WO
D4	Write Single Mask		WO
D6	Write Mode		WO
D8	Clear Byte Pointer FF		WO
DA	Master Clear		WO
DC	Clear Mask		WO
DE	Read / Write Mask		RW



Keyyboard / Mouse Wakeup Registers (I/O Space)

Port	KB / Mouse Wakeup Registers	Default	Acc
002E	Keyboard / Mouse Wakeup Index †	00	RW
002F	Keyboard / Mouse Wakeup Data †	00	RW

[†] Keyboard / Mouse Wakeup registers (index values E0-EF defined below) are accessible if Function 0 PCI Configuration register Rx51[1] = 1.

<u>Keyboard / Mouse Wakeup Registers (Indexed via Port 2E/2F)</u>

Offset	Reserved	Default	Acc
00-DF	-reserved-		RO

Offset	KB / Mouse Wakeup (Rx51[1]=1)	Default	Acc
E0	Keyboard / Mouse Wakeup Enable	08	RW
E1	Keyboard Wakeup Scan Code Set 0	F0	RW
E2	Keyboard Wakeup Scan Code Set 1	00	RW
E3	Keyboard Wakeup Scan Code Set 2	00	RW
E4	Keyboard Wakeup Scan Code Set 3	00	RW
E5	Keyboard Wakeup Scan Code Set 4	00	RW
E6	Keyboard Wakeup Scan Code Set 5	00	RW
E7	Keyboard Wakeup Scan Code Set 6	00	RW
E8	Keyboard Wakeup Scan Code Set 7	00	RW
E9	Mouse Wakeup Scan Code Set 1	09	RW
EA	Mouse Wakeup Scan Code Set 2	00	RW
EB	Mouse Wakeup Scan Code Mask	00	RW
EC-EF	-reserved-	_	RO

Game Port Registers (I/O Space)

Offset	Game Port (200-20F typical)	Default	Acc
0	-reserved-	00	
1	Game Port Status		RO
1	Start One-Shot		WO
2-F	-reserved-	00	

Memory Mapped Registers - IOAPIC

Address	APIC Index / Data	Default	Acc
FEC00000	APIC Register Index	00	RW
FEC00001-0F	-reserved-	00	
FEC00010-13	APIC Register Data	0000 0000	RW
FEC00014-1F	-reserved-	00	_
FEC00020	APIC IRQ Pin Assertion	XX	WO
FEC00021-3F	-reserved-	00	_
FEC00040	APIC EOI	XX	WO
FEC00041-FF	-reserved-	00	_

Offset	APIC Registers	Default	Acc
0	APIC ID	0000 0000	RW
1	APIC Version	0017 8003	RO
2	APIC Arbitration	0000 0000	RO
3	Boot Configuration	0000 0000	RW
4-F	-reserved-	0000 0000	
11-10	I/O Redirection– AIRQ0	xxx1xxxx xxxxxxx	RW
13-12	I/O Redirection- AIRQ1	xxx1xxxx xxxxxxx	RW
15-14	I/O Redirection– AIRQ2	xxx1xxxx xxxxxxx	RW
17-16	I/O Redirection– AIRQ3	xxx1xxxx xxxxxxx	RW
19-18	I/O Redirection– AIRQ4	xxx1xxxx xxxxxxx	RW
1B-1A	I/O Redirection– AIRQ5	xxx1xxxx xxxxxxx	RW
1D-1C	I/O Redirection– AIRQ6	xxx1xxxx xxxxxxx	RW
1F-1E	I/O Redirection– AIRQ7	xxx1xxxx xxxxxxxx	RW
21-20	I/O Redirection– AIRQ8	xxx1xxxx xxxxxxxx	RW
23-20	I/O Redirection– AIRQ9	xxx1xxxx xxxxxxxx	RW
25-24	I/O Redirection– AIRQ10	xxx1xxxx xxxxxxxx	RW
27-26	I/O Redirection– AIRQ11	xxx1xxxx xxxxxxxx	RW
29-28	I/O Redirection– AIRQ12	xxx1xxxx xxxxxxxx	RW
2B-2A	I/O Redirection– AIRQ13	xxx1xxxx xxxxxxxx	RW
2D-2C	I/O Redirection– AIRQ14	xxx1xxxx xxxxxxxx	
2F-2E	I/O Redirection– AIRQ15	xxx1xxxx xxxxxxxx	
31-30	I/O Redirection– AIRQ16	xxx1xxxx xxxxxxxx	
33-32	I/O Redirection– AIRQ17	xxx1xxxx xxxxxxxx	RW
35-34	I/O Redirection– AIRQ18	xxx1xxxx xxxxxxxx	
37-36	I/O Redirection– AIRQ19	xxx1xxxx xxxxxxxx	
39-38	I/O Redirection– AIRQ20	xxx1xxxx xxxxxxxx	
3B-3A	I/O Redirection– AIRQ21	xxx1xxxx xxxxxxxx	
3D-3C	I/O Redirection– AIRQ22	xxx1xxxx xxxxxxxx	
3F-3E	I/O Redirection– AIRQ23	xxx1xxxx xxxxxxxx	RW
40-4F	-reserved-	0000 0000	

Note: The "I/O Redirection" registers are 64-bit registers, so each uses two consecutive index locations, with the lower 32 bits at the even index and the upper 32 bits at the odd index.



Device 16 Function 0 Registers – USB 1.1 UHCI Ports 0-1

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C	-reserved-	00	_
D	Latency Timer	16	RW
E-1F	-reserved-	00	_
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RO
	-reserved-	00	

RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	<u>Acc</u>
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	-
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	00	RW
4B-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

Memory Mapped I/O Registers – USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	_



Device 16 Function 1 Registers – USB 1.1 UHCI Ports 2-3

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	<u>Acc</u>
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	-reserved-	00	
D	Latency Timer	16	$\mathbf{R}\mathbf{W}$
E-1F	-reserved-	00	
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	02	RO
3E-3F	-reserved-	00	_

RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	-
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	00	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	_
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

Memory Mapped I/O Registers – USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
С	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 2 Registers – USB 1.1 UHCI Ports 4-5

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	-reserved-	00	_
D	Latency Timer	16	RW
E-1F	-reserved-	00	_
23-20	USB I/O Registers Base Port Address	00000301	RW
24-2B	-reserved-	00	
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E-3F	-reserved-	00	_

RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	<u>Acc</u>
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	-
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	00	RW
4B-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

Memory Mapped I/O Registers – USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	



<u>Device 16 Function 3 Registers – USB 2.0 EHCI Ports 0-5</u>

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3104	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	20	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
E-F	-reserved-	00	
13-10	EHCI Mem Mapped I/O Base Addr	0000 0000	$\mathbf{R}\mathbf{W}$
14-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3104	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
	-reserved-	00	

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41-47	-reserved- (Do Not Program)	00	
48	USB Miscellaneous Control 5	A0	RW
49	USB Miscellaneous Control 6	20	RW
4A-4B	-reserved- (Do Not Program)	00	_
4C-4F	-reserved-	00	_
50-57	-reserved- (test, do not program)	00	_
58-5D	-reserved- (Do Not Program)	00	
5E-5F	-reserved-	00	—
60	USB Serial Bus Release Number	20	RO
61	Frame Length Adjust	20	RW
63-62	Port Wake Capability	0001	RW
64-67	-reserved-	00	
6B-68	Legacy Support Extended Capability	0000 0001	RW
6F-6C	Legacy Support Control / Status	0000 0000	RW
70-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-FF	-reserved-	00	_

Memory Mapped I/O Registers - USB EHCI

Offset	EHCI Capabilities	<u>Default</u>	Acc
00	Capability Register Length	00	RW
01	-reserved-	00	_
03-02	Interface Version Number	0100	RO†
07-04	Structure Parameters	0000 3206	RO†
0B-08	Capability Parameters	0000 6872	RO†
0C-0F	-reserved-	00	

[†] RW if Rx42[4] = 1.

Offset	Host Controller Operation	<u>Default</u>	Acc
13-10	USB Command	0000 0000	RW
17-14	USB Status	0000 0000	RW
1B-18	USB Interrupt Enable	0000 0000	RW
1F-1C	USB Frame Index	0000 0000	RW
23-20	4G Segment Selector	0000 0000	RW
27-24	Frame List Base Address	0000 0000	RW
2B-28	Next Asynchronous List Address	0000 0000	RW
2C-4F	-reserved-	00	
53-50	Configured Flag Register	0000 0000	RW
57-54	Port 1 Status / Control	0000 0000	RW
5B-58	Port 2 Status / Control	0000 0000	RW
5C-FF	-reserved-	00	



<u>Device 17 Function 0 Registers – Bus Control & Power Management</u>

Configuration Space Bus Control & PM Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3177	RO
5-4	Command	0087	RW
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	06	RO
С	-reserved- (cache line size)	00	
D	-reserved- (latency timer)	00	
Е	Header Type	80	RO
F	Built In Self Test (BIST)	00	RO
10-27	-reserved- (base address registers)	00	_
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	00	RO
2F-2E	Sub Device ID	00	RO
30-33	-reserved- (expan. ROM base addr)	00	_
34-3B	-reserved- (unassigned)	00	_
3C	-reserved- (interrupt line)	00	_
3D	-reserved- (interrupt pin)	00	
3E	-reserved- (min gnt)	00	
3F	-reserved- (max lat)	00	_

Configuration Space PCI-to-ISA Bridge-Specific Registers

Offset	ISA Bus Control	<u>Default</u>	Acc
40	ISA Bus Control	00	RW
41	BIOS ROM Decode Control	00	RW
42	Line Buffer Control	00	RW
43	Delay Transaction Control	00	RW
44-47	-reserved-	00	
48	Read Pass Write Control	00	RW
49	CCA Control	00	RW
4A-4B	-reserved-	00	

Offset	Miscellaneous Control	Default	Acc
4C	IDE Interrupt Routing	00	RW
4D	-reserved-	00	_
4E	Internal RTC Test Mode	00	RW
4F	PCI Bus & CPU Interface Control	00	RW

Offset	Function Control	Default	Acc
50	Function Control 1	08	RW
51	Function Control 2	0D	RW

Offset	Serial IRQ, LPC & PC/PCI Control	Default	<u>Acc</u>
52	Serial IRQ & LPC Control	00	RW
53	PC/PCI DMA Control	00	RW

Offset	Plug and Play Control	Default	Acc
54	PCI Interrupt Polarity	00	RW
55	PnP Routing for PCI INTA	00	RW
56	PnP Routing for PCI INTB-C	00	RW
57	PnP Routing for PCI INTD	00	RW

Offset	GPIO and Miscellaneous Control	<u>Default</u>	Acc
58	Miscellaneous Control 0	40	RW
59	Miscellaneous Control 1	00	RW
5A	DMA Bandwidth Control	00	RW
5B	Miscellaneous Control 2	00	RW

Offset	Programmable Chip Select Control	<u>Default</u>	Acc
5D-5C	PCS0# I/O Port Address	0000	RW
5F-5E	PCS1# I/O Port Address	0000	RW
61-60	PCS2# I/O Port Address	0000	RW
63-62	PCS3# I/O Port Address	0000	RW
64	PCS[1-0]# I/O Port Address Mask	00	RW
65	PCS[3-2]# I/O Port Address Mask	00	RW
66	Programmable Chip Select Control	00	RW
67	Output Control	04	RW
68-6B	-reserved-	00	_

Offset	<u>Miscellaneous</u>	<u>Default</u>	Acc
6C	ISA Positive Decoding Control 1	00	RW
6D	ISA Positive Decoding Control 2	00	RW
6E	ISA Positive Decoding Control 3	00	RW
6F	ISA Positive Decoding Control 4	00	RW
71-70	Sub Vendor ID Backdoor	00	RW
73-72	Sub Device ID Backdoor	00	RW
70-78	-reserved-	00	_
79	PnP IRQ/DRQ Test (do not prog)	00	RW
7A	IDE / USB Test (do not program)	00	RW
7B	PLL Test (do not program)	00	RW
7C	I/O Pad Control	00	RW
7D-7F	-reserved-	00	_



Configuration Space Power Management Registers

Offset	Power Management	<u>Default</u>	Acc
80	General Configuration 0	00	RW
81	General Configuration 1	04	RW
82	ACPI Interrupt Select	00	RW
83	-reserved-	00	
85-84	Primary Interrupt Channel	0000	RW
87-86	Secondary Interrupt Channel	0000	RW
8B-88	Power Mgmt I/O Base (256 Bytes)	0000 0001	RW
8C	Host Bus Power Mgmt Control	00	RW
8D	Throttle / Clock Stop Control	00	RW
8E-8F	-reserved-	00	_
93-90	GP Timer Control	0000 0000	RW
94	Power Well Control	00	RW
95	Miscellaneous Control	00	RW
96	Power On / Reset Control	00	RW
97	-reserved-	00	_
98	GP2 / GP3 Timer Control	00	RW
99	GP2 Timer	00	RW
9A	GP3 Timer	00	RW
9B-A0	-reserved-	00	
A1	Write value for Offset 9 (Prog Intfc)	00	WO
A2	Write value for Offset A (Sub Class)	00	WO
A3	Write value for Offset B (Base Class)	00	WO
A4-BF	-reserved-	00	
C3-C0	Power Management Capability	0002 0001	RO
C7-C4	Power Management Capability CSR	0000 0000	RW
C8-CF	-reserved-	00	_

Configuration Space SMBus Registers

Offset	System Management Bus	Default	Acc
D1-D0	SMBus I/O Base (16 Bytes)	0001	RW
D2	SMBus Host Configuration	00	RW
D3	SMBus Host Slave Command	00	RW
D4	SMBus Slave Address Shadow Port 1	00	RW
D5	SMBus Slave Address Shadow Port 2	00	RW
D6	SMBus Revision ID	nn	RO
D7-DF	-reserved-	00	

Configuration Space General Purpose I/O Registers

Offset	General Purpose I/O	<u>Default</u>	<u>Acc</u>
E0	GPI Inversion Control	00	RW
E1	GPI SCI / SMI Select	00	RW
E2-E3	-reserved-	00	_
E4	GPO Pin Select	00	RW
E5	GPIO I/O Select 1	00	RW
E6	GPIO I/O Select 2	00	RW
E7	GPO Output Type	00	RW

Configuration Space Watchdog Timer Registers

Offset	Watchdog Timer	<u>Default</u>	Acc
EB-E8	Watchdog Timer Memory Base	00	RW
EC	Watchdog Timer Control	00	RW
ED-FF	-reserved-	00	_



I/O Space Power Management Registers

Offset	Basic Control / Status Registers	Default	Acc
1-0	Power Management Status	0000	WC
3-2	Power Management Enable	0000	RW
5-4	Power Management Control	0000	RW
6-7	-reserved-	00	
B-8	Power Management Timer	0000 0000	RW
C-F	-reserved-	00	_

Offset	Processor Registers	Default	Acc
13-10	Processor and PCI Bus Control	0000 0000	RW
14	Processor LVL2	00	RO
15	Processor LVL3	00	RO
16-1F	-reserved-	00	

Offset	General Purpose Registers	Default	Acc
21-20	General Purpose Status	0000	WC
23-22	General Purpose SCI Enable	0000	RW
25-24	General Purpose SMI Enable	0000	RW
26-27	-reserved-	00	_

Offset	Generic Registers	<u>Default</u>	Acc
29-28	Global Status	0000	WC
2B-2A	Global Enable	0000	RW
2D-2C	Global Control	0010	RW
2E	-reserved-	00	_
2F	SMI Command	00	RW
33-30	Primary Activity Detect Status	0000 0000	WC
37-34	Primary Activity Detect Enable	0000 0000	RW
3B-38	GP Timer Reload Enable	0000 0000	RW
3C-3F	-reserved-	00	_

Offset	General Purpose I/O Registers	Default	Acc
40	Extended I/O Trap Status	00	WC
41	-reserved-	00	
42	Extended I/O Trap Enable	00	RW
43-44	-reserved-	00	_
45	SMI / IRQ / Resume Status	00	RO
46-47	-reserved-	00	_
4B-48	GPI Port Input Value	input	RO
4F-4C	GPO Port Output Value	FFFFCFFF	RW
50	GPI Pin Change Status	00	RW
51	-reserved-	00	
52	GPI Pin Change SCI/SMI Select	00	RW
53-57	-reserved-	00	
59-58	I/O Trap PCI I/O Address	0000	RO
5A	I/O Trap PCI Command / Byte Ena	00	RO
5B	-reserved-	00	_
5C	CPU Performance Control	00	RW
5D-FF	-reserved-	00	

I/O Space System Management Bus Registers

Offset	System Management Bus	<u>Default</u>	Acc
0	SMBus Host Status	00	WC
1	SMBus Slave Status	00	RW
2	SMBus Host Control	00	RW
3	SMBus Host Command	00	RW
4	SMBus Host Address	00	RW
5	SMBus Host Data 0	00	RW
6	SMBus Host Data 1	00	RW
7	SMBus Block Data	00	RW
8	SMBus Slave Control	00	RW
9	SMBus Shadow Command	00	RO
A-B	SMBus Slave Event	0000	RW
C-D	SMBus Slave Data	0000	RO
Е	-reserved-	00	_
F	SMBus GPIO Slave Address	00	RW

System Management Bus Command Codes

Code	System Management Bus	Default	Acc
00	SMBus GPIO Slave Input Data	_	RO
01	SMBus GPIO Slave Output Data	00	RW
02	SMBus GPIO Slave Polarity Inversion	F0	RW
03	SMBus GPIO Slave I/O Configuration	FF	RW



Device 17 Function 1 Registers – IDE Controller

Configuration Space IDE Header Registers

Configuration Space IDE freater registers			
Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0571	RO
5-4	Command	0080	RO
7-6	Status	0290	RW
8	Revision ID	nn	RO
9	Programming Interface	85	RW
Α	Sub Class Code	01	RO
В	Base Class Code	01	RO
C-F	-reserved-	00	
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	RW
1B-18	Base Address – Sec Data / Command	00000171	RW
1F-1C	Base Address – Sec Control / Status	00000375	RW
23-20	Base Address – Bus Master Control	0000CC01	RW
24-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-33	-reserved- (expan ROM base addr)	00	_
34	Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	
3C	Interrupt Line	0E	RO
3D	Interrupt Pin	01	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space IDE-Specific Registers

Offset	Configuration Space IDE Registers	<u>Default</u>	Acc
40	IDE Chip Enable	00	RW
41	IDE Configuration I	00	RW
42	IDE Configuration II	00	RW
43	IDE FIFO Configuration	0A	RW
44	IDE Miscellaneous Control 1	08	RW
45	IDE Miscellaneous Control 2	10	RW
46	IDE Miscellaneous Control 3	C0	RW
4B-48	IDE Drive Timing Control	A8A8A8A8	RW
4C	IDE Address Setup Time	FF	RW
4D	-reserved- (do not program)	00	RW
4E	Sec Non-170 Port Access Timing	B6	RW
4F	Pri Non-1F0 Port Access Timing	B6	RW

Configuration Space IDE-Specific Registers (continued)

Offset	Configuration Space IDE Registers	<u>Default</u>	Acc
53-50	UltraDMA Extended Timing Control	07070707	RW
54	UltraDMA FIFO Control	04	RW
55	IDE Clock Gating	00	RW
56-5F	-reserved-	00	_
61-60	IDE Primary Sector Size	0200	RW
62-67	-reserved-	00	_
69-68	IDE Secondary Sector Size	0200	RW
69-6F	-reserved-	00	_
70	IDE Primary Status	00	RW
71	IDE Primary Interrupt Control	01	RW
72-77	-reserved-	00	
78	IDE Secondary Status	00	RW
79	IDE Secondary Interrupt Control	01	RW
7A-7F	-reserved-	00	
83-80	IDE Primary S/G Descriptor Address	0000 0000	RW
84-87	-reserved-	00	_
8B-88	IDE Secondary S/G Descriptor Addr	0000 0000	RW
8C-BF	-reserved-	00	
C3-C0	Power Management Capabilities	0002 0001	RO
C7-C4	Power State	0000 0000	RW
C8-CF	-reserved-	00	_

Offset	IDE Back Door Registers	<u>Default</u>	Acc
D0	Back Door – Revision ID	06	RW
D1	-reserved-	00	
D3-D2	Back Door – Device ID	0571	RW
D5-D4	Back Door – Sub Vender ID	0000	RW
D7-D6	Back Door – Sub Device ID	0000	RW
D8-FF	-reserved-	00	_

I/O Registers – IDE Controller (SFF 8038 v1.0 Compliant

Offset	IDE I/O Registers	Default	Acc
0	Primary Channel Command	00	RW
1	-reserved-	00	_
2	Primary Channel Status	00	WC
3	-reserved-	00	
4-7	Primary Channel PRD Table Addr	00	RW
8	Secondary Channel Command	00	RW
9	-reserved-	00	_
A	Secondary Channel Status	00	WC
В	-reserved-	00	
C-F	Secondary Channel PRD Table Addr	00	RW



Device 17 Function 5 & 6 Registers – AC/MC97 Codecs

Function 5 Configuration Space AC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3059	RO
5-4	Command	0000	RW
7-6	Status	0210	RO
8	Revision ID	50	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	04	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	$\mathbf{R}\mathbf{W}$
17-14	Base Address 1 (reserved)	0000 0000	
1B-18	Base Address 2 (reserved)	0000 0000	
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	
27-24	Base Address 5 (reserved)	0000 0000	_
28-29	-reserved-	00	
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	
34	Capture Pointer	C0	RW
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Audio Codec-Specific Registers

Offset	Audio Codec Link Control	Default	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RW
43	-reserved-	00	_
44	MC97 Interface Control	00	RO
45-47	-reserved-	00	
4B-48	Test Mode (reserved)	00	_
4C-BF	-reserved-	00	_
C3-C0	Power Management Capability	0002 0001	RO
C7-C4	Power State	0000 0000	RW
C8-FF	-reserved-	00	

Function 6 Configuration Space MC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3068	RO
5-4	Command	0000	$\mathbf{R}\mathbf{W}$
7-6	Status	0200	RO
8	Revision ID	70	RO
9	Programming Interface	00	RO
A	Sub Class Code	80	RO
В	Base Class Code	07	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	
1B-18	Base Address 2 (reserved)	0000 0000	
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	_
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	
34	Capture Pointer	D0	RW
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Modem Codec-Specific Registers

Offset	Modem Codec Link Control	<u>Default</u>	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RO
43	-reserved-	00	_
44	MC97 Interface Control	00	RW
45-47	-reserved-	00	_
4B-48	Test Mode (reserved)	00	_
4C-CF	-reserved-	00	_
D3-D0	Power Management Capability	0002 0001	RO
D7-D4	Power State	0000 0000	RW
D8-FF	-reserved-	00	



Function 5 I/O Base 0 Registers – AC97 Audio S/G DMA

Offset	AC97 SGD I/O Registers	<u>Default</u>	Acc
x0	SGD Channel x Status	00	WC
x1	SGD Channel x Control	00	RW
x2	SGD Channel x Left Volume	3F	RW
x3	SGD Channel x Right Volume	3F	RW
x7-x4	SGD Channel x Table Pointer Base	0000 0000	WR
	SGD Channel x Current Address		RD
xB-x8	Stop Index / Data Type / Sample Rate	FF0F FFFF	RW
xF-xC	SGD Channel x Current Count	0000 0000	RO
40	SGD 3D Channel Status	00	WC
41	SGD 3D Channel Control	00	RW
42	SGD 3D Channel Format	00	RW
43	SGD 3D Channel Scratch	00	RW
47-44	SGD 3D Channel Table Pointer Base	0000 0000	WR
	SGD 3D Channel Current Address		RD
4B-48	SGD 3D Channel Slot Select	FF00 0000	RW
4F-4C	SGD 3D Channel Current Count	0000 0000	RO
50-5F	-reserved-	00	_
60	SGD Write Channel 0 Status	00	WC
61	SGD Write Channel 0 Control	00	RW
62	SGD Write Channel 0 Format	00	RW
63	SGD Write Channel 0 Select	00	RW
67-64	SGD Write Channel 0 Table Ptr Base	0000 0000	WR
	SGD Write Channel 0 Current Addr		RD
6B-68	SGD Write Channel 0 Stop Index	FF00 0000	RW
6F-6C	SGD Write Channel 0 Current Count	$0000\ 0000$	RO
70	SGD Write Channel 1 Status	00	WC
71	SGD Write Channel 1 Control	00	RW
72	SGD Write Channel 1 Format	00	RW
73	SGD Write Channel 1 Select	00	RW
77-74	SGD Write Channel 1 Table Ptr Base	0000 0000	WR
	SGD Write Channel 1 Current Addr		RD
	SGD Write Channel 1 Stop Index	FF00 0000	
7F-7C	SGD Write Channel 1 Current Count	0000 0000	RO

Offset AC97 / Audio Codec I/O Registers **Default** Acc 83-80 AC97 Controller Command / Status 0000 0000 RW 87-84 SGD Global IRQ Shadow 0000 0000 **RO** 8B-88 Modem Codec GPI Intr Status / GPIO 0000 0000 RO 8F-8C Modem Codec GPI Interrupt Enable 0000 0000 RO 90-9F Shadow PCI Config Registers 40-4F RO n/a A0-FF -reserved-00

Function 6 I/O Base 0 Registers – MC97 Modem S/G DMA

Offset	MC97 SGD I/O Registers	<u>Default</u>	Acc
0-7	-reserved-	00	
8-F	-reserved-	00	_
10-17	-reserved-	00	
18-1F	-reserved-	00	
20-27	-reserved-	00	_
28-2F	-reserved-	00	—
30-37	-reserved-	00	_
38-3F	-reserved-	00	_
40	SGD Read Channel Status	00	WC
41	SGD Read Channel Control	00	RW
42	SGD Read Channel Type	00	RW
43	-reserved-	00	_
47-44	SGD Read Chan Table Pointer Base	0000 0000	WR
	SGD Read Channel Current Address		RD
4B-48	-reserved- (Test)	0000 0000	RO
4F-4C	SGD Read Channel Current Count	0000 0000	RO
50	SGD Write Channel Status	00	WC
51	SGD Write Channel Control	00	RW
52	SGD Write Channel Type	00	RW
53	-reserved-	00	_
57-54	SGD Write Channel Table Ptr Base	0000 0000	WR
	SGD Write Channel Current Address		RD
5B-58	Reserved (Test)	0000 0000	RO
5F-5C	SGD Write Channel Current Count	0000 0000	RO
60-7F	-reserved-	00	_

Offset	AC97 / Modem Codec I/O Registers	<u>Default</u>	Acc
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
8B-88	Modem Codec GPI Intr Status / GPIO	0000 0000	WC
8F-8C	Modem Codec GPI Interrupt Enable	0000 0000	RW
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	



Device 18 Function 0 Registers - LAN

Configuration Space LAN Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3065	RO
5-4	Command	0000	RO
7-6	Status	0470	WC
8	Revision ID	40	RO
9	Programming Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	00	RO
C	Cache Line Size	00	RW
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	BIST	00	RO
13-10	I/O Base Address	0000 0000	RW
17-14	Memory Base Address	0000 0000	RW
18-27	-reserved-	00	_
2B-28	Card Bus CIS Pointer	0000 0000	RW
2C-2F	-reserved-	00	_
33-30	Expansion ROM Base Address	0000 0000	RW
34	Capabilities Offset	40	RO
35-3C	-reserved-	00	
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	

Configuration Space LAN Device Specific Registers

Offset	Power Management	Default	Acc
40	Capability ID	01	RO
41	Next Item Pointer	00	RO
43-42	Power Management Configuration	0002	RO
47-44	Power Management Control / Status	0000 0000	WC
48-FF	-reserved-	00	



I/O Space LAN Registers

Offset	Power Management	<u>Default</u>	Acc
5-0	Ethernet Address		RW
6	Receive Control	00	RW
7	Transmit Control	08	RW
8	Command 0	00	RW
9	Command 1	00	RW
A-B	-reserved-	00	_
C	Interrupt Status 0	00	RW
D	Interrupt Status 1	00	RW
Е	Interrupt Mask 0	00	RW
F	Interrupt Mask 1	00	RW
17-10	Multicast Address		RW
1B-18	Receive Address		RW
1F-1C	Transmit Address		RW
23-20	Receive Status	0000 0400	RW
27-24	Receive Data Buffer Control	0000 0000	RO
	Receive Data Buffer Start Address		RO
2F-2C	Receive Data Buffer Branch Address		RO
30-3F	-reserved-	00	
43-40	Transmit Status	0000 0000	
47-44	Transmit Data Buffer Control	0000 0000	RO
4B-48	Transmit Data Buffer Start Address		RO
4F-4C	Transmit Data Buffer Branch Addr		RO
50-6B	-reserved-	00	_
6C	PHY Address	01	RW
6D	MII Status	13	RW
6E	Buffer Control 0	00	RW
6F	Buffer Control 1	00	RW
70	MII Management Port Command	00	RW
71	MII Management Port Address	81	RW
73-72	MII Management Port Data	0000	RW
74	EEPROM Command / Status	00	RW
75-77	-reserved-	00	
78	EEPROM Control	00	RW

I/O Space LAN Registers (continued)

Offset	Power Management	<u>Default</u>	Acc
79	Configuration 1	00	RW
7A	Configuration 2	00	RW
7B	Configuration 3	00	RW
7C-7F	-reserved-	00	_
80	Miscellaneous 1	00	RW
81	Miscellaneous 2	00	RW
82	-reserved-	00	
83	Sticky Hardware Control	00	RW
84	MII Interrupt Status	00	WC
85	-reserved-	00	_
86	MII Interrupt Mask	00	RW
87-8B	-reserved-	00	_
8D-8C	Flash Address	0000	RW
8E	-reserved-	00	_
8F	Flash Write Data Output	00	RW
90	Flash Read / Write Command	00	RW
91	Flash Write Data Input	00	RO
92	-reserved-	00	—
93	Flash Checksum	00	RW
95-94	Suspend Mode MII Address	0000	RW
96	Suspend Mode PHY Address	00	RW
97	-reserved-	00	—
99-98	Pause Timer	0000	RW
9A	Pause Status	00	RW
9B	-reserved-	00	_
9D-9C	Soft Timer 0	0000	RW
9F-9E	Soft Timer 1	0000	RW
A0/A4	Wake On LAN Control Set / Clear	00 / 00	RW
	Power Configuration Set / Clear	00 / 00	RW
	-reserved- (do not program)	00 / 00	_
A3/A7	Wake On LAN Config Set / Clear	00 / 00	RW
A8-AF	-reserved-	00	_
B3-B0	Pattern CRC 0	0000 0000	RW
	Pattern CRC 1	0000 0000	RW
BB-B8	Pattern CRC 2	0000 0000	
	Pattern CRC 3	0000 0000	RW
CF-C0	Byte Mask 0	0000 0000	RW
	Byte Mask 1	0000 0000	
EF-E0	Byte Mask 2	0000 0000	RW
FF-F0	Byte Mask 3	0000 0000	RW



Register Descriptions

Legacy I/O Ports

This group of registers includes the DMA Controllers, Interrupt Controllers, and Timer/Counters as well as a number of miscellaneous ports originally implemented using discrete logic on original PC/AT motherboards. All of the registers listed are integrated on-chip. These registers are implemented in a precise manner for backwards compatibility with previous generations of PC hardware. These registers are listed for information purposes only. Detailed descriptions of the actions and programming of these registers are included in numerous industry publications (duplication of that information here is beyond the scope of this document). All of these registers reside in I/O space.

<u>Port 61</u>	- Misc Functions & Speaker ControlRW
7	SERR# StatusRO
	0 SERR# has not been asserted default
	1 SERR# was asserted by a PCI agent
	Note: This bit is set when the PCI bus SERR# signal
	is asserted. Once set, this bit may be cleared
	by setting bit-2 of this register. Bit-2 should
	be cleared to enable recording of the next
	SERR# (i.e., bit-2 must be set to 0 to enable
	this bit to be set).
6	IOCHK# StatusRO
	0 IOCHK# has not been asserted default
	1 IOCHK # was asserted by an ISA agent
	Note: This bit is set when the ISA bus IOCHCK#
	signal is asserted. Once set, this bit may be
	cleared by setting bit-3 of this register. Bit-3
	should be cleared to enable recording of the
	next IOCHCK# (i.e., bit-3 must be set to 0 to
	enable this bit to be set). IOCHCK# generates
	NMI to the CPU if NMI is enabled.
5	Timer/Counter 2 OutputRO
J	This bit reflects the output of Timer/Counter 2
	without any synchronization.
4	Refresh DetectedRO
-	This bit toggles on every rising edge of the ISA bus
	REFRESH# signal.
3	IOCHK# Enable
3	0 Enable (see bit-6 above) default
	1 Disable (force IOCHCK# inactive and clear
	any "IOCHCK# Active" condition in bit-6)
2	SERR# Enable
2	0 Enable (see bit-7 above) default
	Disable (force SERR# inactive and clear any
	"SERR# Active" condition in bit-7)
1	Speaker Enable
	0 Disabledefault
	1 Enable Timer/Ctr 2 output to drive SPKR pin
0	Timer/Counter 2 Enable
U	0 Disabledefault
	1 Enable Timer/Counter 2
	1 Endoic Timer/Council 2
Port 92	h - System ControlRW
7-2	Reserved always reads 0
1	A20 Address Line Enable
	0 A20 disabled / forced 0 (real mode) default
	1 A20 address line enabled
0	High Speed Reset
-	0 Normal
	1 Briefly pulse system reset to switch from
	protected mode to real mode

Port 60 - Keyboard Controller Input Buffer......WO



Keyboard Controller I/O Registers

The keyboard controller handles the keyboard and mouse interfaces. Two ports are used: port 60 and port 64. Reads from port 64 return a status byte. Writes to port 64h are command codes (see command code list following the register descriptions). Input and output data is transferred via port 60.

A "Control" register is also available. It is accessable by writing commands 20h / 60h to the command port (port 64h); The control byte is written by first sending 60h to the command port, then sending the control byte value. The control register may be read by sending a command of 20h to port 64h, waiting for "Output Buffer Full" status = 1, then reading the control byte value from port 60h.

Traditional (non-integrated) keyboard controllers have an "Input Port" and an "Output Port" that control pins dedicated to specific functions. In the integrated version, connections are hard wired as listed below. Outputs are "open-collector" so to allow input on one of these pins, the output value for that pin would be set high (non-driving) and the desired input value read on the input port. These ports are defined as follows:

Bit Input Port

- 0 Keyboard Data In
- 1 Mouse Data In

Bit Output Port

- 0 System Reset (1 = Execute Reset)
- 1 Gaste A20 (1 = A20 Enabled)
- 2 Mouse Data Out
- 3 Mouse Clock Out
- 6 Keyboard Clock Out
- 7 Keyboard Data Out

Bit Test Port

- 0 Keyboard Clock In
- 1 Mouse Clock In

Hardwired Internal Connections

Keyboard Data Out (Open Collector) <=> Keyboard Data In Keyboard Clock Out (Open Collector) <=> Keyboard Clk In

Mouse Data Out (Open Collector) <=> Mouse Data In Mouse Clock Out (Open Collector) <=> Mouse Clock In

Keyboard OBF Interrupt => IRQ1

Mouse OBF Interrupt => IRQ12

Input / Output / Test Port Command Codes

C0h transfers input port data to the output buffer. D0h copies output port values to the output buffer. E0h transfers test input port data to the output buffer.

The above definitions are provided for reference only as actual keyboard and mouse control is no longer performed bit-by bit using the above ports but controlled directly by keyboard / mouse controller internal logic. Data is sent and received using the command codes listed on the following page.

Only w	vrite to port 60h if port 64h bit-1 = 0 (1=full).		
Port 60 - Keyboard Controller Output BufferRO			
Only re	ead from port 60h if port 64h bit- $0 = 1$ ($0 = \text{empty}$).		
Port 6	4 - Keyboard / Mouse StatusRO		
7	Parity Error		
	0 No parity error (odd parity received) default		
	1 Even parity occurred on last byte received		
(from keyboard / mouse		
6	General Receive / Transmit Timeout 0 No error default		
	1 Error		
5	Mouse Output Buffer Full		
C	0 Mouse output buffer empty default		
	1 Mouse output buffer holds mouse data		
4	Keylock Status		
	0 Locked		
	1 Free		
3	Command / Data		
	0 Last write was data writedefault		
2	1 Last write was command write		
2	System Flag 0 Power-On Defaultdefault		
	1 Self Test Successful		
1	Input Buffer Full		
-	0 Input Buffer Empty default		
	1 Input Buffer Full		
0	Keyboard Output Buffer Full		
	0 Keyboard Output Buffer Empty default		
	1 Keyboard Output Buffer Full		
KBC (Control Register(R/W via Commands 20h/60h)		
7	Reserved always reads 0		
6	PC Compatibility		
	0 Disable scan conversion		
	1 Convert scan codes to PC format; convert 2- byte break sequences to 1-byte PC-compatible		
	break codesdefault		
5	Mouse Interface		
4	0 Enable default		
4	0 Enable default 1 Disable Keyboard Interface 0 Enable default		
-	0Enabledefault1DisableKeyboard Interfacedefault0Enabledefault1Disable		
3	0 Enable default 1 Disable Keyboard Interface default 1 Disable Reserved always reads 0		
-	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2		
3	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts 0 Disable default		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts 0 Disable default 1 Enable - Generate interrupt on IRQ12 when		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts 0 Disable default		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts 0 Disable default 1 Enable - Generate interrupt on IRQ12 when mouse data comes into output buffer Keyboard Interrupts 0 Disable default		
3 2	0 Enable default 1 Disable Keyboard Interface 0 Enable default 1 Disable Reserved always reads 0 System Flag default=0 This bit may be read back as status register bit-2 Mouse Interrupts 0 Disable default 1 Enable - Generate interrupt on IRQ12 when mouse data comes into output buffer Keyboard Interrupts		



Port 64 - Keyboard / Mouse CommandWO

This port is used to send commands to the keyboard / mouse controller. The command codes recognized by the VT8235M Version CD are listed in the table below.

Table 7. Keyboard Controller Command Codes

Code	Keyboard Command Code Description
20h	Read Control Byte (next byte is Control Byte)
21-3Fh	Read SRAM Data (next byte is Data Byte)
60h	Write Control Byte (next byte is Control Byte)
61-7Fh	Write SRAM Data (next byte is Data Byte)
Alh	Output Keyboard Controller Version #
A4h	Test if Password is installed
A-111	(always returns F1h to indicate not installed)
A7h	Disable Mouse Interface
A8h	Enable Mouse Interface
A9h	Mouse Interface Test (puts test results in port 60h)
A9II	
	(value: 0=OK, 1=clk stuck low, 2=clk stuck high,
1 1 h	3=data stuck lo, 4=data stuck hi, FF=general error)
AAh	KBC self test (returns 55h if OK, FCh if not)
ABh	Keyboard Interface Test (see A9h Mouse Test)
ADh	Disable Keyboard Interface
AEh	Enable Keyboard Interface
AFh	Return Version #
C0h	Read Input Port (read input data to output buffer)
C1h	Poll Input Port (read Mouse Data In
C01-	continuously to status bit 5
C8h	Unblock Mouse Output (use before D1 to change
C01	active mode)
C9h	Reblock Mouse Output (protection mechanism
CAI	for D1)
CAh	Read Mode (output KBC mode info to port 60
D01	output buffer: bit-0=0 if ISA, 1 if PS/2)
D0h	Read Output Port (copy output port values
D11	to port 60)
D1h	Write Output Port (data byte following is written to
Dat	keyboard output port as if it came from keyboard)
D2h	Write Keyboard Output Buffer & clear status bit-5
D21	(write following byte to keyboard)
D3h	Write Mouse Output Buffer & set status bit-5 (write
	following byte to mouse; put value in mouse input
D. //	buffer so it appears to have come from the mouse)
D4h	Write Mouse (write following byte to mouse)
E0h	Read Keyboard Clock In and Mouse Clock In
	(return in bits 0-1 respectively of response byte)
Exh	Set Mouse Clock Out per command bit 3
	Set Mouse Data Out per command bit 2
	Set Gate A20 per command bit 1
Fxh	Pulse Mouse Clock Out low for 6usec per cmd bit 3
	Pulse Mouse Data Out low for 6usec per cmd bit 2
	Pulse Gate A20 low for 6usec per command bit 1
	Pulse System Reset low for 6usec per cmd bit 0

All other codes not listed are undefined.



DMA Controller I/O Registers

Ports 00-0F - Master DMA Controller

Channels 0-3 of the Master DMA Controller control System DMA Channels 0-3. There are 16 Master DMA Controller registers:

I/O Address Bits 15-0 Register Name 0000 0000 000x 0000 Ch 0 Base / Current Address RW0000 0000 000x 0001 Ch 0 Base / Current Count RW0000 0000 000x 0010 Ch 1 Base / Current Address **RW** Ch 1 Base / Current Count 0000 0000 000x 0011 RW0000 0000 000x 0100 Ch 2 Base / Current Address RWCh 2 Base / Current Count 0000 0000 000x 0101 **RW** 0000 0000 000x 0110 Ch 3 Base / Current Address **RW** 0000 0000 000x 0111 Ch 3 Base / Current Count RW**RW** 0000 0000 000x 1000 Status / Command 0000 0000 000x 1001 Write Request WO Write Single Mask 0000 0000 000x 1010 WO Write Mode WO 0000 0000 000x 1011 0000 0000 000x 1100 Clear Byte Pointer F/F WO 0000 0000 000x 1101 **Master Clear** WO 0000 0000 000x 1110 Clear Mask WO 0000 0000 000x 1111 R/W All Mask Bits **RW**

Ports C0-DF - Slave DMA Controller

Channels 0-3 of the Slave DMA Controller control System DMA Channels 4-7. There are 16 Slave DMA Controller registers:

I/O Address Bits 15-0	Register Name	DII.
0000 0000 1100 000x	Ch 4 Base / Current Address	RW
0000 0000 1100 001x	Ch 4 Base / Current Count	\mathbf{RW}
0000 0000 1100 010x	Ch 5 Base / Current Address	\mathbf{RW}
0000 0000 1100 011x	Ch 5 Base / Current Count	\mathbf{RW}
0000 0000 1100 100x	Ch 6 Base / Current Address	\mathbf{RW}
0000 0000 1100 101x	Ch 6 Base / Current Count	$\mathbf{R}\mathbf{W}$
0000 0000 1100 110x	Ch 7 Base / Current Address	\mathbf{RW}
0000 0000 1100 111x	Ch 7 Base / Current Count	\mathbf{RW}
0000 0000 1101 000x	Status / Command	$\mathbf{R}\mathbf{W}$
0000 0000 1101 001x	Write Request	WO
0000 0000 1101 010x	Write Single Mask	WO
0000 0000 1101 011x	Write Mode	WO
0000 0000 1101 100x	Clear Byte Pointer F/F	WO
0000 0000 1101 101x	Master Clear	WO
0000 0000 1101 110x	Clear Mask	WO
0000 0000 1101 111x	Read/Write All Mask Bits	WO

Note that not all bits of the address are decoded.

The Master and Slave DMA Controllers are compatible with the Intel 8237 DMA Controller chip. Detailed description of 8237 DMA controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports 80-8F - DMA Page Registers

There are eight DMA Page Registers, one for each DMA channel. These registers provide bits 16-23 of the 24-bit address for each DMA channel (bits 0-15 are stored in registers in the Master and Slave DMA Controllers). They are located at the following I/O Port addresses:

I/O Address Bits 15-0	Register Name
0000 0000 1000 0111	Channel 0 DMA Page (M-0)RW
0000 0000 1000 0011	Channel 1 DMA Page (M-1)RW
0000 0000 1000 0001	Channel 2 DMA Page (M-2)RW
0000 0000 1000 0010	Channel 3 DMA Page (M-3)RW
0000 0000 1000 1111	Channel 4 DMA Page (S-0)RW
0000 0000 1000 1011	Channel 5 DMA Page (S-1)RW
0000 0000 1000 1001	Channel 6 DMA Page (S-2)RW
0000 0000 1000 1010	Channel 7 DMA Page (S-3)RW

DMA Controller Shadow Registers

The DMA Controller shadow registers are enabled by setting function 0 Rx77 bit 0. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard DMA controller registers (writes are unchanged).

Port 0 - Channel 0 Base AddressRO
Port 1 - Channel 0 Byte CountRO
Port 2 - Channel 1 Base AddressRO
Port 3 - Channel 1 Byte CountRO
Port 4 – Channel 2 Base Address
Port 5 - Channel 2 Byte CountRO
Port 6 - Channel 3 Base Address
Port 7 - Channel 3 Byte Count
Port 8 –1 st Read Channel 0-3 Command Register RO
Port 8 – 2 nd Read Channel 0-3 Request RegisterRO
Port 8 – 3 rd Read Channel 0 Mode RegisterRO
Port 8 – 4 th Read Channel 1 Mode RegisterRO
Port 8 –5 th Read Channel 2 Mode RegisterRO
Port 8 –6 th Read Channel 3 Mode RegisterRO
Port F - Channel 0-3 Read All MaskRO
Port C4 - Channel 5 Base AddressRO
Port C6 - Channel 5 Byte CountRO
Port C8 -Channel 6 Base AddressRO
Port CA - Channel 6 Byte CountRO
Port CC -Channel 7 Base AddressRO
Port CE -Channel 7 Byte CountRO
Tort CE Channer / Byte Count
Port D0 –1 st Read Channel 4-7 Command Register RO
Port D0 –2 nd Read Channel 4-7 Request Register RO
Port D0 –3 rd Read Channel 4 Mode RegisterRO
Port D0 –4 th Read Channel 5 Mode RegisterRO
Port D0 –5 th Read Channel 6 Mode RegisterRO
Port D0 –6 th Read Channel 7 Mode RegisterRO
Port DE -Channel 4-7 Read All MaskRO



Interrupt Controller I/O Registers

Ports 20-21 - Master Interrupt Controller

The Master Interrupt Controller controls system interrupt channels 0-7. Two registers control the Master Interrupt Controller. They are:

0000 0000 001x xxx0	Master Interrupt Control
I/O Address Bits 15-0	Register Name

0000 0000 001x xxx0 Master Interrupt Control RW 0000 0000 001x xxx1 Master Interrupt Mask RW

Note that not all bits of the address are decoded.

The Master Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports A0-A1 - Slave Interrupt Controller

The Slave Interrupt Controller controls system interrupt channels 8-15. The slave system interrupt controller also occupies two register locations:

I/O Address	Rite	15-0	Register Name
I/O Addicss	DIIO	13-0	Kegistei maine

0000 0000 101x xxx0	Slave Interrupt Control	RW
0000 0000 101x xxx1	Slave Interrupt Mask	RW

Note that not all address bits are decoded.

The Slave Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Interrupt Controller Shadow Registers

The following shadow registers are enabled by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard interrupt controller registers (writes are unchanged).

DΩ

Port 20	- Master Interrupt Control ShadowRO
Port A(O - Slave Interrupt Control ShadowRO
7	Reserved always reads 0
6	OCW3 bit 2 (POLL)
5	OCW3 bit 0 (RIS)
4	OCW3 bit 5 (SMM)
3	OCW2 bit 7 (R)
2	ICW4 bit 4 (SFNM)
1	ICW4 bit 1 (AEOI)
0	ICW1 bit 3 (LTIM)
Port 21	- Master Interrupt Mask ShadowRO
Port A1	- Slave Interrupt Mask ShadowRO
7-5	Reserved always reads 0
4-0	T7-T3 of Interrupt Vector Address

Timer / Counter Registers

Ports 40-43 - Timer / Counter I/O Registers

There are 4 Timer / Counter registers:

I/O Address Bits 15-0	Register Name	
0000 0000 010x xx00	Timer / Counter 0 Count	\mathbf{RW}
0000 0000 010x xx01	Timer / Counter 1 Count	\mathbf{RW}
0000 0000 010x xx10	Timer / Counter 2 Count	\mathbf{RW}
0000 0000 010x xx11	Timer / Counter Cmd Mode	WO

Note that not all bits of the address are decoded.

The Timer / Counters are compatible with the Intel 8254 Timer / Counter chip. Detailed descriptions of 8254 Timer / Counter operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Timer / Counter Shadow Registers

The following shadow registers are enabled for readback by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard timer / counter registers (writes are unchanged).

Port 40 – Counter 0 Base Count Value (LSB 1st MSB 2nd)RO Port 41 – Counter 1 Base Count Value (LSB 1st MSB 2nd)RO Port 42 – Counter 2 Base Count Value (LSB 1st MSB 2nd)RO



<u> Port 70</u>	- CMOS AddressRW	
7	NMI DisableRW	
	0 Enable NMI Generation. NMI is asserted on	
	encountering SERR# on the PCI bus.	
	1 Disable NMI Generationdefault	
6-0	CMOS Address (lower 128 bytes)RW	
Port 71	- CMOS DataRW	
7-0	CMOS Data (128 bytes)	
Note:	orts 70-71 may be accessed if Device 17 Function 0	
	Rx51 bit-3 is set to one to select the internal RTC. If	
	Rx51 bit-3 is set to zero, accesses to ports 70-71 will	
	be directed to an external RTC.	
Port 74	- CMOS AddressRW	
7-0	CMOS Address (256 bytes)RW	

7-0 CMOS Data (256 bytes)

Note: Ports 74-75 may be accessed only if Rx4E bit-3 (Port 74/75 Access Enable) is set to one to enable port 74/75 access.

Port 75 - CMOS Data.....RW

Note: Ports 70-71 are compatible with PC industrystandards and may be used to access the lower 128 bytes of the 256-byte on-chip CMOS RAM. Ports 74-75 may be used to access the full on-chip extended 256-byte space in cases where the on-chip RTC is disabled.

Note: The system Real Time Clock (RTC) is part of the "CMOS" block. The RTC control registers are located at specific offsets in the CMOS data area (0-0Dh and 7D-7Fh). Detailed descriptions of CMOS / RTC operation and programming can be obtained from the VIA VT82887 Data Book or numerous other industry publications. For reference, the definition of the RTC register locations and bits are summarized in the following table:

Offset	Description	<u>I</u>	Binary Range	BCD Range
00	Seconds		00-3Bh	00-59h
01	Seconds Alarm		00-3Bh	00-59h
02	Minutes		00-3Bh	00-59h
03	Minutes Alarm		00-3Bh	00-59h
04	Hours	am 12hr	: 01-1Ch	01-12h
		pm 12hr	: 81-8Ch	81-92h
		24hr	: 00-17h	00-23h
05	Hours Alarm	am 12hr	: 01-1Ch	01-12h
		pm 12hr	: 81-8Ch	81-92h
		24hr	: 00-17h	00-23h
06	Day of the Wee	k Sun=1	: 01-07h	01-07h
07	Day of the Mon	th	01-1Fh	01-31h
08	Month		01-0Ch	01-12h
09	Year		00-63h	00-99h

0A	Regist	ter A	
	7	UIP	Update In Progress
	6-4	DV2-0	Divide (010=ena osc & keep time)
	3-0	RS3-0	Rate Select for Periodic Interrupt

7	SET	Inhibit Update Transfers
6	PIE	Periodic Interrupt Enable
5	AIE	Alarm Interrupt Enable
4	UIE	Update Ended Interrupt Enable
3	SQWE	No function (read/write bit)
2	DM	Data Mode (0=BCD, 1=binary)
1	24/12	Hours Byte Format (0=12, 1=24)
0	DSE	Daylight Savings Enable

Register B

C	Regist	<u>er C</u>	
	7	IRQF	Interrupt Request Flag
	6	PF	Periodic Interrupt Flag
	5	AF	Alarm Interrupt Flag
	4	UF	Update Ended Flag
	3-0	0	Unused (always read 0)

0D	Regist	er D	
	7	VRT	Reads 1 if VBAT voltage is OK
	6-0	0	Unused (always read 0)

0E-7C Software-Defined Storage Registers (111 Bytes)

<u>Offset</u>	Extended Functions	Binary Range	BCD Range
7D	Date Alarm	01-1Fh	01-31h
7 E	Month Alarm	01-0Ch	01-12h
7F	Century Field	13-14h	19-20h

80-FF Software-Defined Storage Registers (128 Bytes)

Table 8. CMOS Register Summary



Keyboard / Mouse Wakeup Index / Data Registers

The Keyboard / Mouse Wakeup registers are accessed by performing I/O operations to / from an index / data pair of registers in system I/O space at port addresses 2Eh and 2Fh. The registers accessed using this mechanism are used to initialize Keyboard / Mouse Wakeup functions at index values in the range of E0-EF.

Keyboard / Mouse Wakeup initialization is accomplished in three steps:

- 1) Enter initialization mode (set Function 0 Rx51[1] = 1)
- 2) Initialize the chip
 - a) Write index to port 2Eh
 - b) Read / write data from / to port 2Fh
 - c) Repeat a and b for all desired registers
- 3) Exit initialization mode (set Function 0 Rx51[1] = 0)

Port 2Eh - Keyboard Wakeup IndexRW 7-0 Index Value

Function 0 PCI configuration space register Rx51[1] must be set to 1 to enable access to the configuration registers.

Port 2Fh - Keyboard Wakeup Data.....RW

7-0 Data Value

Keyboard / Mouse Wakeup Registers

These registers are accessed via the port 2E / 2F index / data register pair with Function 0 Rx51[1] = 1 using the indicated index values below

Index E0 – Keyboard / Mouse Wakeup Enable (08h)....RW 7-5 Reserved always reads 0

	_		***************************************	
4	4	Reserved	(Do Not Program)	\dots default = 0

3 Win98 Keyboard Power Key Wake-up

0 Disable

Enabledefault 1

2 Password Wake-up

0 Disable default

1 Enable

1 PS/2 Mouse Wake-up

0 Disable default

1 Enable

Keyboard Wake-up

0 Disabledefault

Enable

Index E1 – Keyboard Wakeup Scan Code Set 0 (F0h) RV
7-0 Keyboard Wakeup First Scan Codedef = F0
Index E2 – Keyboard Wakeup Scan Code Set 1 (00h) RV
7-0 Keyboard Wakeup Second Scan Code def = 00
Index E3 – Keyboard Wakeup Scan Code Set 2 (00h) RV
7-0 Keyboard Wakeup Third Scan Code def = 00
Index E4 – Keyboard Wakeup Scan Code Set 3 (00h) RV
7-0 Keyboard Wakeup Fourth Scan Code def = 00
Index E5 – Keyboard Wakeup Scan Code Set 4 (00h) RV
7-0 Keyboard Wakeup Fifth Scan Codedef = 00
Index E6 – Keyboard Wakeup Scan Code Set 5 (00h) RV
7-0 Keyboard Wakeup Sixth Scan Code def = 00
Index E7 – Keyboard Wakeup Scan Code Set 6 (00h) RV
7-0 Keyboard Wakeup Seventh Scan Code def = 00
Index E8 – Keyboard Wakeup Scan Code Set 7 (00h) RV
7-0 Keyboard Wakeup Eighth Scan Codedef = 00
Index E9 -Mouse Wakeup Scan Code Set 1 (09h) RV
7-0 Mouse Wakeup Scan Code Set 1 def = 09
Index EA -Mouse Wakeup Scan Code Set 2(00h) RV
7-0 Mouse Wakeup Scan Code Set 2def = 00
Index EB -Mouse Wakeup Scan Code Mask (00h) RV
7-0 Mouse Wakeup Scan Code Maskdef = 00
<u>=</u>



Memory Mapped I/O APIC Registers

Memory Address FEC00000 - APIC IndexRW				
7-0	APIC Index default = 00h			
	8-bit pointer to APIC registers.			
Memor	y Address FEC00013-10 – APIC DataRW			
31-0	APIC Data default = 0000 0000h			
	Data for the APIC register pointed to by the APIC			
	index			
Memor	y Address FEC00020 – APIC IRQ Pin AssertionWO			
7-5	Reserved always reads 0			
4-0	APIC IRQ Numberdefault undefined			
	IRQ # for this interrupt. Valid values are 0-23 only.			
Memor	y Address FEC00040 – APIC EOIWO			
7-0	Redirection Entry Cleardefault undefined			
	When a write is issued to this register, the APIC will			
	check this field and compare it with the vector field			
	for each entry in the I/O redirection table. When a			

match is found, the "Remote_IRR" bit for that I/O

Redirection Entry will be cleared.

Indexed I/O APIC Registers

Offset 0	0 - APIC Identification (0000 0000h)RW	
31-28	Reserved always reads 0	
	APIC Identification default = 0	
	Software must program this value before using the APIC.	
23-0	Reserved always reads 0	
Offset 1	- APIC Version (00178003)RO	
31-24	Reservedalways reads 00h	
23-16	Maximum Redirectionalways reads 17h	
	Equal to the number of APIC interrupt pins minus one. For this APIC, this value is 17h (23 decimal).	
15	PCI IRQ	
	Always reads 1 to indicate that the IRQ assertion	
	register is implemented and that PCI devices are	
140	allowed to write to it to cause interrupts.	
14-8	Reserved always reads 0	
7-0	APIC Version always reads 03h The implementation version for this APIC is 03h.	
	The implementation version for this APIC is 05h.	
Offset 2	2 – APIC Arbitration (0000 0000h)RO	
31-28	Reservedalways reads 00h	
27-24	APIC Arbitration IDalways reads 00h	
23-0	Reserved always reads 00h	
Offset 3 – Boot Configuration (0000 0000h)RW		
31-1		
0	Interrupt Delivery Mechanism	
U	0 APIC Serial Busdefault	
	1 Front Side Bus Message	
	ε	



Offset 3F-10 - I/O Redirection Table

This table contains 24 registers, with one dedicated table entry for each of the 24 APIC interrupt signals. Each 64-bit register consists of two 32-bit values at consecutive index locations, with the low 32 bits at the even index and the upper 32 bits at the odd index. The default value for all registers is xxx1 xxxx xxxx xxxxxh.

Offset 11-10 - I/O Redirection - APIC IRQ0	RW
Offset 13-12 - I/O Redirection - APIC IRQ1	RW
Offset 15-14 – I/O Redirection – APIC IRQ2	RW
Offset 17-16 – I/O Redirection – APIC IRQ3	
Offset 19-18 – I/O Redirection – APIC IRQ4	
Offset 1B-1A – I/O Redirection – APIC IRQ5	
Offset 1D-1C - I/O Redirection - APIC IRQ6	
Offset 1F-1E – I/O Redirection – APIC IRQ7	
Offset 21-20 – I/O Redirection – APIC IRQ8	RW
Offset 23-22 - I/O Redirection - APIC IRQ9	RW
Offset 25-24 - I/O Redirection - APIC IRQ10	RW
Offset 27-26 - I/O Redirection - APIC IRQ11	RW
Offset 29-28 - I/O Redirection - APIC IRQ12	RW
Offset 2B-2A - I/O Redirection - APIC IRQ13	RW
Offset 2D-2C - I/O Redirection - APIC IRQ14	RW
Offset 2F-2E - I/O Redirection - APIC IRQ15	RW
Offset 31-30 - I/O Redirection - APIC IRQ16	RW
Offset 33-32 - I/O Redirection - APIC IRQ17	RW
Offset 35-34 - I/O Redirection - APIC IRQ18	RW
Offset 37-36 - I/O Redirection - APIC IRQ19	RW
Offset 39-38 - I/O Redirection - APIC IRQ20	RW
Offset 3B-3A - I/O Redirection - APIC IRQ21	RW
Offset 3D-3C - I/O Redirection - APIC IRQ22	RW
Offset 3F-3E - I/O Redirection - APIC IRQ23	RW

Format for Each I/O Redirection Table Entry:

rormat	ior Lac	an I/O Redirection Table Entry:
Physica	l Mode (<u>bit-11=0)</u>
		red always reads 0
	APIC	
Logical	Mode (ł	oit-11=1)
		ationdefault = undefined
55-17	Reserv	red always reads 0
		,,
16	Interru	ıpt Masked
		Not maskeddefault
		Masked
15	Trigge	r Mode
		Edge Sensitive default
		Level Sensitive
14		e IRR (Level Sensitive Interrupts Only) RO
		EOI message with a matching interrupt vector
		received from a local APIC
		Level sensitive interrupt sent by IOAPIC
		accepted by local APIC(s)
13		upt Input Pin Polarity
10		Active Highdefault
		Active Low
12		ry StatusRO
12		ns the current status of the delivery of this
	interru	_
		Idle (no activity)
		Send Pending (the interrupt has been injected
		but its delivery is temporarily delayed either
		because the APIC bus is busy or because the
		receiving APIC unit cannot currently accept
		the interrupt)
11		ation Mode
11		nines the interpretation of bits 56-63.
		Physical Mode default
	1]	Logical Mode
10-8	Dolivo	ry Mode
10-0		es how the APICs listed in the destination
		hould act upon reception of this signal
		Fixeddefault
		Lowest Priority
	010	
		-reserved-
	100	
	100	
		-reserved-
		External INT
	111	EAGINGI IIVI

7-0 Interrupt Vector

Contains the interrupt vector for this interrupt. Vector values range from 10h to FEh.



Configuration Space I/O

Configuration space accesses for all functions use PCI configuration mechanism 1 (see PCI specification revision 2.2 for more details). The ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

There are 8 "functions" implemented in the VT8235M Version CD (see Table 5 on page 22). The following sections describe the registers and register bits of these functions.

Port CI	FB-CF8 - Configuration AddressRW			
31	Configuration Space Enable			
	0 Disableddefault			
	1 Convert configuration data port writes to			
	configuration cycles on the PCI bus			
30-24	Reserved always reads 0			
23-16	PCI Bus Number			
	Used to choose a specific PCI bus in the system			
15-11	Device Number			
	Used to choose a specific device in the system			
10-8	Function Number			
	Used to choose a specific function if the selected			
	device supports multiple functions			
7-2	Register Number			
	Used to select a specific doubleword in the device's			
	configuration space			
1-0	Fixedalways reads 0			
Port CF	FF-CFC - Configuration DataRW			



Device 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8235M Version CD. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 0-1 (see function 1 for ports 2-3 and function 2 for ports 4-5).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
	Vendor ID (1106h = VIA Technologies)
0.004.2	2.4 D ID (2020L)
	3-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8235M-CD USB Controller)
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

7-0 Silicon Revision Code (0 indicates first silicon)		
Offset 9 - Programming Interface (00h)RO Offset A - Sub Class Code (03h=USB Controller)RO Offset B - Base Class Code (0Ch=Serial Bus Controller)RO		
Offset D - Latency Timer (16h)RW		
Offset 23-20 - USB I/O Register Base Address		
Offset 2D-2C - Sub Vendor ID (1106h)		
Offset 34 - Power Management Capabilities (80h) RW		
Offset 3C - Interrupt Line (00h)RW		
7-4 Reservedalways reads 0		
3-0 USB Interrupt Routing		
0000 Disableddefault		
0001 IRQ1		
0010 Reserved		
0011 IRQ3		
0100 IRQ4		
0101 IRQ5		
0110 IRQ6 0111 IRQ7		
1000 IRQ8		
1001 IRQ9		
1010 IRQ10		
1011 IRQ11 1100 IRQ12		
1100 IRO1/		
1101 IRQ13		



USB-Specific Configuration Registers

Offset 4	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7 6	Reserved	7	USB 1.1 Improvement for EOP This bit controls whether USB Specification 1.1 or 1.0 is followed when a stuffing error occurs before an EOP (End-Of-Packet). A stuffing error results when the receiver sees seven consecutive ones in a packet. Under USB specification 1.1, when this occurs in the interval just before an EOP, the receiver will accept the packet. Under USB specification 1.0, the packet is ignored. 0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check 0 Disabledefault 1 Enable	6-3 2	1 USB Spec 1.0 Compliant (packet ignored) Reserved (Do Not Program) default = 0 Trap Option
3	Frame Interval Select 0 1 msec frame time		Under the UHCI spec, port 60 / 64 is trapped only when its corresponding enable bits are set. When this bit is set, trap can be set without checking the enable bits.
-	USB Data Length Option 0 Support TD length up to 1280default 1 Support TD length up to 1023 (TD = Transfer Descriptor)		 Set trap 60/64 status bits only when trap 60/64 enable bits are set
2	Improve FIFO Latency 0 Improve latency if packet size < 64 bytesdef 1 Disable improvement	1	enable bits A20Gate Pass Through Option This bit controls whether the A20Gate pass-through
0	DMA Option 0 Enhanced performance (8 DW burst access with better FIFO latency)		sequence (as defined in UHCI) is followed. The A20Gate sequence consists of 4 commands. When this bit is 0, the 4-command sequence is followed. When this bit is 1, the last command (write FFh to port 64) is skipped. 0 A20GATE Pass-through command sequence
v	always leads 0	0	as defined in UHCI



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h) RW
7	Reserved (Do Not Program) default = 0		Reserved	
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program)	
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved	
-	0 Rx2C-2F RO default	1	EHCI Supports PME Assertion	
	1 Rx2C-2F RW	-	0 Not Supported	in be com state
3-2	Reserved (Do Not Program) default = 0		1 Supported	default
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion	
	iteser ved	v	0 Not Supported	in be com state
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported	default
7-5	Reserved always reads 0		11	
4	Reserved (Do Not Program) default = 0	<u>Offset</u>	<u>4A - Miscellaneous Control 7 (00l</u>	
3	Continue Transmission of Erroneous Data on	7-3	Reserved	always reads 0
	FIFO Underrun	2	Reserved (Do Not Program)	default = 0
	0 Enabledefault	1	Reserved	always reads 0
	1 Disable	0	Use External 60 MHz Clock	
2	Issue CRC Error Instead of Stuffing Error on		0 Disable	default
	FIFO Underrun		1 Enable	
	0 Enabledefault			
	1 Disable			
1-0	Reserved always reads 0	Offset	60 - Serial Bus Release Number	RO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Number	
7-5	Reservedalways reads 0	7-0	Release (valide)	aiways icads 10ii
_				
	$\mathbf{D}_{\text{operator}}$ default = 0			
4-3	Reserved (Do Not Program)			
4-3	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM Capability	RO
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault			
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault 1 Disable	31-0	PM Capabilityalway	s reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable default 1 Disable Lengthen PreSOF Time	31-0		s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalway	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status 00 D0	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status 00 D0 01 -reserved-	s reads FFC2 0001h
2	O Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001hRWdefault
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h



USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

<u>I/O Offset 5-4 - USB Interrupt Enable</u>

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control

Offset 8 - Revision ID (nnh).....RO



Device 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 1 PCI configuration space of the VT8235M Version CD. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 2-3 (see function 0 for ports 0-1 and function 2 for ports 4-5).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
	Vendor ID (1106h = VIA Technologies)
0.00	A D 4 ID (2020)
	-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8235M-CD USB Controller)
Offset 5	-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response) fixed at 0
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

7-0	Silicon Revision Code (0 indicates first silicon)
	O - Programming Interface (00h)RO
	A - Sub Class Code (03h=USB Controller)RO
Offset I	3 - Base Class Code (0Ch=Serial Bus Controller)RO
Offset I	O - Latency Timer (16h)RW
Offset 2	23-20 - USB I/O Register Base AddressRW
31-16	Reserved always reads 0
15-5	
	the base of the 32-byte USB I/O Register block,
4-0	corresponding to AD[15:5] 00001b
4-0	000010
Offset 2	2D-2C - Sub Vendor ID (1106h)RO†
	2F-2E - Sub Device ID (3038h)RO†
	$\Re x + 2[4] = 1.$
,	[-]
Officet 2	A Dower Management Canabilities (90b) DW
Offset 3	4 - Power Management Capabilities (80h) RW
Offset 3	BC - Interrupt Line (00h)RW
7-4	Reserved always reads 0
3-0	USB Interrupt Routing
•	0000 Disabled default
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4 0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11 1100 IRQ12
	1100 IRQ12 1101 IRQ13
	1110 IRQ14
	1111 Disabled
Offset 3	3D - Interrupt Pin (02h)RO
7-0	Interrupt Pindefault = 02h (INTB#)
. •	· r · - · · · · · · · · · · · · · · · ·



USB-Specific Configuration Registers

ffset	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	O Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are setdefault
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
			1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)	RW
7	Reserved (Do Not Program) default = 0	7-6	Reserved	alwavs reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program)	
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved	
-	0 Rx2C-2F RO default	1	EHCI Supports PME Assertion in	
	1 Rx2C-2F RW	-	0 Not Supported	De cora state
3-2	Reserved (Do Not Program) default = 0		1 Supported	default
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in	
1-0	Reservedarways reads 110	U	0 Not Supported	D5 Cold State
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported	default
7-5	Reservedalways reads 0		1 Supported	aciaan
4	Reserved (Do Not Program) default = 0	Offset	4A - Miscellaneous Control 7 (00h)	RW
3	Continue Transmission of Erroneous Data on	7-3	Reserved	
ŭ	FIFO Underrun	2	Reserved (Do Not Program)	
	0 Enabledefault	1	Reserved	
	1 Disable	0	Use External 60 MHz Clock	arways reads o
2	Issue CRC Error Instead of Stuffing Error on	v	0 Disable	default
_	FIFO Underrun		1 Enable	derdart
	0 Enabledefault		1 Endoic	
	1 Disable			
1-0	Reserved always reads 0			
1-0	Reserved arways reads o	Offset	60 - Serial Bus Release Number	RO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Number a	always reads 10h
7-5	Reserved always reads 0			•
4-3	Reserved (Do Not Program) default = 0			
2	Issue Bad CRC5 in SOF After FIFO Underrun	0.00	02.00 P15.G 1994	D .O
_	0 Enabledefault		83-80 – PM Capability	
	1 Disable	31-0	PM Capabilityalways re	ads FFC2 0001h
1	Lengthen PreSOF Time	Official	04 DM Comphility Status	DW
	The preSOF time point determines whether there is		84 – PM Capability Status	K W
	enough timein the remaining frame period to perform	7-0	PM Capability Status	1.0.1
	a 64-byte transaction. It prevents a packet that may		00 D0	default
	not fit in the remaining frame period from being		01 -reserved-	
	initiated. This bit controls whether the preSOF time		10 -reserved-	
	point is moved back so that the preSOF time is		11 D3 Hot	
	lengthened.			
	0 Disabledefault			
	1 Enable (PreSOF time lengthened)	Offset	C1-C0 - Legacy Support	RO
0	Issue Nonzero Bad CRC Code on FIFO Underrun		UHCI v1.1 Compliantalw	-
v	A FIFO underrun occurs when there is no data in the	13-0	OHCI VI.I Comphantaiw	ays reads 200011
	FIFO to supply data transmission. When this occurs,			
	the south bridge invalidates the data by sending an			
	incorrect CRC code to the device. This bit controls			
	the type of incorrect CRC sent.			
	0 Non zero CRC (recommended)default			
	1 All zero CRC			
	This option isn't really needed any more as non-zero			
	CRC always works.			
	CIC always works.			



USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control

Offset 8 - Revision ID (nnh).....RO



Device 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8235M Version CD. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 4-5 (see function 0 for ports 0-1 and function 1 for ports 2-3).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)	RO
	Vendor ID (1106h = VIA Techno	
Offset 3	-2 - Device ID (3038h)	RO
	Device ID $(3038h = VT8235M-CD USB Co$	
Offset 5	-4 - Command (0000h)	RW
15-8	Reserved always	
7	Reserved (address stepping)fir	
6	Reserved (parity error response)fi	
5	Reserved (VGA palette snoop)fir	
4	Memory Write and Invalidate. default=0 (d	
3	Reserved (special cycle monitoring)fir	
2	Bus Master default=0 (d	
1	Memory Space default=0 (d	isabled)
0	I/O Space default=0 (d	isabled)
Offset 7	'-6 - Status (0210h)	RWC
15	Reserved (detected parity error) always	reads 0
14	Signalled System Error de	
13	Received Master Abortde	fault=0
12	Received Target Abort de	efault=0
11	Signalled Target Abortde	fault=0
10-9	DEVSEL# Timing	
	00 Fast	
	01 Mediumdefault	(fixed)
	10 Slow	
	11 Reserved	
8-0	Reserved fixed 10h (PC	CI PMI)

7-0	Silicon Revision Code (0 indicates first silicon)
Offset A	9 - Programming Interface (00h)RO A - Sub Class Code (03h=USB Controller)RO B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset 1	D - Latency Timer (16h)RW
31-16	Reservedalways reads 0 USB I/O Register Base Address. Port Address for the base of the 32-byte USB I/O Register block, corresponding to AD[15:5] 00001b
Offset 2	2D-2C - Sub Vendor ID (1106h)
Offset 3	34 - Power Management Capabilities (80h)RW
Offset 3	3C - Interrupt Line (00h)RW
	Reservedalways reads 0
3-0	•
	0000 Disabled default
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5 0110 IRQ6
	0111 IRO7
	0111 IRQ7 1000 IRQ8
	0111 IRQ7 1000 IRQ8 1001 IRQ9
	1000 IRQ8 1001 IRQ9 1010 IRQ10
	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11
	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12
	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13
	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14
Office	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14 1111 Disabled
Offset 3	1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14



USB-Specific Configuration Registers

ffset	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	0 Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are set
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
0	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
		0	1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h) RW
7	Reserved (Do Not Program) default = 0		Reserved	
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program)	
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved	
-	0 Rx2C-2F RO default	1	EHCI Supports PME Assertion	
	1 Rx2C-2F RW	-	0 Not Supported	in be com state
3-2	Reserved (Do Not Program) default = 0		1 Supported	default
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion	
	iteser ved	v	0 Not Supported	in be com state
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported	default
7-5	Reserved always reads 0		11	
4	Reserved (Do Not Program) default = 0	<u>Offset</u>	<u>4A - Miscellaneous Control 7 (00l</u>	
3	Continue Transmission of Erroneous Data on	7-3	Reserved	always reads 0
	FIFO Underrun	2	Reserved (Do Not Program)	default = 0
	0 Enabledefault	1	Reserved	always reads 0
	1 Disable	0	Use External 60 MHz Clock	
2	Issue CRC Error Instead of Stuffing Error on		0 Disable	default
	FIFO Underrun		1 Enable	
	0 Enabledefault			
	1 Disable			
1-0	Reserved always reads 0	Offset	60 - Serial Bus Release Number	RO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Number	
7-5	Reservedalways reads 0	7-0	Release (valide)	aiways icads 10ii
_				
	$\mathbf{D}_{\text{operator}}$ default = 0			
4-3	Reserved (Do Not Program)			
4-3	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM Capability	RO
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault			
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault 1 Disable	31-0	PM Capabilityalway	s reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable default 1 Disable Lengthen PreSOF Time	31-0		s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalway	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status 00 D0	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status 00 D0 01 -reserved-	s reads FFC2 0001h
2	O Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001hRWdefault
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalway 84 – PM Capability Status PM Capability Status	s reads FFC2 0001h



USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



Device 16 Function 3 Registers - USB 2.0 EHCI

This Enhanced Serial Bus host controller interface is fully compatible with EHCI specification v1.0. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 3 PCI configuration space of the VT8235M Version CD. The USB I/O registers are defined in EHCI specification v1.0. The registers in this function control USB 2.0 functions (see functions 0-2 for USB 1.1 UHCI control).

Offset 1-0 - Vendor ID (1106h)RO

PCI Configuration Space Header

Vendor ID (1106h = VIA Technologies)
3-2 - Device ID (3104h)RO
Device ID (3104h = VT8235M Version CD USB
2.0 EHCI Controller)
5-4 - Command (0000h)RW
Reserved always reads 0
Address Stepping default=0 (disabled)
Reserved (parity error response)
Reserved (VGA palette snoop) fixed at 0
Memory Write and Invalidate. default=0 (disabled)
Reserved (special cycle monitoring)fixed at 0
Bus Master default=0 (disabled)
Memory Space default=0 (disabled)
I/O Space default=0 (disabled)
7-6 - Status (0210h)RWC
Reserved (detected parity error) always reads 0
Signaled System Errordefault=0
Received Master Abortdefault=0
Received Target Abort default=0
Signaled Target Abort default=0
DEVSEL# Timing
00 Fast
01 Medium default (fixed)
01 Mediumdefault (fixed)

Reservedfixed 10h (PCI PMI)

Offset 8 - Revision ID (nnh).....RO

Offset 9 - Programming Interface (20h)RO Offset A - Sub Class Code (03h=USB Controller)RO Offset B - Base Class Code (0Ch=Serial Bus Controller)RO			
	C – Cache Line Size (10h)RW D - Latency Timer (16h)RW		
Offset 1	13-10 – EHCI Memory Mapped I/O Base Addr. RW		
31-8	EHCI Memory Mapped I/O Registers Base Address. Memory Address for the base of the USB 2.0 EHCI I/O Register block, corresponding to AD[31:8]		
2-1 0			
Offset 2D-2C - Sub Vendor ID (1106h)			
Offset 3	34 - Power Management Capabilities (80h)RW		
Offset 3	BC - Interrupt Line (00h)RW		
7-4	Reserved always reads 0		
3-0	1 8		
	0000 Disabled		
	0010 Reserved		
	0011 IRQ3 0100 IRQ4		
	0100 IRQ4 0101 IRQ5		
	0110 IRQ6		
	0111 IRQ7 1000 IRQ8		
	1001 IRQ9		
	1010 IRQ10 1011 IRQ11		
	1100 IRQ12		
	1101 IRQ13		
	1110 IRQ14 1111 Disabled		

11 Reserved

7-0 Silicon Revision Code

 Offset 3D - Interrupt Pin (04h)
 RO

 7-0
 Interrupt Pin
 default = 04h (INTD#)



USB-Specific Configuration Registers

Offset 4	40 - Miscellaneous Control 1 (40h)RW		
7	Reserved always reads 0		
6	Babble Option		
	This bit controls whether the port is disabled when		
	EOF (End-Of-Frame) babble occurs. Babble is		
	unexpected bus activity that persists into the EOF		
	interval. When this bit is 0, the port with the EOF		
	babble is disabled. When it is 1, it is not disabled		
	0 Automatically disable babbled port when EOF		
	babble occurs		
	1 Don't disable babbled portdefault		
5	PCI Parity Check		
	0 Disabledefault		
	1 Enable		
4	Reserved (Do Not Program) default = 0		
3-2	Reservedalways reads 0		
1	DMA Options		
	0 16 DW burst accessdefault		
	1 8 DW burst access		
0	Reserved always reads 0		
Offset 4	48 - Miscellaneous Control 5 (A0h)RW		
7-6	Reserved (Do Not Program) default = 0		
5	CCA Burst Access		
	0 Burst enable		
	1 Burst disabledefault		
4-1	Reserved always reads 0		
0	Reserved (Do Not Program) default = 0		
Offset 49 - Miscellaneous Control 6 (20h)RW			
7-6	Reserved (Do Not Program) default = 0		
5	Clock Auto Stop		
	0 Disable, no stop		
	1 Enable, auto stopdefault		
4	Auto Power Down Receiver Squelch Detector		
	0 Auto Power Downdefault		
	1 Always Powered Up		
3-0	Reserved always reads 0		

Offset 6	60 - Serial Bus Release Number (20h)RO
7-0	Release Number always reads 20h for USB 2.0
Offset 6	51 - Frame Length Adjust (20h)RO
Offset 6	53-62 – Port Wake Capability (0001h)RO
Offset 6	6B-68 - Legacy Support Extended Capability RO
	Capabilitiesalways reads 0000 0001h
Offset 6	6F-6C - Legacy Support Control / Status RW
31-0	Control / Statusalways reads 0000 0000h
	33-80 – PM Capability RO
31-0	PM Capabilityalways reads FFC2 0001h
Offset 8	34 – PM Capability StatusRW
7-0	PM Capability Status
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot



EHCI USB 2.0 I/O Registers

These registers are compliant with the EHCI v1.0 standard. Refer to the EHCI v1.0 specification for further details.

EHCI Capabilities

I/O Offset 0 - Capability Register Length (10h)

I/O Offset 3-2 - Interface Version Number (0100h)RO† I/O Offset 7-4 - Structure Parameters (0000 3206h) ...RO† I/O Offset B-8 - Capability Parameters (0000 6872h) .RO† † RW if Rx42[4] = 1.

Host Controller Operations

I/O Offset 13-10 - USB Command

I/O Offset 17-14 - USB Status

I/O Offset 1B-18 - USB Interrupt Enable

I/O Offset 1F-1C - USB Frame Index

I/O Offset 23-20 - 4G Segment Selector

I/O Offset 27-24 - Frame List Base Address

I/O Offset 2B-28 - Next Asynchronous List Address

I/O Offset 53-50 - Configured Flags

I/O Offset 57-54 - Port 0 Status / Control

I/O Offset 5B-58 - Port 1 Status / Control



<u>Device 17 Function 0 Registers – Bus Control and Power Management</u>

All registers are located in the device 17 function 0 configuration space of the VT8235M Version CD. These registers are accessed through PCI configuration mechanism #1 via I/O address 0CF8h / 0CFCh.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h)RO			
Offset 3-2 - Device ID (3177h)RO			
Offset 5	5-4 - CommandRW		
15-8	Reserved always reads 0		
7	Address / Data Stepping		
	0 Disable		
	1 Enabledefault		
6-4	Reserved always reads 0		
3	Special Cycle Enable RW, default = 0		
2	Bus Master always reads 1		
1	Memory SpaceRO, reads as 1		
0	I/O Space RO, reads as 1		
Offset 7-6 - StatusRWC			
15	Detected Parity Error write one to clear		
14	Signalled System Error always reads 0		
13	Signalled Master Abort write one to clear		
12	Received Target Abort write one to clear		
11	Signalled Target Abort write one to clear		
10-9	DEVSEL# Timing fixed at 01 (medium)		
8	Data Parity Detected		
	Reads 1 if PERR# is asserted (driven or observed) or		
	a bus master data parity error occurred.		
7	Fast Back-to-Back Capable always reads 0		

.....always reads 0

6-0 Reserved



ISA Bus Control

Offset 4	0 - ISA Bus Control (00h)RW	Offset 4	42 – Line Buffer Control (00h)RW
7	ISA Command Delay	7	ISA Master DMA Line Buffer
	0 Normaldefault		Controls whether the DMA line buffer is used.
	1 Extra		0 Disable default
6	I/O Recovery Time		1 Enable. Master DMA waits until the line
	The number of clocks between 2 I/O commands		buffer is full (8 DWords) before transmitting
	0 Disabledefault		data (bit-6 must also be enabled to insure that
	1 Enable (Rx4C[7:6] determines the # of clocks)		there are no coherency issues).
5	ROM Wait States	6	Gate Interrupt Until Line Buffer Flush Complete
	0 1 Wait Statedefault		This bit should be enabled if bit-7 is enabled.
	1 0 Wait States		0 Disabledefault
4	ROM Write		1 Enable. IRQs are gated until the line buffer is
	0 Disable (ROM writes are ignored)default		flushed to insure that there are no coherency
	1 Enable (ROM can be written)		issues.
3	Double DMA Clock	5	Flush Line Buffer for Interrupt
	0 DMA clock runs at 4 MHzdefault		This bit controls whether the line bufer is flushed
	1 DMA clock runs at 8 MHz		when an interrupt request is generated. This bit
2	4D0 / 4D1 Port Configuration		should be enabled if bit-7 is enabled.
	Controls whether ports 4D0 / 4D1 can be configured.		0 Disabledefault
	Ports 4D0 / 4D1 determine whether IRQ requests are		1 Enable
	edge or level triggerred (4D0[7-0] for IRQ7-0,	4	Uninterruptable Burst Read
	4D1[7-0] for IRQ15-8) (0 = level, 1 = edge).		0 Disabledefault
	0 Disabledefault		1 Enable. The PCI bus is not granted to DMA
	1 Enable		until burst read transactions from the north
1	DMA / Interrupt / Timer Shadow Register Read		bridge are completed.
	0 Disabledefault	3	Gate IRQ Until Line Bufer Flush Completed
	1 Enable (shadow register values can be read)		0 Disabledefault
0	Double ISA Bus Clock		1 Enable
	0 Bus clock runs at PCLK / 4 (8 MHz)default	2-0	Reserved always reads 0
	1 Bus clock runs at PCLK / 2 (16 MHz)	Offcot	43 – Delay Transaction Control (00h)RW
Offset /	11 – BIOS ROM Decode Control (00h)RW		
	these bits to 1 enables the indicated address range to be	7-4	Reserved (Do Not Program) default = 0
	I in the ROMCS# decode:	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions
merude			(delayed read / write and posted write) are enabled.
7	000E0000h-000EFFFFh default=0 (disable)		0 Disable
6	FFF00000h-FFF7FFFFh default=0 (disable)		1 Enable
5	FFE80000h-FFEFFFFFh default=0 (disable)	2	Only Posted Write
4	FFE00000h-FFE7FFFFhdefault=0 (disable)	2	This bit controls whether posted write is enabled, as
3	FFD80000h-FFDFFFFFh default=0 (disable)		opposed to bit-3 which controls whether delayed read
2	FFD00000h-FFD7FFFFh default=0 (disable)		/ write as well as posted write are enabled.
1	FFC80000h-FFCFFFFFh default=0 (disable)		0 Disabledefault
0	FFC00000h-FFC7FFFFh default=0 (disable)		1 Enable
Note:	ROMCS# is always active when ISA addresses	1	Write Delay Transaction Timeout Timer
	00-FFFFFFF and 000F0000-000FFFFF are decoded.	•	When enabled, if a delayed transaction (write cycle
111000	oo iiiiiiii uu ooo ooo ooo oo iiiii uu doodada.		only) is not retried after 2^{12} PCI clocks, the
			transaction is terminated.
			0 Disable default
			1 Enable
		0	Read Delay Transaction Timeout Timer
		-	When enabled, if a delayed transaction (read cycle
			only) is not retried after 2^{12} PCI clocks, the
			transaction is terminated.
			0 Disable default
			1 Enable



Offset 48 – Read Pass Write Control.....RW

7 APIC FSB Fixed at Low DW

- 0 Disable (Address Bit-2 not masked)default
- 1 Enable (force A2 from APIC FSB to low)

Address bit A2 controls whether data is in the lower (0) or upper (1) doubleword of a quadword sent to the CPU. When this bit is enabled, A2 is masked which means it is always 0 to select the lower doubleword.

- **6-4 Reserved**always reads 0
- 3 AC97 / LPC Read Pass Write
 - O Disable (a read cannot be performed before a preceeding write has been completed) ...default
 - 1 Enable (internal AC97 and LPC devices are allowed to perform a read before a preceeding write)
- 2 IDE Read Pass Write
 - 0 Disable (a read cannot be performed before a preceeding write has been completed) ...default
 - 1 Enable (the internal IDE controller is allowed to perform a read before a preceeding write)
- 1 USB Read Pass Write
 - O Disable (a read cannot be performed before a preceeding write has been completed) ... default
 - 1 Enable (the internal USB controllers are allowed to perform a read before a preceeding write)

0 NIC Read Pass Write

- O Disable (a read cannot be performed before a preceeding write has been completed) ...default
- 1 Enable (the internal LAN controller is allowed to perform a read before a preceeding write)

Offset 4	49 – CCA Control RW
7	Reservedalways reads 0
6	South Bridge Internal Master Devices Priority
	Higher Than External PCI Master
	0 Disabledefault
	1 Enable
	The "CCA" is an internal arbiter that controls the
	priority of external PCI masters vs. internal master
	devices. Normally priority is the same for internal
	and external PCI master devices, but when this bit is
	enabled, internal master devices are given higher
	priority than external PCI masters (3/4 : 1/4).
5	CCA Clean to Mask Off IRQ
	Controls whether interrupt requests are gated until
	data is written to memory.
	0 Disabledefault
	1 Enable
4-3	Reserved (Do Not Program) default = 0
2	WSC Mask Off INTR
	Controls whether INTR is masked until write snoop
	is complete.

0 Disable default

1-0 Reserved (Do Not Program) default = 0



Miscellaneous Control

Offset 4	4C - IDE Interrupt Routing (04h)RW
7-6	I/O Recovery Time Select
	When Rx40[6] is enabled, this field determines the
	I/O recovery time.
	00 1 Bus Clock default
	01 2 Bus Clock
	10 4 Bus Clock
	11 8 Bus Clock
5-4	Reserved (do not program) default = 0
3-2	IDE Secondary Channel IRQ Routing
	00 IRQ14
	01 IRQ15default
	10 IRQ10
	11 IRQ11
1-0	IDE Primary Channel IRQ Routing
	00 IRQ14default
	01 IRQ15
	10 IRQ10
	11 IRQ11

Note: IRQ Routing to the APIC is fixed as follows:

INTA# => IRQ16

INTB# => IRQ17

INTC# => IRQ18

INTD# => IRQ19

IDE (Native Mode) => IRQ20

USB IRQ (All four functions) and INTF => IRQ21

AC97 / MC97 IRQ and INTG=> IRQ22

LAN IRQ and INTH=> IRQ23

Table 9. APIC Fixed IRQ Routing

Offset -	4E - Internal RTC Test ModeRW	
7-5	Reserved always reads 0	
4	Last Port 70/74 Written Status	
	0 Last write was to port 70default	
	1 Last write was to port 74	
3	Extra RTC Port 74/75	
	The RTC is normally accessed though ports 70/74.	
	This bit controls whether two extra ports (74 / 75)	
	can be used to access the RTC.	
	0 Disable default	
	1 Enable	
2-0	Reserved (Do Not Program) default = 0	
Offset 4F – PCI Bus and CPU Interface Control RW		
7-4	Reservedalways reads 0	
3	CPU Reset Source	
	This bit determines whether CPU Reset (generated	
	through port 92 or the keyboard) uses INIT or	
	CPURST.	
	0 Do not use CPURST as CPU Reset default	
	1 Use INIT as CPU Reset	
2	Reserved (Do Not Program) default = 0	
1	Reservedalways reads 0	
0	Software PCI Reset write 1 to generate PCI reset	



Function Control

Offset	50 – Function Control 1 (08h)RW
7	Device 17 Function 6 MC97
	0 Enabledefault
	1 Disable
6	Device 17 Function 5 AC97
	0 Enabledefault
	1 Disable
5	Device 16 Function 1 USB 1.1 UHCI Ports 2-3
	0 Enabledefault
	1 Disable
4	Device 16 Function 0 USB 1.1 UHCI Ports 0-1
	0 Enabledefault
	1 Disable
3	Device 17 Function 1 IDE
	0 Enable
	1 Disabledefault
2	Device 16 Function 2 USB 1.1 UHCI Ports 4-5
	0 Enabledefault
	1 Disable
1	Device 16 Function 3 USB 2.0 EHCI
	0 Enabledefault
	1 Disable
0	Reserved always reads 0

Offset 5	51 – Fı	unction C	Control 2 (0Dh)	RW
7-6				
5	Internal LAN Controller Clock Gating			
	When	n bit-4 o	f this register is	disabled, the LAN
	funct	ion is dis	abled but the LAI	N controller clock is
	not g	gated auto	matically. This	bit controls whether
	the cl	lock is act	ually gated.	
	0	Disable.		default
	1	Enable		
4	Inter	nal LAN	Controller	
	0	Disable.		default
	1	Enable		
3		nal RTC		
	0	Disable		
	1			default
2		nal PS2 I	Mouse	
	0	Disable		
	1			default
1			Configuration	
	0			ets E0-EF default
0	1		oorts 2E / 2F offse	ts EU-EF
0		nal KBC		
	0	Disable		d a.Ca14
	1	Enable	0 / Disable	default
		Dim		
		<u>Pin</u> AF12	-	
		V2	KBCS# KBRC	KOMCS# KBDT
		V2 V3		KBCK
		W1	IRQ12	MSDT
		W2	IRQ12 IRQ1	MSCK
		V V 2	II.QI	MISCIX



Serial IRQ, LPC, and PC/PCI DMA Control Plug and Play Control - PCI Offset 52 - Serial IRQ & LPC Control (00h)RW Offset 54 - PCI Interrupt Polarity.....RW Reserved always reads 0 always reads 0 Reserved LPC Short Wait Abort 6 0 Disabledefault The following bits all default to "level" triggered (0) Enable. During a short wait, the cycle is 3 PCI INTA# Invert (edge) / Non-invert (level). (1/0) 2 PCI INTB# Invert (edge) / Non-invert (level). (1/0) aborted after 8Ts. **LPC Frame Wait State Time** PCI INTC# Invert (edge) / Non-invert (level). (1/0) 5 1 0 Frame Wait State is 1T.....default 0 PCI INTD# Invert (edge) / Non-invert (level). (1/0) 1 Frame Wait State is 2T PCI INTA-D# normally connect to PCI interrupt pins Note: LPC Stop to Start Frame Wait State INTA-D# (see pin definitions for more information). Enable. One idle state is inserted between Stop and Startdefault Offset 55 – PCI PNP Interrupt Routing 1RW Disable. Stop is followed immediately by **PCI INTA# Routing** (see PnP IRQ routing table) Start. 3-0 Reservedalways reads 0 **Serial IRO** 3 Offset 56 - PCI PNP Interrupt Routing 2RW 0 Disabledefault Enable (IRQ asserted via SerialIRQ pin AE10) **PCI INTC# Routing** (see PnP IRQ routing table) **Serial IRQ Quiet Mode** 2 3-0 **PCI INTB# Routing** (see PnP IRQ routing table) 0 Continuous Mode.....default Offset 57 - PCI PNP Interrupt Routing 3RW 1 Ouiet Mode 7-4 PCI INTD# Routing (see PnP IRQ routing table) **Serial IRO Start-Frame Width** 00 4 PCI Clocksdefault 3-0 Reservedalways reads 0 01 6 PCI Clocks 10 8 PCI Clocks 11 10 PCI Clocks Table 10. PnP IRQ Routing Table Offset 53 - PC/PCI DMA ControlRW PCI DMA Pair A and Pair B 0000 Disabled default 0 Disabledefault 0001 IRO1 Enable 0010 Reserved **PCI DMA Channel 7** 6 0011 IRO3 0 Disabledefault 0100 IRQ4 1 Enable 0101 IRO5 5 **PCI DMA Channel 6** 0110 IRO6 0 Disabledefault 0111 IRQ7 1 Enable 1000 Reserved **PCI DMA Channel 5** 1001 IRO9 0 Disable default 1010 IRQ10 1 Enable 1011 IRO11 **PCI DMA Channel 3** 3 1100 IRQ12 0 Disable default 1101 Reserved 1 Enable 1110 IRQ14 2 **PCI DMA Channel 2** 1111 IRQ15 Disable default 1 Enable **PCI DMA Channel 1** 1 0 Disable default 1 Enable **PCI DMA Channel 0** 0 0 Disable default

Enable



GPIO and Miscellaneous Control

Offset	58 – Miscellaneous Control 0 (40h)RW
7	Reserved always reads 0
6	Internal APIC
	0 Disable
	1 Enabledefault
5	South Bridge Interrupt Cycles Run at 33 MHz
	0 Disabledefault
	1 Enable
4	Address Decode
	0 Subtractivedefault
	1 Positive
3	RTC High Bank Access
	0 Disable access to upper 128 bytesdefault
	1 Enable access to upper 128 bytes
2	RTC Rx32 Write Protect
	0 Disable (not protected)default
	1 Enable (write protected)
1	RTC Rx0D Write Protect
	0 Disable (not protected)default
	1 Enable (write protected)
0	RTC Rx32 Map to Century Byte
	Controls whether RTC Rx32 is mapped to the
	century byte.
	0 Disabledefault
	1 Enable

Offset :	59 – Miscellaneous Control 1 (00h) RW
7-6	Reservedalways reads 0
5	LPC RTC
	0 Disabledefault
	1 Enable
4	LPC Keyboard
	0 Disable (ISA Keyboard)default
	1 Enable (LPC Keyboard)
3	LPC MicroController Chip Select (MCCS)
	Controls whether the MicroController Chip Select
	function is through LPC or ISA when Port 62/66h
	decode is enabled (see below bit-2 of this register).
	0 ISA MCCS# Pin Active for Port 62/66h def
	1 LPC MCCS (Port 62/66h directed to LPC)
2	Port 62h / 66h (MCCS#) Decoding
	0 Disabledefault
	1 Enable
1	A20M# Active
	0 Disable (A20M# signal not asserted) default
	1 Enable (A20M# signal asserted)
0	NMI on PCI Parity Error
	0 Disabledefault
	1 Enable (to generate NMI, Port 61[3] and Port
	70[7] must also be set)



Offset	5A – D	MA Bandwidth Control (00h)RW
7	DMA	Channel 7 Bandwidth
	0	Normaldefault
	1	Improved
6	DMA	Channel 6 Bandwidth
	0	Normaldefault
	1	Improved
5	DMA	Channel 5 Bandwidth
	0	Normaldefault
	1	Improved
4	DMA	Single Transfer Mode Bandwidth
	0	Normaldefault
	1	Improved
3	DMA	Channel 3 Bandwidth
	0	Normaldefault
	1	Improved
2	DMA	Channel 2 Bandwidth
	0	Normaldefault
	1	Improved
1	DMA	Channel 1 Bandwidth
	0	Normaldefault
	1	Improved
0	DMA	Channel 0 Bandwidth
	0	Normaldefault
	1	Improved

The above bits determine if DMA bandwidth is improved for the specified channel. If enabled, bandwidth improvement is accomplished by reducing the transaction latency between the DMA Controller and the LPC Bus Controller.

Offset :	5B – Miscellaneous Control 2 (01h)RW
7-4	Reserved always reads 0
3	Bypass APIC De-Assert Message
	0 Disabledefault
	1 Enable
2	APIC HyperTransport Mode
	0 Disabledefault
	1 Enable
1	INTE#, INTF#, INTG#, INTH# (pins GPIO12-15)
	0 Disable default
	1 Enable
0	Dynamic Clock Stop
	0 Disable
	1 Enabledefault



Programmable Chip Select Control

Offset 5	5D-5C – PCS 0 I/O Port Address (0000h)RW	Offset	66 - PCS Control (00h)RW
15-0	PCS 0 I/O Port Address default = 0	7	PCS 3 Internal I/O
0.66 4.5	TO THE DOCK A LICENSE AND A LI		0 Disable (External)default
	5F-5E – PCS 1 I/O Port Address (0000h)RW		1 Enable (Internal)
15-0	PCS 1 I/O Port Addressdefault = 0	6	PCS 2 Internal I/O
Offeet 6	61-60 – PCS 2 I/O Port Address (0000h)RW		0 Disable (External)default
	PCS 2 I/O Port Address		1 Enable (Internal)
15-0	PCS 2 I/O Port Address default = 0	5	PCS 1 Internal I/O
Offset 6	63-62 – PCS 3 I/O Port Address (0000h)RW		0 Disable (External)default
	PCS 3 I/O Port Addressdefault = 0		1 Enable (Internal)
15-0	Tes 5 1/0 1 off Address default	4	PCS 0 Internal I/O
			0 Disable (External)default
		mt t	1 Enable (Internal)
Offset (65-64 – PCS I/O Port Address Mask (0000h)RW		bove 4 bits determine whether Programmable Chip
15-12	PCS 3 I/O Port Address Mask 3-0	Selects	s 0-3 are treated as internal I/O
	0000 Decode range is 1 bytedefault	3	PCS 3
	0001 Decode range is 2 bytes		0 Disabledefault
	0011 Decode range is 4 bytes		1 Enable
	0111 Decode range is 8 bytes	2	PCS 2
	1111 Decode range is 16 bytes		0 Disabledefault
11-8	PCS 2 I/O Port Address Mask 3-0		1 Enable
	0000 Decode range is 1 bytedefault	1	PCS 1
	0001 Decode range is 2 bytes		0 Disabledefault
	0011 Decode range is 4 bytes		1 Enable
	0111 Decode range is 8 bytes	0	PCS 0
	1111 Decode range is 16 bytes		0 Disable default
7-4	PCS 1 I/O Port Address Mask 3-0		1 Enable
	0000 Decode range is 1 bytedefault		
	0001 Decode range is 2 bytes		
	0011 Decode range is 4 bytes	Offset	67 – Output Control (04h) RW
	0111 Decode range is 8 bytes		Reservedalways reads 0
2.0	1111 Decode range is 16 bytes	2	FERR Voltage
3-0	PCS 0 I/O Port Address Mask 3-0	2	0 2.5V
	0000 Decode range is 1 bytedefault		1 1.5Vdefault
	0001 Decode range is 2 bytes	1-0	Reserved always reads 0
	0011 Decode range is 4 bytes	1-0	iteser rea
	0111 Decode range is 8 bytes		
	1111 Decode range is 16 bytes		



ISA Decoding Control

Offset	6C – ISA Positive Decoding Control 1RW	Offset	6E – ISA Positive Decoding Control 3	RW
7	On-Board I/O (Ports 00-FFh) Positive Decoding	7 COM Port B Positive Decoding		
	0 Disabledefault		0 Disable	default
	1 Enable		1 Enable	
6	Microsoft-Sound System I/O Port Positive	6-4	COM-Port B Decode Range	
	Decoding		000 3F8h-3FFh (COM1)	default
	0 Disabledefault		001 2F8h-2FFh (COM2)	
	1 Enable (bits 5-4 determine the decode range)		010 220h-227h	
5-4	Microsoft Sound System I/O Decode Range		011 228h-22Fh	
	00 0530h-0537hdefault		100 238h-23Fh	
	01 0604h-060Bh		101 2E8h-2EFh (COM4)	
	10 0E80-0E87h		110 338h-33Fh	
	11 0F40h-0F47h		111 3E8h-3EFh (COM3)	
3	Internal APIC Positive Decoding	3	COM Port A Positive Decoding	
·	0 Disabledefault		0 Disable	default
	1 Enable		1 Enable	actaun
2	BIOS ROM Positive Decoding	2-0	COM-Port A Decode Range	
_	0 Disabledefault	2-0	000 3F8h-3FFh (COM1)	default
	1 Enable		001 2F8h-2FFh (COM2)	delault
1	Internal PCS1# Positive Decoding		010 220h-227h	
1	0 Disabledefault		010 220h-227h 011 228h-22Fh	
	1 Enable		100 238h-23Fh	
0	Internal PCS0# Positive Decoding		100 258h-25Fh (COM4)	
U	0 Disabledefault		110 338h-33Fh	
	1 Enable		111 3E8h-3EFh (COM3)	
	1 Endoic		TTT SESII-SETTI (COMS)	
Offset	6D – ISA Positive Decoding Control 2RW		6F – ISA Positive Decoding Control 4	
7	FDC Positive Decoding	7-6	Reservedalv	ways reads 0
	0 Disabledefault	5	PCS2# and PCS3# Positive Decoding	
	1 Enable		0 Disable	default
6	LPT Positive Decoding		1 Enable	
	0 Disabledefault	4	I/O Port 0CF9h Positive Decoding	
	1 Enable		0 Disable	default
5-4	LPT Decode Range		1 Enable	
	00 3BCh-3BFh, 7BCh-7BEhdefault	3	FDC Decoding Range	
	01 378h-37Fh, 778h-77Ah		0 Primary	default
	10 278h-27Fh, 678h-67Ah		1 Secondary	
	11 -reserved-	2	Sound Blaster Positive Decoding	
3	Game Port Positive Decoding		0 Disable	default
	0 Disabledefault		1 Enable	
	1 Enable	1-0	Sound Blaster Decode Range	
2	MIDI Positive Decoding		00 220-233h	default
_	0 Disabledefault		01 240-253h	
	1 Enable		10 260-273h	
1-0	MIDI Decode Range		11 280-293h	
10	00 300-303hdefault		11 200 27011	
	01 310-313h			
	10 320-323h			
	11 330-333h			
	11 550 55511			



I/O Pad Control

Offset 7C – I/O Pad Control (00h)RW			
7-6	Reserved always reads 0		
5-4	IDE Interface Output Drive Strength		
	00 Lowestdefault		
	11 Highest		
3-0	Reserved always reads 0		



Power Management-Specific Configuration Registers

Offset	80 – General Configuration 0 (00h)RW	Offset 8	81 - General Configuration 1 (04h)RW
7	Reserved always reads 0	7	I/O Enable for ACPI I/O Base
6	Sleep Button		0 Disable access to ACPI I/O block default
Ū	0 Disabledefault		1 Allow access to Power Management I/O
	1 Sleep Button is on GPI21 / ACSDIN3 pin (V1)		Register Block (see offset 8B-88 to set the
5	Debounce LID and PWRBTN# Inputs for 16ms		base address for this register block). The
	This bit controls whether the debounce circuit for the		definitions of the registers in the Power
	LID# and PWRBTN# inputs is enabled to reduce		Management I/O Register Block are included
	possible noise.		later in this document, following the Power
	0 Disabledefault		Management Subsystem overview.
	1 Enable	6-4	Reserved always reads 0
4	Reserved (Do Not Program) default = 0	3	ACPI Timer Count Select
3	Microsoft Sound Monitor in Audio Access		0 24-bit Timer default
3	This bit controls whether an I/O access to the sound		1 32-bit Timer
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.	2	RTC Enable Signal Gated with PSON (SUSC#) in
	0 Disabledefault		Soft-Off Mode
	1 Enable		This bit controls whether RTC control signals are
2	Game Port Monitor in Audio Access		gated during system suspend state. This is to prevent
_	This bit controls whether an I/O access to the game		CMOS and Power-Well register data from being
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		corrupted during system on/off when the control
	0 Disabledefault		signals (PWRGD) may not be stable.
	1 Enable		0 Disable
1	Sound Blaster Monitor in Audio Access		1 Enabledefault
	This bit controls whether an I/O access to the sound	1	Clock Throttling Clock Select (STPCLK#)
	blaster port sets I/O Rx33-30[10] (Audio Access		This bit controls the timer tick base for the throttle
	Status) = 1.		timer.
	0 Disabledefault		0 30 usec (480 usec cycle time when using a 4-
	1 Enable		bit timer) default
0	MIDI Monitor in Audio Access		1 1 msec (16 msec cycle time when using a 4-bit
Ū	This bit controls whether an I/O access to the MIDI		timer)
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		The timer tick base can be further lowered to 7.5 usec
	0 Disabledefault		(120 usec cycle time when using a 4-bit timer) by
	1 Enable		setting $Rx8D[4] = 1$. When $Rx8D[4] = 1$, the setting
	2 234010		of this bit is ignored.
		0	Reserved (Do Not Program) default = 0



Offset 8	32 - ACPI Interrupt SelectRW
7	ATX / AT Power IndicatorRO
	0 ATX
	1 AT
6	PSON (SUSC#) GatingRO
	During system on/off, this status bit reports whether
	PSON gating state has been completed, 0 meaning
	that gating is active now and 1 meaning that gating is
	complete. Software should not access any CMOS or
	Power-Well registers until this bit becomes 1 if
	Rx81[2] = 1 (see register description on previous
	page).
	0 PSON Gating Active
_	1 PSON Gating Complete
5 4	Reservedalways reads 0 SUSC# AC-Power-On Default ValueRO
4	This bit is written at RTC Index 0D bit-7. If this bit
	is 0, the system is configured to "default on" when
	power is connected.
3-0	SCI Interrupt Assignment
5-0	This field determines the routing of the ACPI IRQ.
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14 1111 IRQ15
	ши күрл



Offset 85-84 - Primary Interrupt Channel (0000h)......RW

If a device IRQ is enabled as a Primary IRQ, that device's IRQ can be used to generate wake events. The bits in this register are used in conjunction with:

- PMIO Rx28[7] Primary Resume Status
- PMIO Rx2A[7] Primary Resume Enable

If a device on one of the IRQ's is set to enable the Primary Interrupt, once the device generates an IRQ, the PMIO Rx28[7] status bit will become 1 to report the occurrence of the Primary IRQ. If PMIO Rx2A[7] is set to 1 to enable Resume-on-Primary-IRQ, the IRQ then becomes a wake event.

1/0 = Ena/Disa IRQ15 as Primary Intrpt Channel 15 1/0 = Ena/Disa IRQ14 as Primary Intrpt Channel 14 1/0 = Ena/Disa IRQ13 as Primary Intrpt Channel 13 1/0 = Ena/Disa IRQ12 as Primary Intrpt Channel 12 1/0 = Ena/Disa IRQ11 as Primary Intrpt Channel 11 1/0 = Ena/Disa IRQ10 as Primary Intrpt Channel 10 9 1/0 = Ena/Disa IRQ9 as Primary Intrpt Channel 8 1/0 = Ena/Disa IRQ8 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ7 as Primary Intrpt Channel 7 1/0 = Ena/Disa IRQ6 as Primary Intrpt Channel 6 5 1/0 = Ena/Disa IRQ5 as Primary Intrpt Channel 4 1/0 = Ena/Disa IRQ4 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ3 as Primary Intrpt Channel 3always reads 0 2 1 1/0 = Ena/Disa IRQ1 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ0 as Primary Intrpt Channel

Offset 87-86 - Secondary Interrupt Channel (0000h).... RW

For legacy PMU, the bits in this register are used in conjunction with:

- PMIO Rx28[1] Secondary Event Timer Timeout Status
- PMIO Rx2A[7] SMI on Secondary Event Timer Timeout

Secondary IRQ's are different from Primary IRQ's in that systems that resume due to a Secondary IRQ can return directly to suspend state after the secondary event timer times out. For this to work, PMIO Rx2A[1] needs to be set to one to enable SMI-on-Secondary-Event-Timer-Timeout (when PMIO Rx28[1] = 1). The timer's count value can be set via Rx93-90[27-26].

15

1/0 = Ena/Disa IRQ15 as Secondary Intr Channel 1/0 = Ena/Disa IRQ14 as Secondary Intr Channel 14 1/0 = Ena/Disa IRQ13 as Secondary Intr Channel 13 1/0 = Ena/Disa IRQ12 as Secondary Intr Channel 12 1/0 = Ena/Disa IRQ11 as Secondary Intr Channel 11 1/0 = Ena/Disa IRQ10 as Secondary Intr Channel 10 9 1/0 = Ena/Disa IRQ9 as Secondary Intr Channel 8 1/0 = Ena/Disa IRQ8 as Secondary Intr Channel 7 1/0 = Ena/Disa IRQ7 as Secondary Intr Channel 1/0 = Ena/Disa IRQ6 as Secondary Intr Channel 6 5 1/0 = Ena/Disa IRO5 as Secondary Intr Channel 4 1/0 = Ena/Disa IRQ4 as Secondary Intr Channel 3 1/0 = Ena/Disa IRQ3 as Secondary Intr Channel 2always reads 0 1 1/0 = Ena/Disa IRQ1 as Secondary Intr Channel 1/0 = Ena/Disa IRQ0 as Secondary Intr Channel



Offset 8B-88 – Power Management I/O BaseRW

31-16 Reserved always reads 0

15-7 Power Management I/O Register Base Address

Port Address for the base of the 128-byte Power Management I/O Register block, corresponding to AD[15:7]. See "Power Management I/O Space Registers" in this document for definitions of the registers in the Power Management I/O Register Block

0000001b 6-0

Offset 8C – Host Bus Power Management Control......RW

Thermal Duty Cycle

This field determines the duty cycle of STPCLK# when the THRM# pin is asserted. The STPCLK# duty cycle when THRM# is NOT asserted is controlled by PMIO Rx10[3:0]. The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

Throttling Timer Width 4-Bit 3-Bit 2 Bit

<u>4-Bıt</u>	<u>3-B1t</u>	<u>2-B1t</u>
-reserved-	-reserved-	-reserved-
6.25%	-reserved-	-reserved-
12.50%	12.50%	-reserved-
18.75%	-reserved-	-reserved-
25.00%	25.00%	25.00%
31.25%	-reserved-	-reserved-
37.50%	37.50%	-reserved-
43.75%	-reserved-	-reserved-
50.00%	50.00%	50.00%
56.25%	-reserved-	-reserved-
62.50%	62.50%	-reserved-
68.75%	-reserved-	-reserved-
75.00%	75.00%	75.00%
81.25%	-reserved-	-reserved-
87.50%	87.50%	-reserved-
93.75%	-reserved-	-reserved-
	-reserved- 6.25% 12.50% 18.75% 25.00% 31.25% 37.50% 43.75% 50.00% 56.25% 62.50% 68.75% 75.00% 81.25% 87.50%	-reserved- 6.25% -reserved- 12.50% 12.50% 18.75% -reserved- 25.00% 25.00% 31.25% -reserved- 37.50% 37.50% 43.75% -reserved- 50.00% 50.00% 56.25% -reserved- 62.50% 62.50% 68.75% -reserved- 75.00% 75.00% 81.25% -reserved- 87.50% 87.50%

3 **THRM Enable**

1 Enable

0	Disabledef	ault
1	Enable	
Proce	essor Break Event	
0	Disabledef	àult

2

Reserved always reads 0

Offset 8D - Throttle / Clock Stop Control.....RW

Throttle Timer Reset......def = 0

6-5 **Throttle Timer**

This field determines the number of bits used for the throttle timer, which in conjunction with the throttle timer tick determines the cycle time of STPCLK#. For example, if a 2-bit timer and a 7.5 usec timer tick are selected, the STPCLK# cycle time would be 30 usec (2**2 x 7.5). If a 4-bit timer and a 7.5 usec timer tick is selected, the cycle time would be 120 usec (2**4 x 7.5).

0x	4-Bit	default
10	3-Bit	

11 2-Bit

(see also Rx8C[7-4] and PMIO Rx10[3-0])

Fast Clock (7.5us) as Throttle Timer Tick

This bit controls whether the throttle timer tick uses 7.5 usec as its time base (120 usec cycle time when using a 4-bit timer).

- 0 Timer Tick is selected by Rx81[1]...... default
- 1 Timer Tick is 7.5 usec (Rx81[1] is ignored)

3 SMI Level Output (Low)

- 0 Disable.....default
- Enable (during an SMI event, SMI# is held low until SMI event status is cleared)

Internal Clock Stop for PCI Idle

This bit controls whether the internal PCI clock is stopped when PCKRUN# is high.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During C3

This bit controls whether the internal PCI clock is stopped during C3 state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During Suspend

This bit controls whether the internal PCI clock is stopped during Suspend state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped



Offset 93-90 - GP Timer Control (0000 0000h)RW

31-30 Conserve Mode Timer Count Value

00 1/16 seconddefault

- 01 1/8 second
- 10 1 second
- 11 1 minute

Conserve Mode Status

This bit reads 1 when in Conserve Mode

28 **Conserve Mode**

This bit controls whether conserve mode (throttling) is enabled. When this bit is set, the system can enter conserve mode when primary activity is not detected within a given time period (determined by bits 31-30 of this register). Primary activity is defined in PMIO Rx33-30.

- Disabledefault
- Enable

27-26 Secondary Event Timer Count Value

- 00 2 millisecondsdefault
- 01 64 milliseconds
- 10 ½ second
- 11 by EOI + 0.25 milliseconds

Secondary Event Occurred Status

This bit reads 1 to indicate that a secondary event has occurred (to resume the system from suspend) and the secondary event timer is counting down.

Secondary Event Timer Enable

- Disabledefault
- 1 Enable

23-16 GP1 Timer Count Value (base defined by bits 5-4)

Write to load count value; Read to get current count

15-8 GP0 Timer Count Value (base defined by bits 1-0) Write to load count value; Read to get current count

GP1 Timer Start

On setting this bit to 1, the GP1 timer loads the value defined by bits 23-16 of this register and starts counting down. The GP1 timer is reloaded at the occurrence of certain peripheral events enabled in the Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP1 timer counts down to zero, then the GP1 Timer Timeout Status bit is set to one (bit-3 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP1 Timer Timeout Enable bit is set (bit-3 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

GP1 Timer Automatic Reload

- 0 GP1 Timer stops at 0default
- Reload GP1 timer automatically after counting down to 0

GP1 Timer Base 5_4

- 00 Disable.....default
- 01 1/16 second
- 10 1 second
- 11 1 minute

GP0 Timer Start

On setting this bit to 1, the GP0 timer loads the value defined by bits 15-8 of this register and starts counting down. The GP0 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP0 timer counts down to zero, then the GP0 Timer Timeout Status bit is set to one (bit-2 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP0 Timer Timeout Enable bit is set (bit-2 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

GP0 Timer Automatic Reload

- 0 GP0 Timer stops at 0default Reload GP0 timer automatically after counting down to 0
- 1-0 GP0 Timer Base
 - 00 Disable......default
 - 01 1/16 second
 - 10 1 second
 - 11 1 minute



Offset !	94 – Power Well ControlWO	Offset 9	95 – Miscellaneous Power Well Control RW
7	SMBus Clock Select	7	CPUSTP# to SUSST# Delay Select
	0 SMBus Clock from 14.31818 MHz Divider		This bit controls the delay between the deassertion of
	1 SMBus Clock from RTC 32.768 KHz defult		CPUSTP# and the deassertion of SUSST# during a
6	Reserved always reads 0		resume.
5	Internal PLL Reset During Suspend		0 1 msec minimum
	0 Enabledefault		1 125 usec minimum
	1 Disable	6	SUSST# Deasserted Before PWRGD for STD
4	SUSST1# / GPO3 Select (Pin Y3)		0 Disable default
-	0 SUSST1#default		1 Enable (SUST# is deasserted before PWRGD
	1 GPO3		when resuming from STD)
3	GPO2 / SUSB# Select (Pin AF2)	5	Keyboard / Mouse Port Swap
_	0 SUSB#default		This bit determines whether the keyboard and mouse
	1 GPO2		ports can be swapped.
2	GPO1 / SUSA# Select (Pin AA2)		0 Disable default
_	0 SUSA#default		1 Enable
	1 GPO1	4	Reservedalways reads 0
1-0	GPO0 Output Select (Pin AA3)	3	SMB2 / GPO Select
10	This field controls the GPO0 output signal for Pulse		0 SMBDT2 / SMBCK2 default
	Width Modulation.		1 GPO26 / GPO27
	00 GPO0 Fixed Output Level (defined by PMIO	2	AOL 2 SMB Slave
	Rx4C[0])default	_	This bit controls whether external SMB masters can
	01 GPO0 output is 1 Hz "SLOWCLK"		access internal SMB registers (for Alert-On-LAN).
	10 GPO0 output is 4 Hz "SLOWCLK"		0 Enable (external SMB masters may reset /
	11 GPO0 output is 16 Hz "SLOWCLK"		resume the system or detect GPI status) default
	11 Of Oo output is 10 Hz SLOWCLK		1 Disable
		1	SUSCLK / GPO4 Select
		1	0 SUSCLK default
		0	1 GPO4
		0	USB Wakeup for STR / STD / SoftOff
			This bit controls whether USB Wakeup is enabled
			when PMIO Rx21-20[14] (USB Wakeup Status) = 1.
			This allows wakeup from STR, STD, Soft Off, and
			POS.
			0 Disabledefault
			1 Enable
		Offset 9	96 – Power On / Reset ControlRW
		7-4	Reserved always reads 0
		3-0	CPU Frequency Strapping Value Output to NMI,
			INTR, IGNNE#, and A20M# during RESET#
			The value written to this field is strapped through
			NMI, INTR, IGNNE#, and A20M# during RESET#
			to determine the multiplier for setting the CPU's
			internal frequency. If the CPU hangs due to
			memai frequency. If the Cro frangs due to

inappropriate settings written here, the GP3 timer (second timeout) can be used to initiate a system reboot (PMIO Rx42[2] = 1). Refer to the BIOS

Porting Guide for additional details.



Offset 98 - GP2 / GP3 Timer ControlRW

7 GP3 Timer Start

On setting this bit to 1, the GP3 timer loads the value defined by Rx9A and starts counting down. The GP3 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP3 timer counts down to zero, then the GP3 Timer Timeout Status bit is set to one (bit-13 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP3 Timer Timeout Enable bit is set (bit-13 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP3 Timer Automatic Reload

- 0 GP3 Timer stops at 0default
- 1 Reload GP3 timer automatically after counting down to 0

5-4 GP3 Timer Tick Select

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute

3 GP2 Timer Start

On setting this bit to 1, the GP2 timer loads the value defined by Rx99 and starts counting down. The GP2 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP2 timer counts down to zero, then the GP2 Timer Timeout Status bit is set to one (bit-12 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP2 Timer Timeout Enable bit is set (bit-12 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP2 Timer Automatic Reload

- GP2 Timer stops at 0default
- 1 Reload GP2 timer automatically after counting down to 0

1-0 GP2 Timer Tick Select

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute

Offset 9	9 – GP2 Timer RW
7	Write: GP2 Timer Load Valuedefault = 0
	Read: GP2 Timer Current Count
Offset 9	A – GP3 Timer RW
7	Write: GP3 Timer Load Value default = 0
	Read: GP3 Timer Current Count
O ce	
	C3-C0 – Power Management CapabilityRO
	Power Management Capability.always reads 0002h
15-8	Next Pointeralways reads 00h
7-0	Capability IDalways reads 01h
Offset C	C7-C4 – Power Mgmt Capability CSRRW
31-24	Power Management Dataalways reads 00h
23-16	PM CSR P2P Support Extensions always reads 00h
15-0	PM Control / Status (D0/D3 Only) default = 0000h



System Management Bus-Specific Configuration Registers **SMB GPIO Slave Command Codes** Offset D1-D0 - SMBus I/O BaseRW SMBus Command Code 0 - GPIO Slave Input Port..... RO 7-0 Input Data default per pins **15-4 I/O Base (16-byte I/O space)** default = 00halways reads 0001b Reflects the incoming logic levels of the pins, Fixed regardless of whether the pin is defined as an input or Offset D2 - SMBus Host ConfigurationRW an output. Writes to this register have no effect.always reads 0 Reserved SMBus Command Code 1 - GPIO Slave Output Port.. RW 3 **SMBus Interrupt Type** Output Datadefault = 0 SMIdefault 1 SCI Controls the levels of the GPIO output pins defined always reads 0 2 Reserved as outputs. Bit values in this register have no effect **SMBus Interrupt Enable** on pins defined as inputs. Reads from this register 0 Disable SCI / SMIdefault reflect the saved value last written, not the actual pin Enable SCI / SMI 0 **SMBus Host Controller Enable** SMBus Cmd Code 2 - GPIO Slave Polarity Inversion . RW 0 Disable SMB controller functions......default **Polarity Inversion** default = 0Fh Enable SMB controller functions This register enables polarity inversion of pins Offset D3 – SMBus Host Slave Command.....RW defined as inputs by Command Code 3. 7-0 SMBus Host Slave Command Code default=0 0 Corresponding pin's polarity unchanged Corresponding pin's polarity inverted Offset D4 - SMBus Slave Address for Port 1RW SMBus Cmd Code 3 - GPIO Slave I/O Configuration . RW SMBus Slave Address for Port 1 default=0 Input / Output Configuration......default = 0FFh Read / Write for Shadow Port 1 This register configures the directions of the I/O pins. Offset D5 – SMBus Slave Address for Port 2RW 0 Corresponding pin is an output SMBus Slave Address for Port 2 default=0 Corresponding pin is an input..... default Read / Write for Shadow Port 2 Offset D6 – SMBus Revision ID.....RO 7-0 SMBus Revision Code



General Purpose I/O Control Registers

Offset 1	E0 – GPI Inversion ControlRW
7-0	GPI[27-24, 19-16] Input Inversion
	0 Non-inverted inputdefault
	1 Inverted input
Offset 1	E1 – GPI SCI / SMI SelectRW
	-
7-0	GPI[27-24, 19-16] SCI / SMI Select
	When GPI[27-24,19-16] are set to enable SCI / SMI generation (PMIO Rx52), this field determines
	whether an SCI or SMI is generated.
	0 SCIdefault
	1 SMI
Offset 1	E4 – GPO Pin SelectRW
7	Reserved always reads 0
6	ACSDIN2,3 / GPIO20,21 Select (Pins U2, V1)
	This bit is ignored if any of RxE5 bits 1, 2, 4, or $5 = 1$
	0 $U2 = ACSDIN2, V1 = ACSDIN3default$
	1 $U2 = GPIO20$, $V1 = GPIO21$
5	SA[19:16] / GPO[19:16] Select (AC11, AD11,
	AE11, AF11)
	0 SA[19:16]default
	1 GPO[19:16]
4	GPIO[15:12] Direction
	0 Input (pins are GPI[15:12])default
•	1 Output (pins are GPO[15:12])
3	GPIO[11:8] Direction
	0 Input (pins are GPI[11:8])default
2	1 Output (pins are GPO[11:8])
2	GNT5# / GPO7 Select (Pin P4) REQ5# / GPI7 Select (Pin N4)
	0 P4 = GPO7, N4 = GPI7default
	1 P4 = GNT5#, N4 = REQ5#
1	PCISTP# / GPO6 Select (Pin AF6)
	0 V6 = PCISTP#default
	1 V6 = GPO6
0	CPUSTP# / GPO5 Select (Pin AC7)
ŭ	0 Y5 = CPUSTP#default
	1 Y5 = GPO5

Offset	E5 – GPIO I/O Select 1RW
7	Voltage Regulator Change Timer Select
	0 100 usec default
	1 200 usec
6	AGPBZ# Source of Bus Master Status
	0 Disabledefault
	1 Enable
5	Reserved always reads 0
4	VGATE on GPIO8 (Pin C8)
	0 U2 = GPIO8default
	1 U2 = VGATE (bit 1 and RxE4[6] are ignored)
3	CPU Frequency Change
	0 Enable: Pin P25 = VIDSELdefault
	Pin P24 = VRDSLP
	Pin $R24 = GHI\#$
	Pin P26 = DPSLP#
	1 Disable: Pin P25 = GPIO28, P24 = GPIO29,
	Pin R24 = GPIO22. P26 = GPIO23
2	PCS1# on ACSDIN3 (Pin V1)
	0 V1 = ACSDIN3 / GPIO21 / SLPBTN#. default
	1 $V1 = PCS1\# (RxE4[6] ignored)$
1	PCS0# on ACSDIN2 (Pin U2)
	0 $U2 = ACSDIN2 / GPIO20$ default
	1 U2 = PCS0# (RxE4[6] ignored)
0	IORDY / GPI19 Select (Pin AD10)
	0 AD10 = IORDYdefault
	1 AD10 = GPI19
Offset	E6 – GPIO I/O Select 2RW
7	GPI31 / GPO31 (GPIOE) Select (Pin AC6)
	0 AC6 = GPI31default
	1 $AC6 = GPO31 / GPIOE$
6	GPI30 / GPO30 (GPIOD) Select (Pin AD6)
	0 AD6 = GPI30 default
	1 AD6 = GPO30 / GPIOD
5-2	Reserved always reads 0
1	GPI25 / GPO25 (GPIOC) Select (Pin AE6)
	$0 AE6 = GP125 \dots default$
0	1 AE6 = GPO25 / GPIOC
0	GPI24 / GPO24 (GPIOA) Select (Pin AE5)
	0 AE5 = GPI24default 1 AE5 = GPO24 / GPIOA
	1 AES - GPO24 / GPIOA
Offset	E7 – GPO Output TypeRW
	bits determine whether the indicated GPO pin is open
drain o	r TTL when the corresponding bit of $RxE6 = 1$.
7	GPO31 OD/TTL Select (Pin AC6)
6	GPO30 OD/TTL Select (Fin AD6)
5-2	Reservedalways reads 0
1	GPO25 OD/TTL Select (Pin AE6)
0	GPO24 OD/TTL Select (Pin AE5)
ror all	defined bits above:
	0 ODdefault

1 TTL



Watchdog Timer Registers

Offset 1	EB-E8	- Watchdog Timer Memory	y BaseRW
31-8	Wate	chdog Timer Memory Base [31:8]
7-0	Reserved always reads 0		
Offset 1	EC – V	Watchdog Timer Control (00	h)RW
7-3	Rese	rved	always reads 0
2	C3V	ID / FID Latency Reduce to	5us
1		chdog Timer	
	0	Disable	default
	1	Enable (after being set to 1	, this bit can only
		be set to 0 by PCI reset)	
0	Wate	chdog Timer Memory	
	0	Disable	default
	1	Enable	



Power Management I/O-Space Registers

Basic Power Management Control and Status

	set 1-0 - Power Management StatusRWC		Set 3-2 - Power Management Enable RW
	s in this register are set only by hardware and can be software by writing a one to the desired bit position.		s in this register correspond to the bits in the Power ement Status Register at offset 1-0.
15	Wakeup Status	15	Reservedalways reads 0
	Reserved always reads 0		Reserved always reads 0
11	Abnormal Power-Off Status default = 0	11	Reserved always reads 0
10	RTC Alarm Status	10	RTC Alarm Enable
9	Sleep Button Status	9	Sleep Button Enable default = 0 This bit may be set to trigger either an SCI or SMI when the Sleep Button Status bit is set.
8	Power Button Status	8	Power Button Enable
	This bit is set when the PWRBTN# signal is asserted low. If the PWRBTN# signal is held low for more than four seconds, this bit is cleared, the Power Button Status bit is set, and the system will transition into the soft off state.		This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the Power Button Status bit is set.
7-6	Reserved always reads 0	7-6	Reserved always reads 0
5	Global Status	5	Global Enable
4	same time by hardware. Bus Master Status	4	Reservedalways reads 0
	system bus. All PCI master, ISA master and ISA	2.1	Decembed almost and a
3-1	DMA devices are included. Reservedalways reads 0	3-1 0	Reserved always reads 0 ACPI Timer Enable default = 0
0	ACPI Timer Carry Status	v	This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the Timer Status bit is set.



I/O Offset 5-4 - Power Management ControlRW

15 Soft Resume

This bit is used to allow a system using an AT power supply to operate as if an ATX power supply were being used. Refer to the BIOS Porting Guide for implementation details.

- 0 Disabledefault
- 1 Enable
- 14 Reserved always reads 0

12-10 Sleep Type

- 000 Normal On
- 001 Suspend to RAM (STR)
- 010 Suspend to Disk (STD) (also called Soft Off). The VCC power plane is turned off while the VSUS33 and VBAT planes remain on.
- 011 Reserved
- 100 Power On Suspend without Reset
- 101 Power On Suspend with CPU/PCI Reset
- 11x Reserved

In any sleep state, there is minimal interface between powered and non-powered planes so that the effort for hardware design may be well managed.

- 9 Reserved always reads 0
- 8 STD Command Generates System Reset Only
 - 0 Disable default
 - 1 Enable (STD command generates a system reset and not STD)
- **7-3 Reserved** always reads 0

1 Bus Master Reload

This bit controls whether bus master requests (PMIO Rx00[4] = 1) transition the processor from C3 to C0 state.

- O Bus master requests are ignored by power management logicdefault
- 1 Bus master requests transition the processor from the C3 state to the C0 state

0 SCI / SMI Select

This bit controls whether SCI or SMI is generated for power management events triggered by the Power Button, Sleep Button, and RTC (when PMIO Rx1-0 bits 8, 9, or 10 equal one).

- 0 Generate SMI default
- 1 Generate SCI

Note that certain power management events can be programmed individually to generate an SCI or SMI independent of the setting of this bit (refer to the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24). Also, Timer Status & Global Status always generate SCI and BIOS Status always generates SMI.

I/O Offset 0B-08 - Power Management Timer.....RW

31-24 Extended Timer Value

This field reads back 0 if the 24-bit timer option is selected (Rx81 bit-3).

23-0 Timer Value

This read-only field returns the running count of the power management timer. This is a 24/32-bit counter that runs off a 3.579545 MHz clock, and counts while in the S0 (working) system state. The timer is reset to an initial value of zero during a reset, and then continues counting until the 14.31818 MHz input to the chip is stopped. If the clock is restarted without a reset, then the counter will continue counting from where it stopped.



Processor Power Management Registers

This bit controls whether CPUSTP# is asserted in C3 and S1 states. Normally CPUSTP# is not asserted in C3 and S1 states, only STPCLK# is asserted.

- O CPUSTP# will not be asserted in C3 and S1 states (only STPCLK# is asserted).......default
- 1 CPUSTP# will be asserted in C3 and S1 states

8 Assert SLP# for Processor Level 3 Read

This bit controls whether SLP# is asserted in C3 state.

- 0 SLP# is not asserted in C3 statedefault
- 1 SLP# is asserted in C3 state

Used with Intel CPUs only.

7 Lower CPU Voltage During C3 / S1

This bit controls whether the CPU <u>voltage</u> is lowered when in C3/S1 state. The voltage is lowered using the VRDSLP signal to the voltage regulator. PMIO RxE5[3] must be 0 to enable the voltage change function. Bits 8 and 9 of this register must also be set to 1.

- 0 Disable (normal voltage during C3/S1)def
- 1 Enable (lower voltage during C3/S1)
 6-5 Reservedalways reads 0

4 Throttling Enable

Setting this bit starts clock throttling (modulating the STPCLK# signal) regardless of the CPU state. The throttling duty cycle is determined by bits 3-0 of this register.

3-0 Throttling Duty Cycle

This field determines the duty cycle of the STPCLK# signal when the system is in throttling mode ("Throttling Enable" bit of this register set to one). The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). If the Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

.. _. __.

	<u>Thro</u>	ttling Timer V	<u>Vidth</u>
	<u>4-Bit</u>	<u>3-Bit</u>	<u>2-Bit</u>
0000	-reserved-	-reserved-	-reserved-
0001	6.25%	-reserved-	-reserved-
0010	12.50%	12.50%	-reserved-
0011	18.75%	-reserved-	-reserved-
0100	25.00%	25.00%	25.00%
0101	31.25%	-reserved-	-reserved-
0110	37.50%	37.50%	-reserved-
0111	43.75%	-reserved-	-reserved-
1000	50.00%	50.00%	50.00%
1001	56.25%	-reserved-	-reserved-
1010	62.50%	62.50%	-reserved-
1011	68.75%	-reserved-	-reserved-
1100	75.00%	75.00%	75.00%
1101	81.25%	-reserved-	-reserved-
1110	87.50%	87.50%	-reserved-
1111	93.75%	-reserved-	-reserved-

I/O Offset 14 - Processor Level 2.....RO

7-0 Level 2always reads 0
Reads from this register put the processor into the
Stop Grant state (the VT8235M Version CD asserts
STPCLK# to suspend the processor). Wake up from
Stop Grant state is by interrupt (INTR, SMI, and
SCI).

Reads from this register return all zeros; writes to this register have no effect.

I/O Offset 15 - Processor Level 3.....RO

7-0 Level 3always reads 0
Reads from this register put the processor in the C3
clock state with the STPCLK# signal asserted. If
Rx10[9] = 1 then the CPU clock is also stopped by
asserting CPUSTP#. Wakeup from the C3 state is by
interrupt (INTR, SMI, and SCI).

Reads from this register return all zeros; writes to this register have no effect.



General Purpose Power Management Registers

O Ott	set 21-20 - General Purpose StatusRWC
15	North Bridge SERR# Status
14	USB Wake-Up Status
	For STR / STD / Soff
13	AC97 Wake-Up Status
	Can be set only in suspend mode
12	Battery Low Status
	Set when the BATLOW# input is asserted low.
11	Notebook Lid Status
	Set when the LID input detects the edge selected by
	Rx2C bit-7 (0=rising, 1=falling).
10	Thermal Detect Status
	Set when the THRM# input detects the edge selected
	by Rx2C bit-6 (0=rising, 1=falling).
9	Reserved always reads 0
8	Ring Status
	Set when the RING# input is asserted low.
7	Reserved always reads 0
6	INTRUDER# Status
	Set when the INTRUDER# pin is asserted low.
5	PME# Status
	Set when the PME# pin is asserted low.
4	EXTSMI# Status
	Set when the EXTSMI# pin is asserted low.
3	Internal LAN PME Status
	Set when the internal LAN PME signal is asserted.
2	Internal KBC PME Status
	Set when the internal KBC PME signal is asserted.
1	GPI1 Status
	Set when the GPI1 pin is asserted low.
0	GPI0 Status
	Set when the GPI0 pin is asserted low.

Note that the above bits correspond one for one with the bits of the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24: an SCI or SMI is generated if the corresponding bit of the General Purpose SCI or SMI Enable registers, respectively, is set to one.

The above bits are set by hardware only and can only be cleared by writing a one to the desired bit.

I/O Off	set 23-22 - General Purpose SCI EnableRW
15	Enable SCI on setting of Rx21-20[15]def=0
14	Enable SCI on setting of Rx21-20[14]def=0
13	Enable SCI on setting of Rx21-20[13]def=0
12	Enable SCI on setting of Rx21-20[12]def=0
11	Enable SCI on setting of Rx21-20[11]def=0
10	Enable SCI on setting of Rx21-20[10]def=0
9	Reserved always reads 0
8	Enable SCI on setting of Rx21-20[8]def=0
7	Reserved always reads 0
6	Enable SCI on setting of Rx21-20[6]def=0
5	Enable SCI on setting of Rx21-20[5]def=0
4	Enable SCI on setting of Rx21-20[4]def=0
3	Enable SCI on setting of Rx21-20[3]def=0
2	Enable SCI on setting of Rx21-20[2]def=0
1	Enable SCI on setting of Rx21-20[1]def=0
0	Enable SCI on setting of Rx21-20[0]def=0

These bits allow generation of an SCI using a separate set of conditions from those used for generating an SMI.

I/O Off	set 25-24 - General Purpose SMI EnableRW
15	Enable SMI on setting of Rx21-20[15]def=0
14	Enable SMI on setting of Rx21-20[14]def=0
13	Enable SMI on setting of Rx21-20[13]def=0
12	Enable SMI on setting of Rx21-20[12]def=0
11	Enable SMI on setting of Rx21-20[11]def=0
10	Enable SMI on setting of Rx21-20[10]def=0
9	Reserved always reads 0
8	Enable SMI on setting of Rx21-20[8]def=0
7	Reserved always reads 0
6	Enable SMI on setting of Rx21-20[6]def=0
5	Enable SMI on setting of Rx21-20[5]def=0
4	Enable SMI on setting of Rx21-20[4]def=0
3	Enable SMI on setting of Rx21-20[3]def=0
2	Enable SMI on setting of Rx21-20[2]def=0
1	Enable SMI on setting of Rx21-20[1]def=0
0	Enable SMI on setting of Rx21-20[0]def=0

These bits allow generation of an SMI using a separate set of conditions from those used for generating an SCI.



Generic Power Management Registers

I/O Off	set 29-28 - Global Status	RWC
15	GPIO Range 1 Access Status	$default = 0$
14	GPIO Range 0 Access Status	\dots default = 0
13	GP3 Timer Timeout Status	$default = 0$
12	GP2 Timer Timeout Status	$default = 0$
11	SERIRQ SMI Status	
10	Rx5[5] Write SMI Status	
	This bit reports whether Rx5[5] is	
	Rx2B[3] is set to enable SMI, an SM	I in generated
	when this bit $= 1$.	
9	Reserved	
8	PCKRUN# Resume Status	
	This bit is set when PCI bus peripheral	is wake up the
-	system by asserting PCKRUN#	64 4 1 6 0
7	Primary IRQ/INIT/NMI/SMI Resum	
	This bit is set at the occurrence of pridefined in Rx85-84 of PCI configuration	
6	Software SMI Status	
U	This bit is set when the SMI Comman	
	is written.	id port (RAZI)
5	BIOS Status	default = 0
	This bit is set when the Global Release	
	one (typically by the ACPI softwa	
	control of the SCI/SMI lock). When t	
	(by writing a one to this bit positio	
	Release bit is reset at the same time by	
4	Legacy USB Status	$default = 0$
	This bit is set when a legacy USB even	t occurs. This
	is normally used for USB keyboards.	
3	GP1 Timer Time Out Status	
•	This bit is set when the GP1 timer times	
2	GP0 Timer Time Out Status	
1	This bit is set when the GP0 timer times	
1	Secondary Event Timer Time Out Start This bit is set when the secondary even	
	out.	in timer times
0	Primary Activity Status	default = 0
U	This bit is set at the occurrence of	
	primary system activity (see the Pri	
	Detect Status register at offset 30h an	
	Activity Detect Enable register at offse	
	checking this bit, software can check th	,
	the Primary Activity Detect Status reg	
	30h to identify the specific source o	
	event. Note that setting this bit can	
	reload the GP0 timer (see bit-0 of t	the GP Timer
	Reload Enable register at offset 38).	

Note that SMI can be generated based on the setting of any of the above bits (see the Rx2A Global Enable register bit descriptions in the right hand column of this page).

The bits in this register are set by hardware only and can only be cleared by writing a one to the desired bit position.

The bits in this register are for SMI's only while the bits in Rx21-20 are for SMI's and SCI's

I/O Of	fset 2B-2A - Global EnableRW
15	GPIO Range 1 SMI Enabledefault = 0
14	GPIO Range 0 SMI Enable default = 0
13	GP3 Timer Timeout SMI Enabledefault = 0
12	GP2 Timer Timeout SMI Enable default = 0
11	SERIRQ SMI Enable default = 0
10	SMI on Sleep Enable Write default = 0
	•
9	Reserved always reads 0
8	PCKRUN# Resume Enabledefault = 0
	This bit may be set to trigger an SMI to be generated
	when the PCKRUN# Resume Status bit is set.
7	Primary IRQ/INIT/NMI/SMI Resume Enable In
	Post State default = 0
	This bit may be set to trigger an SMI to be generated
	when the Primary IRQ / INIT / NMI / SMI Resume
	Status bit is set.
6	SMI on Software SMI default = 0
	This bit may be set to trigger an SMI to be generated
	when the Software SMI Status bit is set.
5	SMI on BIOS Statusdefault = 0
	This bit may be set to trigger an SMI to be generated
	when the BIOS Status bit is set.
4	SMI on Legacy USBdefault = 0 This bit may be set to trigger an SMI to be generated
2	when the Legacy USB Status bit is set.
3	SMI on GP1 Timer Time Out
	This bit may be set to trigger an SMI to be generated when the GP1 Timer Timeout Status bit is set.
2	SMI on GP0 Timer Time Out default = 0
Z	This bit may be set to trigger an SMI to be generated
	when the GP0 Timer Timeout Status bit is set.
1	SMI on Secondary Event Timer Time Out def=0
1	This bit may be set to trigger an SMI to be generated
	when the Secondary Event Timer Timeout Status bit
	is set.
0	SMI on Primary Activity default = 0
v	This bit may be set to trigger an SMI to be generated
	when the Primary Activity Status bit is set.
	mion and i initiary receiving Diamos on is set.



I/O Offset 2D-2C - Global ControlRW **15-12 Reserved** always reads 0 **IDE Secondary Bus Power-Off** 0 Disabledefault Enable 10 **IDE Primary Bus Power-Off** 0 Disabledefault Enable always reads 0 9 Reserved 8 **SMI Active** 0 SMI Inactive.....default SMI Active. If the SMI Lock bit is set, this bit needs to be written with a 1 to clear it before the next SMI can be generated. 7 LID Triggering Polarity 0 Rising Edge ______default Falling Edge **THRM# Triggering Polarity** 6 0 Rising Edgedefault 1 Falling Edge 5 **Battery Low Resume Disable** 0 Enable resumedefault Disable resume from suspend when BATLOW# is asserted 4-3 Reservedalways reads 0 **Power Button Triggering Select** 0 SCI/SMI generated by PWRBTN# rising edgedefault SCI/SMI generated by PWRBTN# falling edge Set to zero to avoid the situation where the Power

Set to zero to avoid the situation where the Power Button Status bit is set to wake up the system then reset again by PBOR Status to switch the system into the soft-off state.

1 BIOS Release

This bit is set by legacy software to indicate release of the SCI/SMI lock. Upon setting of this bit, hardware automatically sets the Global Status bit. This bit is cleared by hardware when the Global Status bit cleared by software.

Note that if the Global Enable bit is set (Power Management Enable register Rx2[5]), then setting this bit causes an SCI to be generated (because setting this bit causes the Global Status bit to be set).

0 SMI Enable

- 0 Disable all SMI generationdefault
- 1 Enable SMI generation

I/O Offset 2F - SMI Command.....RW

7-0 SMI Command

Writing to this port sets the Software SMI Status bit. Note that if the Software SMI Enable bit is set (see Global Enable register Rx2A[6]), then an SMI is generated.



I/O Offset 33-30 - Primary Activity Detect Status......RWC

These bits correspond to the Primary Activity Detect Enable bits in Rx37-34. If the corresponding bit is set in that register, setting of a bit below will cause the Primary Activity Status (PACT_STS) bit to be set (Global Status register Rx28[0]). All bits in this register default to 0, are set by hardware only, and may only be cleared by writing 1s to the desired bit.

- 31-11 Reserved always read 0
 10 Audio Access Status (AUD_STS)
 Set if Audio is accessed.
 - 9 Keyboard Controller Access Status (KBC_STS) Set if the KBC is accessed via I/O port 60h.
 - 8 VGA Access Status(VGA_STS)
 Set if the VGA port is accessed via I/O ports 3B03DFh or memory space A0000-BFFFFh.
 - 7 Parallel Port Access Status......(LPT_STS) Set if the parallel port is accessed via I/O ports 278-27Fh or 378-37Fh (LPT2 or LPT1).
 - 6 Serial Port B Access Status(COMB_STS)
 Set if the serial port is accessed via I/O ports 2F82FFh or 2E8-2Efh (COM2 and COM4 respectively).
 - 5 Serial Port A Access Status......(COMA_STS) Set if the serial port is accessed via I/O ports 3F8-3FFh or 3E8-3EFh (COM1 and COM3, respectively).
 - 4 Floppy Access Status(FDC_STS)
 Set if the floppy controller is accessed via I/O ports
 3F0-3F5h or 3F7h.
 - 3 Secondary IDE Access Status(SIDE_STS) Set if the IDE controller is accessed via I/O ports 170-177h or 376h.
 - 2 Primary IDE Access Status......(PIDE_STS)
 Set if the IDE controller is accessed via I/O ports
 1F0-1F7h or 3F6h.
 - 1 Primary Interrupt Activity Status.....(PIRQ_STS)
 Set on the occurrence of a primary interrupt (enabled via the "Primary Interrupt Channel" register at Device 17 Function 0 PCI configuration register offset 84h).

Note: Setting of Primary Activity Status (PACT_STS) may be done to enable a "Primary Activity Event": an SMI will be generated if the Primary Activity Enable bit is set (Global Enable register Rx2A[0]) and/or the GP0 timer will be reloaded if the "GP0 Timer Reload on Primary Activity" bit is set (GP Timer Reload Enable register Rx38[0]).

Note: Bits 2-9 above also correspond to bits of GP Timer Reload Enable register Rx38: If bits are set in that register, setting a corresponding bit in this register will cause the GP1 timer to be reloaded.

I/O Offset 37-34 - Primary Activity Detect Enable...... RW

These bits correspond to the Primary Activity Detect Status bits in Rx33-30. Setting of any of these bits also sets the Primary Activity Status (PACT_STS) bit (Rx28[0]) which causes the GP0 timer to be reloaded (if the Primary Activity GP0 Enable bit is set) or generates an SMI (if Primary Activity Enable is set).

ctivity	Enabl	le is set).
31-11	Rese	rved always read 0
10	SMI	on Audio Status(AUD EN)
	0	Don't set PACT_STS if AUD_STS is set def
	1	Set PACT STS if AUD STS is set
9	SMI	on Keyboard Controller Status (KBC EN)
	0	Don't set PACT STS if KBC STS is set def
	1	Set PACT STS if KBC STS is set
8	SMI	on VGA Status(VGA_EN)
_	0	
	1	Set PACT STS if VGA STS is set
7	SMI	on Parallel Port Status(LPT_EN)
	0	
	1	Set PACT_STS if LPT_STS is set
6		on Serial Port B Status(COMB EN)
Ü	0	` = /
	1	Set PACT STS if COMB STS is set
5	SMI	on Serial Port A Status(COMA_EN)
-	0	Don't set PACT STS if COMA STS is set. def
	1	Set PACT_STS if COMA_STS is set
4	SMI	on Floppy Status(FDC EN)
	0	Don't set PACT STS if FDC STS is set def
	1	Set PACT STS if FDC STS is set
3	SMI	on Secondary IDE Status(SIDE EN)
	0	• • • • • • • • • • • • • • • • • • • •
	1	Set PACT STS if SIDE STS is set
2	SMI	on PrimaryIDE Status(PIDE_EN)
	0	
	1	Set PACT_STS if PIDE_STS is set
1	SMI	on Primary IRQ Status(PIRQ_EN)
	0	Don't set PACT_STS if PIRQ_STS is set def
	1	Set PACT_STS if PIRQ_STS is set
0	SMI	on PCI Master Status(DRQ_EN)
-	0	
	1	
		_ `_



I/O Of	fset 3B-38 - GP Timer Reload EnableRW	I/O Of	fset 40 – Extended I/O Trap Status	s RWC
All bits	in this register default to 0 on power up.	7-5	Reserved	always reads 0
	Reserved always reads 0	4	BIOS Write Access Status	·
7	GP1 Timer Reload on KBC Access	3	GP3 Timer Second Timeout Wit	h No Cycles
	0 Normal GP1 Timer Operationdefault		0 Disable	
	1 Setting of KBC STS causes the GP1 timer to		1 Enable (GP3 timer timed	
	reload.		cycles in between)	
6	GP1 Timer Reload on Serial Port Access	2	GP3 Timer Second Timeout Stat	ıus
	Normal GP1 Timer Operationdefault	1	GPIO Range 3 Access Status	
	1 Setting of COMA_STS or COMB_STS causes	0	GPIO Range 2 Access Status	
	the GP1 timer to reload.			
			<u>fset 42 – Extended I/O Trap Enabl</u>	
5	Reserved always reads 0		Reserved	always reads 0
		4	SMI on BIOS Write Access	
4	GP1 Timer Reload on VGA Access		This bit controls whether SMI	
	0 Normal GP1 Timer Operationdefault		BIOS Write Access Status Rx40[4	
	1 Setting of VGA_STS causes the GP1 timer to		0 Disable	
	reload.		1 Enable (can be reset only by	
3	GP1 Timer Reload on IDE/Floppy Access	3	Reserved	
	Normal GP1 Timer Operationdefault	2	GP3 Timer Second Timeout Reb	
	1 Setting of FDC_STS, SIDE_STS, or		This bit controls whether the s	
	PIDE_STS causes the GP1 timer to reload.		when the GP3 timer times out twice	
			0 Disable	default
2	GP3 Timer Reload on GPIO Range 1 Access		1 Enable	
	Normal GP3 Timer Operationdefault	1	SMI on GPIO Range 3 Access	
	1 Setting of GR1_STS causes the GP3 timer to		This bit controls whether SMI	
	reload.		GPIO range 3 is accessed (Rx40[1	
1	GP2 Timer Reload on GPIO Range 0 Access		0 Disable	default
	0 Normal GP2 Timer Operationdefault		1 Enable	
	1 Setting of GR0_STS causes the GP2 timer to	0	SMI on GPIO Range 2 Access	
	reload.		This bit controls whether SMI	
			GPIO range 2 is accessed (Rx40[0	
0	GPO Timer Reload on Primary Activity		0 Disable	default
	0 Normal GP0 Timer Operationdefault		1 Enable	
	1 Setting of PACT_STS causes the GP0 timer to			
	reload. Primary activities are enabled via the			
	Primary Activity Detect Enable register (offset			
	25 24 11 . 1 5 .			

37-34) with status recorded in the Primary Activity Detect Status register (offset 33-30).



General Purpose I/O Registers

I/O Off	set 45 – SMI / IRQ / Resume StatusRO
7-5	Reserved always reads 0
4	Latest PCSn Status
	0 Latest PCSn was an I/O Read
	1 Latest PCSn was an I/O Write
3	Serial SMI Status
	This bit is used to report a Serial-IRQ-generated SMI.
2	Reserved always reads 0
1	SMBus IRQ Status
•	This bit is used to report an SMBus SMI.
0	SMBus Resume Status This bit is used to report an SMBus Resume Event.
	•
	set 4B-48 - GPI Port Input Value (GPIVAL)RO
31-0	GPI[31-0] Input ValueRead Only
I/O Off	set 4F-4C - GPO Port Output Value (GPOVAL)RW
	from this register return the last value written (held on Some GPIO pins can be used as both input and output
	pins 8-15 and 20-31). The output type of these pins is
	en drain) so to use one of these pins as an input pin, a
	st be written to the corresponding bit of this register.
	Function 0 RxE4[4-3] for I/O control of GPIO pins 8-
15.	in the first term of the first
31-0	GPO[31-0] Output Value def = FFFFFFFh
T/O O 00	
	set 50 – GPI Pin Change StatusRW
7	GP127 Pin Change Status default = 0
6	GP126 Pin Change Status default = 0
5 4	GPI25 Pin Change Status default = 0
3	GPI24 Pin Change Status
2	GPI18 Pin Change Status default = 0 GPI18 Pin Change Status
1	GPI17 Pin Change Status default = 0
0	GPI16 Pin Change Status default = 0
	set 52 – GPI Pin Change SCI/SMI SelectRW
7	GPI27 Pin SCI / SMI Select
6	GPI26 Pin SCI / SMI Select
5	GPI25 Pin SCI / SMI Select
4	GPI24 Pin SCI / SMI Select
3 2	GPI19 Pin SCI / SMI Select GPI18 Pin SCI / SMI Select
1	GPI17 Pin SCI / SMI Select GPI17 Pin SCI / SMI Select
0	GPI16 Pin SCI / SMI Select
U	0 SCI on pin input changedefault

I/O Trap Registers

I/O Off	set 57-54 – I/O Trap PCI DataRO
31-0	PCI Data During I/O Trap SMI
I/O Off	set 59-58 – I/O Trap PCI I/O AddressRO
15-0	PCI Address During I/O Trap SMI
I/O Off	set 5A – I/O Trap PCI Command / Byte Enable RO
7-4	PCI Command Type During I/O Trap SMI
3-0	PCI Byte Enable During I/O Trap SMI

I/O Offset 5C - CPU Performance Control.....RW

- 7-1 Reservedalways reads 0
 0 Lower CPU Frequency During C3 / S1
 - This bit controls the CPU frequency in C3/S1 state. The frequency is lowered using the GHI# signal (Device 17 Function 0 RxE5[3] must be 0 to enable the frequency change function).
 - Enable (lower voltage / frequency during C3/S1)def
 Disable (normal voltage / frequency during C3/S1)

1 SMI on pin input change



System Management Bus I/O-Space Registers

The base address for these registers is defined in RxD1-D0 of the Device 17 Function 0 PCI configuration registers. The System Management Bus I/O space is enabled for access by the system if Device 17 Function 0 RxD2[0] = 1.

Rese	rvedalways reads 0
	SemaphoreRWC
	bit is used as a semaphore among various
	endent software threads that may need to use
	ost SMBus logic and has no effect on hardware.
	reset, this bit reads 0. Writing 1 to this bit
	s the next read to return 0, then all reads after
	return 1. Writing 0 to this bit has no effect.
	vare can therefore write 1 to request control and
	dback is 0 then it will own usage of the host
contr	v v - v
Rese	
_	d Bus TransactionRWC
0	SMBus interrupt not caused by failed bus
_	transactiondefault
1	SMBus interrupt caused by failed bus
	transaction. This bit may be set when the
	KILL bit (I/O Rx02[1]) is set and can be
	cleared by writing a 1 to this bit position.
Bus (CollisionRWC
0	SMBus interrupt not caused by transaction
	collisiondefault
1	SMBus interrupt caused by transaction
	collision. This bit is only set by hardware and
	can be cleared by writing a 1 to this bit
	position.
Devic	ce ErrorRWC
0	SMBus interrupt not caused by generation of
	an SMBus transaction errordefault
1	SMBus interrupt caused by generation of an
	SMBus transaction error (illegal command
	field, unclaimed host-initiated cycle, or host
	device timeout). This bit is only set by
	hardware and can be cleared by writing a 1 to
	this bit position.
SMB	us InterruptRWC
0	SMBus interrupt not caused by host command
	completiondefault
1	SMBus interrupt caused by host command
1	completion. This bit is only set by hardware
	and can be cleared by writing a 1 to this bit
	position.
Host	•
	Busy RO
0	SMBus controller host interface is not
1	processing a command default
1	SMBus host controller is busy processing a command. None of the other SMBus registers
	command None of the other VI/I Bug registers

should be accessed if this bit is set.

	set 01h – SMBus Slave StatusRWC
7-6	Reserved always reads 0
5	Alert Status
	0 SMBus interrupt not caused by SMBALERT#
	signal default
	1 SMBus interrupt caused by SMBALERT#
	signal. This bit will be set only if the Alert
	Enable bit is set in the SMBus Slave Control
	Register at I/O Offset R08[3]. This bit is only
	set by hardware and can be cleared by writing
	a 1 to this bit position.
4	Shadow 2 StatusRWC
	0 SMBus interrupt not caused by address match
	to SMBus Shadow Address Port 2 default
	1 SMBus interrupt or resume event caused by
	slave cycle address match to SMBus Shadow
	Address Port 2. This bit is only set by
	hardware and can be cleared by writing a 1 to
	this bit position.
3	Shadow 1 StatusRWC
	0 SMBus interrupt not caused by address match
	to SMBus Shadow Address Port 1 default
	1 SMBus interrupt or resume event caused by
	slave cycle address match to SMBus Shadow
	Address Port 1. This bit is only set by
	hardware and can be cleared by writing a 1 to
	this bit position.
2	Slave StatusRWC
	0 SMBus interrupt not caused by slave event
	match default
	1 SMBus interrupt or resume event caused by
	slave cycle event match of the SMBus Slave
	Command Register at PCI Function 4
	Configuration Offset D3h (command match)
	and the SMBus Slave Event Register at
	SMBus Base + Offset 0Ah (data event match).
	This bit is only set by hardware and can be
	cleared by writing a 1 to this bit position.
1	Reserved always reads 0
0	Slave BusyRO
	0 SMBus controller slave interface is not
	processing data default
	1 SMBus controller slave interface is busy
	receiving data. None of the other SMBus
	registers should be accessed if this bit is set.



I/O Of	fset 02h – SMBus Host ControlRW	I/O Offset 03h – SMBus Host CommandRW
7 6	Reserved always reads 0 Start always reads 0 0 Writing 0 has no effect default 1 Start Execution of Command	7-0 SMBUS Host Command
	Writing a 1 to this bit causes the SMBus controller host interface to initiate execution of the command programmed in the SMBus Command Protocol field (bits 4-2). All necessary registers should be programmed prior to writing a 1 to this bit. The Host Busy bit (SMBus Host Status Register bit-0) can be used to identify when the SMBus controller has completed command execution.	I/O Offset 04h – SMBus Host Address
5-2	SMBus Command Protocol Selects the type of command the SMBus host controller will execute. Reads or Writes are determined by Rx04[0]. 0000 Quick default 0001 Byte 0010 Byte Data 0011 Word Data 0100 Process Call 0101 Block 0110 I2C with 10-bit Address 0111 -reserved- 10xx -reserved- 1100 I2C Process Call	I/O Offset 05h – SMBus Host Data 0
	1101 I2C Block 1110 I2C with 7-bit Address 1111 Universal	of SMBus host transaction writes. On reads, Data 1 bytes are stored here. 7-0 SMBUS Data 1default = 0
1	Kill Transaction in Progress 0 Normal host controller operationdefault 1 Stop host transaction currently in progress. Setting this bit also sets the FAILED status bit (Host Status bit-4) and asserts the interrupt selected by the SMB Interrupt Select bit (Function 4 SMBus Host Configuration Register RxD2[3]).	I/O Offset 07h – SMBus Block Data
0	Interrupt Enable 0 Disable interrupt generationdefault 1 Enable generation of interrupts on completion	transaction always starts at index address 0. 7-0 SMBUS Block Data

of the current host transaction.



I/O Off	fset 08h – SMBus Slave ControlRW	I/O Offset 0B-0Ah – SMBus Slave Event RW
7-5 4	Reserved always reads 0 SMBus GPIO Slave Enable 0 Disable default 1 Enable generation of a resume event upon an external SMBus master generating a transaction with an address that matches the GPIO Slave Address register (I/O offset 0Fh). SMBus Alert Enable 0 Disable default 1 Enable generation of an interrupt or resume event on the assertion of the SMBALERT#	This register is used to enable generation of interrupt or resume events for accesses to the host controller's slave port. 15-0 SMBus Slave Event
2	signal SMBus Shadow Port 2 Enable 0 Disabledefault	<u>I/O Offset 0D-0Ch – SMBus Slave DataRO</u> This register is used to store data values for external SMBus
	1 Enable generation of an interrupt or resume event on external SMBus master generation of a transaction with an address that matches the SMBus Slave Shadow Port 2 register (PCI function 4 configuration register RxD5).	master accesses to the shadow ports or the SMBus host controller's slave port. 15-0 SMBus Slave Data
1	SMBus Shadow Port 1 Enable 0 Disable	whose address field matched one of the slave shadow port addresses or the SMBus host controller slave port address of 10h. I/O Offset 0Fh – SMBus GPIO Slave Address (30h) RW 7-1 SMBus GPIO Slave Address
0	SMBus Slave Enable O Disable	incoming SMBus addresses for a GPIO slave. 0 Reservedalways reads 0
This re	fset 09h – SMBus Shadow CommandRO egister is used to store command values for external master accesses to the host slave and slave shadow	

Shadow Command......default = 0 This field contains the command value which was received during an external SMBus master access whose address field matched the host slave address (10h) or one of the slave shadow port addresses.

ports. 7-0



Device 17 Function 1 Registers - Enhanced IDE Controller

This Enhanced IDE controller interface is fully compatible with the SFF 8038i v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and Bus Master IDE I/O registers. The PCI configuration registers are located in the function 1 PCI configuration space of the VT8235M Version CD. The Bus Master IDE I/O registers are defined in the SFF8038i v1.0 specification.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA)RO		
Offset 3-2 - Device ID (0571h=IDE Controller)RO		
Offset 5	5-4 – Command (0000h)RW	
15-3	Reserved always reads 0	
2	Bus Master default = 0 (disabled)	
	S/G operation can be issued only when the "Bus	
	Master" bit is enabled.	
1	Reserved always reads 0	
0	I/O Space default = 0 (disabled)	
	When the "I/O Space" bit is disabled, the device will	
	not respond to any I/O addresses for both compatible	
	and native mode.	

Offset 7	Offset 7-6 – Status (0290h))RO				
15	Detected Parity Error	fixed at 0			
14	Signalled System Error	fixed at 0			
13	Received Master Abort.	default = 0			
12	Received Target Abort.	\dots default = 0			
11	Signalled Target Abort.	fixed at 0			
10-9	DEVSEL# Timing	. always reads 01 (medium)			
8	Data Parity Detected	fixed at 0			
7	Fast Back to Back	fixed at 1			
6-5	Reserved	always reads 0			
4	Capability List	fixed at 1			
3-0	Reserved	always reads 0			

Offset 8 - Revision ID (06)RO 7-0 Revision Code for IDE Controller Logic Block

Offset !	<u> 9 - Programming Interface</u>	RW
7	Master IDE Capability	fixed at 1 (Supported)
6-4	Reserved	always reads 0
3	Programmable Indicator	- Secondary fixed at 1
	C	. 1 4 4

3 Programmable Indicator - Secondary fixed at 1 Supports both modes (may be set to either mode by writing Rx42[6])
 2 Channel Operating Mode - Secondary

_	Channel Operating Mode - Secondary		
	0	Compatibility Modedefault	
	1	Native Mode	

1 Programmable Indicator - Primary fixed at 1 Supports both modes (may be set to either mode by writing Rx42[7])

Channel Operating Mode - Primary
 Compatibility Modedefault
 Native Mode

Compatibility Mode (fixed IRQs and I/O addresses):

In this mode, fixed IRQs are used and IDE controller registers are hard wired to fixed I/O addresses as defined below.

	Command Block	Control Block	
Channel	Registers	Registers	<u>IRQ</u>
Pri	1F0-1F7	3F6	14
Sec	170-177	376	15

Native PCI Mode (registers are programmable in I/O space)

In this mode, IRQs for the primary and secondary IDE channels are programmable via configuration register Rx3C and the registers of the IDE channels are relocatable in I/O space (using base addresses provided in the IDE Controller PCI configuration space). Specific base address registers are used to map the different register blocks as defined below:

	Command Block	Control Block
Channel	Registers	Registers
Pri	BA @offset 10h	BA @offset 14h
Sec	BA @offset 18h	BA @offset 1Ch

Command register blocks are 8 bytes of I/O space Control registers are 4 bytes of I/O space (only byte 2 is used)

Offset A - Sub Class Code (01h=IDE Controller).....RO

Offset B - Base Class Code (01h=Mass Storage Ctrlr)... RO



Offset 13-10 - Pri Data / Command Base AddressRW	Offset 2D-2C – Sub Vendor ID (0000h)RO
Specifies an 8 byte I/O address space.	The readback value may be changed by writing to RxD5-D4.
31-16 Reserved always read 0 15-3 Port Address default=01F0h 2-0 Fixed at 001b fixed	Offset 2F-2E – Sub Device ID (0000h)RO The readback value may be changed by writing to RxD7-D6.
Offset 17-14 - Pri Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 3F6h for the default base address of 3F4h).	Offset 34 - Capability Pointer (C0h)RO
31-16 Reserved always read 0 15-2 Port Address default=03F4h 1-0 Fixed at 01b fixed	Offset 3C - Interrupt Line (0Eh)RO
Offset 1B-18 - Sec Data / Command Base AddressRW Specifies an 8 byte I/O address space.	7-4 Reserved
31-16 Reserved always read 0 15-3 Port Address default=0170h 2-0 Fixed at 001b fixed	0001 IRQ1 0010 IRQ2
Offset 1F-1C - Sec Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 376h for the default base address of 374h).	1101 IRQ13 1110 IRQ14default 1111 IRQ15 <u>APIC</u> (See Device 17 Function 0 Rx58[6])
31-16 Reserved always read 0 15-2 Port Address default=0374h 1-0 Fixed at 01b fixed	x000 IRQ16 x001 IRQ17 x010 IRQ18
Offset 23-20 - Bus Master Control Regs Base AddressRW Specifies a 16 byte I/O address space compliant with the SFF-8038i rev 1.0 specification.	x111 IRQ23 Offset 3D - Interrupt Pin (01h)RO
31-16 Reserved always read 0 15-4 Port Address default=CC0h 3-0 Fixed at 0001b fixed	7-0 Interrupt Routing Mode always reads 01h
See Rx42[7-6] for Native / Compatibility mode select for the above registers	Offset 3E - Minimum Grant (00h)



IDE-Controller-Specific Configuration Registers

Offset 4	40 - Chip Enable (00h)RW
7-2	Reserved always reads 0
1	Primary Channel
	0 Disabledefault
	1 Enable
0	Secondary Channel
	0 Disabledefault
	1 Enable
Offset 4	41 - IDE Configuration I (00h)RW
7	Primary IDE Read Prefetch Buffer
	0 Disabledefault
	1 Enable
6	Primary IDE Post Write Buffer
	0 Disabledefault
	1 Enable
5	Secondary IDE Read Prefetch Buffer
	0 Disabledefault
	1 Enable
4	Secondary IDE Post Write Buffer
	0 Disabledefault
	1 Enable
3-0	Reserved always reads 0
Offset 4	42 - IDE Configuration II (00h)RW
7	PIO Operating Mode - Primary Channel
	Selects the mode used in the primary channel for the
	I/O Base Address (not IRQ routing or sharing)
	0 Compatibility Mode (fixed addressing) .default
	1 Native PCI Mode (flexible addressing)
6	PIO Operating Mode - Secondary Channel
	Selects the mode used in the secondary channel for
	the I/O Base Address (not IRQ routing or sharing)
	0 Compatibility Mode (fixed addressing) default
= 0	1 Native PCI Mode (flexible addressing)
5-0	Reserved always reads 0

Offset 43 - FIFO Configuration (0Ah)RW				
7-4	Reserved always reads 0			
3-2	•			
	Determines the threshold required before the primary			
	channel FIFO is flushed.			
	00 FIFO flushed when 1/4 full			
	01 FIFO flushed when 1/2 full			
	10 FIFO flushed when 3/4 full default			
	11 FIFO flushed when completely full (32 DWs)			
1-0	Secondary Channel FIFO Threshold			
	Determines the threshold required before the			
	secondary channel FIFO is flushed.			
	00 FIFO flushed when 1/4 full			
	01 FIFO flushed when 1/2 full			
	10 FIFO flushed when 3/4 full default			
	11 FIFO flushed when completely full (32 DWs)			




5 4	Interrupt Steering Swap Controls whether primary and secondary channel interrupts are swapped. O Primary channel interrupt is steered to IRQ14, Secondary channel is steered to IRQ15. default Primary channel interrupt is steered to IRQ15, Secondary channel interrupt steered to IRQ14 Reserved always reads 1 Rx3C Write Protect
	interrupts are swapped. 0 Primary channel interrupt is steered to IRQ14, Secondary channel is steered to IRQ15. default 1 Primary channel interrupt is steered to IRQ15, Secondary channel interrupt steered to IRQ14 Reservedalways reads 1 Rx3C Write Protect
	0 Primary channel interrupt is steered to IRQ14, Secondary channel is steered to IRQ15. default 1 Primary channel interrupt is steered to IRQ15, Secondary channel interrupt steered to IRQ14 Reservedalways reads 1 Rx3C Write Protect
	Secondary channel is steered to IRQ15. default 1 Primary channel interrupt is steered to IRQ15, Secondary channel interrupt steered to IRQ14 Reserved
	1 Primary channel interrupt is steered to IRQ15, Secondary channel interrupt steered to IRQ14 Reserved
	Secondary channel interrupt steered to IRQ14 Reserved
	Reserved always reads 1 Rx3C Write Protect
	Rx3C Write Protect
4	
	0 Disable (writes to Rx3C are allowed) default
	1 Enable (writes to Rx3C are ignored). Under
	Native Mode $(Rx9[2]=1 \text{ or } Rx9[0]=1) Rx3C$
	should not be write protected as it is used to
	route IRQ lines.
3	"Memory-Read-Multiple" Command
	0 Disabledefault
	1 Enable
2	"Memory-Write-and-Invalidate" Command
	0 Disabledefault
	1 Enable
1-0	Reservedalways reads 0
Offcat	46 - Miscellaneous Control 3 (C0h) RW
1	Primary Channel Read DMA FIFO Flush 0 Disable
	1 Enable. The primary channel DMA FIFO is
	flushed when an interrupt request is generated
	default
4	Secondary Channel Read DMA FIFO Flush
U	0 Disable
	1 Enable. The secondary channel DMA FIFO is
	flushed when an interrupt request is generated
	default
	Reservedalways reads 0
	Offset 7



Offset 4B-48 - Drive Timing Control (A8A8A8A8h).....RW

The following fields define the Active Pulse Width and Recovery Time for the IDE DIOR# and DIOW# signals when accessing the data ports (1F0 and 170):



31-28	Primary Drive 0 Active Pulse Width def=1010b
27-24	Primary Drive 0 Recovery Timedef=1000b
23-20	Primary Drive 1 Active Pulse Width def=1010b
19-16	Primary Drive 1 Recovery Timedef=1000b
15-12	Secondary Drive 0 Active Pulse Width def=1010b
11-8	Secondary Drive 0 Recovery Time def=1000b
7-4	Secondary Drive 1 Active Pulse Width def=1010b
3-0	Secondary Drive 1 Recovery Time def=1000b

The actual value for each field is the encoded value in the field plus one and indicates the number of PCI clocks. For example, if the value in the field is 1010b (10 decimal), the active pulse width or recovery time is 11 PCI clocks.

Offset 4C - Address Setup Time (FFh).....RW

The following fields define the Address Setup Time. The Address Setup Time is measured from the point when address signals are stable to the point when DIOR# and DIOW# are asserted. The IDE specification requires the setup time to not exceed 1T. However, this register provides flexibility for devices that may not be able to meet the 1T requirement.

- **Primary Drive 0 Address Setup Time**
- 5-4 **Primary Drive 1 Address Setup Time**
- 3-2 **Secondary Drive 0 Address Setup Time**
- **Secondary Drive 1 Address Setup Time**

For each field above:

00 1T

01 2T 10 3T

11 4T

Offset 4E – Sec Non-170 Port Access Timing (B6h)......RW

- 4	DIOD# /	DIOTELL	A 4.	ъ .	XX70 1.1	1 C OD1
1-4	DIOR#/1	11111W#	ACTIVE	PHISE	width	def = 0Bh

3-0 DIOR# / DIOW# Recovery Time..... def = 06h

Offset 4F – Pri Non-1F0 Port Access Timing (B6h)RW

DIOR# / DIOW# Active Pulse Width...... def = 0Bh

3-0 DIOR# / DIOW# Recovery Time...... def = 06h

The above fields define the primary and secondary channel DIOR# and DIOW# active pulse widths and recovery times when accessing non-data ports. The times are defined in terms of PCI clocks and the actual value is equal to the value encoded in the field plus one.

Offset 5	3-50 - UltraDMA Extended Timing Control RW		
31	Pri Drive 0 UltraDMA-Mode Enable Method		
31	0 Enable by using "Set Feature" command def		
	1 Enable by setting bit-30 of this register		
30	Pri Drive 0 UltraDMA-Mode Enable		
30	0 Disable		
	1 Enable UltraDMA-Mode Operation		
29	Pri Drive 0 Transfer Mode		
29	0 DMA or PIO Modedefault		
	1 UltraDMA Mode		
28	Pri Drive 0 Cable Type Reporting		
20	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
27.24			
21-24	Pri Drive 0 Cycle Time (T = 7.5 ns for 133 MHz) 0000 2T		
	0001 3T		
	0010 4T		
	0011 5T		
	0100 6T		
	0101 7T		
	0110 8T		
	0111 9Tdefault		
	1000 10T		
	1001 11T		
	1010 12T		
	1011 13T		
	1100 14T		
	1101 15T		
	1110 16T		
	1111 17T		
23	Pri Drive 1 UltraDMA-Mode Enable Method		
22	Pri Drive 1 UltraDMA-Mode Enable		
21	Pri Drive 1 Transfer Mode		
20	Pri Drive 1 Cable Type Reporting		
	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
19-16	Pri Drive 1 Cycle Timedefault = 0111b		
	•		
15	Sec Drive 0 UltraDMA-Mode Enable Method		
14	Sec Drive 0 UltraDMA-Mode Enable		
13	Sec Drive 0 Transfer Mode		
12	Sec Drive 0 Cable Type Reporting		
	0 40-pin cable is being used default		
	1 80-pin cable is being used		
11-8	Sec Drive 0 Cycle Timedefault = 0111b		
7	Sec Drive 1 UltraDMA-Mode Enable Method		
6	Sec Drive 1 UltraDMA-Mode Enable Sec Drive 1 UltraDMA-Mode Enable		
_			
5 4	Sec Drive 1 Transfer Mode		
4	Sec Drive 1 Cable Type Reporting		
	0 40-pin cable is being used		
2 0			
3-0	Sec Drive 1 Cycle Timedefault = 0111b		

Each byte defines UltraDMA operation for the indicated drive. The bit definitions are the same within each byte.



7	54 – UltraDMA FIFO Control (04h)RW Reservedalways reads 0		55 - IDE Clock Gating (00h)RW
6	Lower ISA Request Priority When Write Device	/-2 1	Reservedalways reads 0 Dynamic 100 / 133 MHz Clock Gating
U	Packet Command is Issued		0 Enabledefault
	The IDE secondary channel shares a bus internally		1 Disable
	with the ISA interface. When this bit is enabled, the	0	Dynamic 66 MHz Clock Gating
	IDE secondary channel is given higher priority over		0 Enable default
	ISA, which results in better performance.		1 Disable
	0 Disabledefault		
	1 Enable		
5	Clear Native Mode Interrupt on Falling Edge of	Offset	61-60 - Primary Sector Size (0200h)RW
	Gated Interrupt	15 13	Reservedalways reads 0
	0 Disabledefault	15-12	Number of Bytes Per Sector def=200h (512 bytes)
	1 Enable. The interrupt will be automatically	11-0	This field determines the maximum number of bytes
	cleared on the falling edge of the gated		that can be prefetched when $Rx44[4] = 1$.
4	interrupt.		that can be prefetence when text-a[4]
4	Improve PIO Prefetch and Post-Write Performance	Offset	69-68 - Secondary Sector Size (0200h)RW
	0 Enable. PIO prefetch and post write	15-12	Reserved always reads 0
	performance is increased by being given	11-0	Number of Bytes Per Sector def=200h (512 bytes)
	higher throughputdefault		This field determines the maximum number of bytes
	1 Disable		that can be prefetched when $Rx44[4] = 1$.
3	Memory Prefetch Size		
	This bit determines how many lines are prefetched		
	from memory for IDE transactions.		
	0 Prefetch 1 linedefault		
	1 Prefetch 2 lines (16 DoubleWords). This		
	setting improves ATA100 throughput.		
2	Change Drive Clears All FIFO & Internal States		
	0 Disable		
	1 Command switch from one drive to another		
	drive in the same channel terminates all		
	previous outstanding transactions involving		
1	the previous drivedefault		
1	Reserved always reads 0		
U	Complete DMA Cycle with Transfer Size Less Than FIFO Size		
	0 Enable. DMA transfer size is less than the		
	o Email. Divil transfer size is less than the		

FIFO size......default

1

Disable



<u>Offset</u>	70 – Primary IDE StatusRO	IDE Power Management Registers
7	Interrupt StatusRO	IDD I over Hunagement Registers
	1 Primary channel interrupt request pending	Offset C3-C0 – Power Management Capabilities RO
6	Prefetch Buffer StatusRO	31-0 PCI PM Block 1always reads 0002 0001h
	1 PIO Prefetch transaction in progress	This field reports support details for Power
5	Post Write Buffer StatusRO	Management Capabilities according to the PCI Power
4	1 PIO Post Write transaction in progress	Management specification.
4	DMA Read Prefetch StatusRO 1 DMA Read Prefetch transaction in progress	
3	1 DMA Read Prefetch transaction in progress DMA Write Pipeline StatusRO	Offset C7-C4 – Power StateRO
3	1 DMA Write transaction in progress	31-2 Reserved always reads 0
2	S/G Operation CompleteRO	1-0 Power State
_	1 Scatter / Gather operation complete	00 D0default
1	FIFO Empty StatusRO	01 -reserved-
	1 Primary Channel FIFO empty	10 -reserved- 11 D3 Hot
0	Response to External DMA RequestRO	11 D3 Hot
	1 External pri channel DMA request pending	
Offset	71 Drimany Interpret Control (01h) DW	
	71 – Primary Interrupt Control (01h)RW Reservedalways reads 0	
7-1 0	Interrupt Gating	IDE Back Door Registers
U	0 Disable	
	1 Enable (IRQ output gated until FIFO empty)	Offset D0 - Back Door - Revision ID (06h)RW
	default	Offset D3-D2 – Back Door – Device ID (0571h)RW
		Offset D3-D2 - Dack Door - Device ID (03/111)
		Offset D5-D4 - Back Door - Sub-Vendor ID (0000h) RW
Offset	78 – Secondary IDE StatusRO	
7	Interrupt StatusRO	Offset D7-D6 – Back Door – Sub-Device ID (0000h) RW
,	1 Secondary channel interrupt request pending	
6	Prefetch Buffer StatusRO	
	I I CICICII DUIICI Status	
	1 PIO Prefetch transaction in progress	
5	1 PIO Prefetch transaction in progress Post Write Buffer StatusRO	
5	1 PIO Prefetch transaction in progress Post Write Buffer StatusRO 1 PIO Post Write transaction in progress	
5 4	1 PIO Prefetch transaction in progress Post Write Buffer StatusRO 1 PIO Post Write transaction in progress DMA Read Prefetch StatusRO	IDE I/O Registers
4	1 PIO Prefetch transaction in progress Post Write Buffer StatusRO 1 PIO Post Write transaction in progress DMA Read Prefetch StatusRO 1 DMA Read Prefetch transaction in progress	<u>IDE I/O Registers</u> These registers are compliant with the SFF 8038I v1.0
	1 PIO Prefetch transaction in progress Post Write Buffer Status	
4 3	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0
4	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details.
4 3	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further
4 3 2	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command
4 3 2	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details.
4 3 2 1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
4 3 2 1 0	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command
4 3 2 1 0	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
4 3 2 1 0 Offset 7-1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address
4 3 2 1 0	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
4 3 2 1 0 Offset 7-1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command
4 3 2 1 0 Offset 7-1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
4 3 2 1 0 Offset 7-1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command
4 3 2 1 0 Offset 7-1	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
4 3 2 1 0 Offset 7-1 0	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
4 3 2 1 0 Offset 7-1 0	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
4 3 2 1 0 Offset 7-1 0 Offset Offset	1 PIO Prefetch transaction in progress Post Write Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status



Device 17 Function 5 Registers - AC97 Audio Controller

The audio controller interface is hardware compatible with AC97. The PCI configuration registers for the audio controller are located in the function 5 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

Offset 1	1-0 - Vendor IDRO	Offset 1	13-10 - Base Address 0 – SGD (Control / Status RW
15-0	Vendor ID (1106h = VIA Technologies)	31-16	Reserved	always reads 0
0.00	14 P 1 P	15-8	Base Address	default = $00h$
	3-2 - Device IDRO	7-0	00000001b (256 bytes)	
15-0	Device ID (3059h = VT8235M-CD Audio Controller)			
Offset 5	5-4 - CommandRW			
15-10	Reserved always reads 0	Device	0 Offset 2D-2C - Subsystem Ve	endor ID (0000h)*RO
9	Reserved (fast back-to-back) fixed at 0	15-0	Subsystem Vendor ID	default = 0
8	SERR# Enablefixed at 0	*This re	egister is RW if function 5 Rx42[[5] = 1
7	Reserved (address stepping)fixed at 0			
6	Reserved (parity error response)fixed at 0	Device	0 Offset 2F-2E - Subsystem ID	(0000h)*RO
5	Reserved (VGA palette snoop)fixed at 0	15-0	Subsystem ID	default = 0
4	Reserved (memory write and invalidate)fixed at 0		egister is RW if function 5 Rx42[
3	Reserved (special cycle monitoring)fixed at 0			
2	Bus Master fixed at 0	Offset 3	34 – Capture Pointer (C0h)	RO
1	Memory Spacefixed at 0			
0	I/O Spacedefault=0 (disabled)	Offset 3	3C - Interrupt Line	RW
Office 4.7	T. C. Status	7-4	Reserved	always reads 0
	7-6 - Status RO	3-0	Audio Interrupt Routing	, and the second
15	Detected Parity Error		0000 Disabled	default
14	Signalled System Error		0001 IRQ1	
13	Received Master Abort		0010 Reserved	
12	Received Target Abort		0011 IRQ3	
11	Signalled Target Abort		0100 IRQ4	
10-9	DEVSEL# Timing		0101 IRQ5	
	00 Fast		0110 IRQ6	
	01 Medium fixed		0111 IRQ7	
	10 Slow		1000 IRQ8	
0	11 Reserved		1001 IRQ9	
8	Data Parity Error		1010 IRQ10	
7	Fast Back-to-Back Capable		1011 IRQ11	
6-5	Reserved always reads 0		1100 IRQ12	
4 3-0	PM 1.1 fixed at 1 Reserved always reads 0		1101 IRQ13	
3-0	Reserved arways reads 0		1110 IRQ14	
Offset 8	3 - Revision ID (nnh)RO		1111 Disabled	
7-0	Silicon Revision Code default = nnh		APIC (See Device 17 Function	0 Rx58[6])
, 0	Sincon revision code delidat inin		x000 IRQ16	
			x001 IRQ17	
			x010 IRQ18	
Offset 9	O - Programming Interface (00h)RO			
0.62			x111 IRQ23	
Offset A	A - Sub Class Code (01h=Audio Device)RO	Offeet	2D Interment Pin (02h)	DΩ
Offeet 1	D. Dasa Class Code (Mh-Multimadia Davisa) DO	Onset 3	3D - Interrupt Pin (03h)	RU
Oliset I	B - Base Class Code (04h=Multimedia Device)RO	Offset 1	3E - Minimum Grant (00h)	RU
		OHSCI.	VI MINIMUM GIAM (UUM)	INO

Offset 3F - Maximum Latency (00h).....RO



Audio-Specific PCI Configuration Registers

iiset 4	<u> 40 – A</u>	<u> Clink Interface StatusRO</u>
7-6	Rese	rvedalways reads 0
5	Code	ec CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
4	Code	ec CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	ec CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
1	AC9	7 Low-Power StatusRO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	ec CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)

ffset 4	41 – A	<u> C Link Interface Control RW</u>
7	AC-I	Link Interface
	0	Disabledefault
	1	Enable
6	AC-I	Link Reset
	0Ass	ert AC-Link Reset (used for cold reset) def
	1De-	assert AC-Link Reset
5	AC-I	Link Sync
	0	Release SYNCdefault
	1	Force SYNC High (used for warm reset)
4	AC-I	Link Serial Data Out
	0	Release SDOdefault
	1	Force SDO High
3	Vari	able-Sample-Rate On-Demand Mode
	0	Disable (AC Link sends data every frame) def
	1	Enable (AC Link sends data only when there is
		a request from the codec)
2	3D A	udio Channel Slots 3/4
	0	Disabledefault
	1	Enable
	Note	that slots 7/8 and 6/9 do not have to be selected
	as the	ey are not muxed with DXS as are slots 3/4)
1_0	Rese	rved always reads 0



Offset 4	12 – Function EnableRW
7-6	Reserved always reads 0
5	Function 5 Config Reg Rx2C WritableRW
	0 Device 17 Function 5 Rx2C-2F ROdefault
	1 Device 17 Function 5 Rx2C-2F RW
4-0	Reserved always reads 0
Offset 4	44 – MC97 Interface ControlRO
	RO to function 5 (RW in func 6) for status reporting.
7	AC-Link Interface for Slot-5 (Modem)RO
	0 Disabledefault
	1 Enable
6	Secondary Codec SupportRO
	0 Disabledefault
	1 Enable
5	Function 6 Config Reg Rx9-B WritableRO
	0 Device 17 Function 6 Rx9-B ROdefault
	1 Device 17 Function 6 Rx9-B RW
4	Function 6 Config Reg 2Ch WritableRO
	0 Device 17 Function 6 Rx2C-2F ROdefault
•	1 Device 17 Function 6 Rx2C-2F RW
3	SyncRO This bit reports whether there is activity in function 6
	(modem). When function 5 (audio) enters low-power
	state and wants to gate bit-clock, software needs to
	check this bit to see whether bit-clock can actually be
	gated, as function 6 shares the same bit-clock.
	0 Function 6 activity in progress that requires
	bit-clock
	1 Function 6 does not need bit-clock so bit-clock
	can be gated
2-0	Reserved always reads 0

Offset (<u> C3-C0 – Power Mgmt Capab</u>	<u>ility RO</u>
31-0	Power Mgmt Capabilitya	lways reads 0002 0001h
Offset (C7-C4 – Power State	RW
31-2	Reserved	always reads 0
1_0	Power State (D3 / D0 Only)	2



I/O Base 0 Regs - Audio Scatter / Gather DMA

DXS Channel 0-3 SGD Registers (x = 0-3)

7	SGD ActiveRO
	0 SGD has completed or been terminated.default
	1 SGD Active
6-5	Reserved always reads 0
4	Current SGD Index Equals Stop IndexRO
	0 SGD index not equal to stop indexdefault
	1 SGD index being processed equals the stop
	index. This bit differs from bit-2 of this
	register in that this bit becomes 1 as soon as
	the SGD reaches the index equal to the stop
	index. Bit-2 becomes 1 after the SGD finishes
	processing the index equal to the stop index.
2	So this bit will always turn on before bit-2.
3	SGD Trigger QueuedRO This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset $x1[1] = 1$ while
	the SGD engine is running).
	0 SGD trigger not queueddefault
	1 SGD trigger queued (when SGD reaches EOL,
	it will restart).
2	SGD Stop Interrupt StatusRWC
	1 SGD finished the index equal to the stop index
	set in xB-x8[31-24]
1	SGD EOL (End Of Link)RWC
	1 Block is the last of the link. May be used by
	software as a signal to generate an interrupt
	request if I/O Offset $x1[1] = 1$.
0	SGD FlagRWC
	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $x1[0] = 1$.

7	SGD StartWO (always reads 0
	0 No effect
	1 Start SGD operation
6	SGD TerminateWO (always reads 0
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOLdefaul
	1 Auto Restart at EOL
4	Reserved always reads (
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stay
	at the current address). SGD will finish
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	of Block
	Controls whether an interrupt is generated when th
	current index equals the stop index $(x0[2] = 1)$.
	0 Disabledefaul
	1 Enable
1	Interrupt on EOL @ End of Block
	Controls whether an interrupt is generated on EOI
	(x0[1] = 1).
	0 Disabledefaul
•	1 Enable
0	Interrupt on FLAG @ End-of-Block
	Controls whether an interrupt is generated on FLAC
	(x0[0] = 1).
	0 Disable defaul
	1 Enable



I/O Offset x2 – DXS Left Channel x Volume (3Fh)......RW I/O Offset x3 – DXS Right Channel x Volume (3Fh)RW Reserved (Do Not Program).....always write 0's 5-0 **Volume Control** 000000 0 db 000111 -10.5 db 011111 -46.5 db 111111 Muted (instead of -94.5 db)default I/O Offset x7-x4 – DXS Chan x SGD Table Ptr Base.....RW SGD Table Pointer Base Address (even addr) W Current Pointer Address.....R I/O Offset xB-x8 – StopIndex / DataType / SampleRateRW **31-24 SGD Stop Index Setting**.....default = FFh **23-22 Reserved** always reads 0 21-20 PCM Format Selects the format used by the controller to process the incoming sample. 00 8-bit Monodefault 01 8-bit Stereo 10 16-bit Mono 11 16-bit Stereo **19-0** Sample Rate.....default = FFFFFh (48K) This field allows the sample rate converter to know

the sample rate of an incoming sample so the converter can properly convert the sample into the required 48 KHz sample output. Program as (2^{20})

48.000) * Sample Rate

I/O Offset xF-xC – DXS Chan x SGD Current Count ... RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.

Audio SGD Table Format

<u>63</u>	<u>62</u>	<u>61-56</u>	<u>55-32</u>	<u>31-0</u>
	\overline{FLAG}	-reserved-	Base	Base
			Count	Address
			[23:0]	[31:0]

- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer.
- **FLAG** <u>Block Flag</u>. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.



Multichannel SGD Registers

I/O Of	fset 40 – Multichannel SGD StatusRWC	I/O Offset 41 – Multichannel SGD ControlRW
7	SGD ActiveRO	7 SGD StartWO (always reads 0)
	0 SGD has completed or been terminated.default	0 No effect
	1 SGD Active	1 Start SGD operation
6-5	Reserved always reads 0	6 SGD TerminateWO (always reads 0)
4	Current SGD Index Equals Stop IndexRO	0 No effect
	0 SGD index not equal to stop indexdefault	1 Terminate SGD operation
	1 SGD index being processed equals the stop	5 SGD Auto-Start
	index. This bit differs from bit-2 of this	0 Stop at EOL default
	register in that this bit becomes 1 as soon as	1 Auto Restart at EOL
	the SGD reaches the index equal to the stop	4 Reservedalways reads 0
	index. Bit-2 becomes 1 after the SGD finishes	3 SGD Pause
	processing the index equal to the stop index.	0 Release pause and resume the transfer
	So this bit will always turn on before bit-2.	1 Pause SGD read operation (SGD pointer stays
3	SGD Trigger QueuedRO	at the current address). SGD will finish
	This bit reports whether the trigger used to restart the	transferring the current block before pausing.
	SGD operation is queued (I/O Offset $41[1] = 1$ while	2 Interrupt on Stop Index = Current Index and End
	the SGD engine is running).	of Block
	0 SGD trigger not queueddefault	Controls whether an interrupt is generated when the
	1 SGD trigger queued (when SGD reaches EOL,	current index equals the stop index $(40[2] = 1)$.
	it will restart).	0 Disabledefault
2	SGD Stop Interrupt StatusRWC	1 Enable
	1 SGD finished the index equal to the stop index	1 Interrupt on EOL @ End of Block
	set in 4B-48[31-24].	Controls whether an interrupt is generated on EOL
1	SGD EOL (End Of Link)RWC	(40[1] = 1).
	1 Block is the last of the link. May be used by	0 Disabledefault
	software as a signal to generate an interrupt	1 Enable
0	request if I/O Offset $41[1] = 1$.	0 Interrupt on FLAG @ End-of-Block
0	SGD FlagRWC	Controls whether an interrupt is generated on FLAG
	1 Block complete. May be used by software as a	(40[0] = 1).
	signal to generate an interrupt request if I/O	0 Disabledefault
	Offset $41[0] = 1$.	1 Enable



7	fset 42 – Multichannel SGD FormatRW PCM Format		set 4B-48 – Multichannel SGD Slot Select RW SGD Stop Index Settingdefault = FFh
-	Selects the PCM format used by the controller to		Data Select of Slot 9
	process the incoming sample.		0 No data assigned to slot 9default
	0 8-bitdefault		1 1 st data in sample assigned to slot 9
	1 16-bit		2 2 nd data in sample assigned to slot 9
6-4	Number of Channels Supported		3 3 rd data in sample assigned to slot 9
-	000 -reserveddefault		4 4 th data in sample assigned to slot 9
	001 One Channel		5 5 th data in sample assigned to slot 9
	010 Two Channels		6 6 th data in sample assigned to slot 9
	011 Three Channels		7-F -reserved
	100 Four Channels	19-16	Data Select of Slot 6
	101 Five Channels	15-12	Data Select of Slot 8
	110 Six Channels	11-8	Data Select of Slot 7
	111 -reserved-	7-4	Data Select of Slot 4
3-0	Reservedalways reads 0	3-0	Data Select of Slot 3
I/O Of	fset 43 – Multichannel Scratch RegisterRW	I/O Off	set 4F-4C – Multichannel SGD Current Count RO
7-0	No Hardware Function default = 00h	31-24	Current SGD Index
			This field reports the index the SGD engine is

I/O Offset 47-44 – Multichannel SGD Table Ptr Base ... RW

 This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 0 SGD Registers

7	SGD	ActiveRO	
	0	SGD has completed or been terminated.default	
	1	SGD Active	
6	SGD	PausedRO	
	0	SGD not pauseddefault	
	1	SGD Paused	
5	Rese	rvedalways reads 0	
ļ	Curr	ent SGD Index Equals Stop IndexRO	
	0	SGD index not equal to stop indexdefault	
	1	SGD index being processed equals the stop	
		index. This bit differs from bit-2 of this	
		register in that this bit becomes 1 as soon as	
		the SGD reaches the index equal to the stop	
		index. Bit-2 becomes 1 after the SGD finishes	
		processing the index equal to the stop index.	
_		So this bit will always turn on before bit-2.	
3		Trigger QueuedRO	
		bit reports whether the trigger used to restart the	
		operation is queued (I/O Offset 61[1] = 1 while	
		GD engine is running).	
	0	SGD trigger not queueddefault	
	1	SGD trigger queued (when SGD reaches EOL,	
	CCD	it will restart). Stop Interrupt StatusRWC	
2	SGD 1	SGD finished the index equal to the stop index	
	1		
1	COD	set in 6B-68[31-24]. EOL (End Of Link)RWC	
1	Տ ԱՄ 1	Block is the last of the link. May be used by	
	1	software as a signal to generate an interrupt	
		request if I/O Offset $61[1] = 1$.	
0	SGD		
,	3GD 1	Block complete. May be used by software as a	
	1	signal to generate an interrupt request if I/O	
		Offset $61[0] = 1$.	

I/O Of	fset 61 – Write Channel 0 SGD ControlRW
7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOL default
	1 Auto Restart at EOL
4	Reserved always reads 0
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stays
	at the current address). SGD will finish
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	of Block
	Controls whether an interrupt is generated when the
	current index equals the stop index $(60[2] = 1)$.
	0 Disable default
	1 Enable
1	Interrupt on EOL @ End of Block
	Controls whether an interrupt is generated on EOL
	(60[1] = 1).
	0 Disable default
	1 Enable
0	Interrupt on FLAG @ End-of-Block
	Controls whether an interrupt is generated on FLAG
	(60[0] = 1).
	0 Disabledefault
	1 Enable



1/0 01	iset 62 ·	<u>– Write Channel 0 SGD FormatRW</u>
7	Reser	ved (Do Not Program) always write 0
6	Reco	rding FIFO
	0	Disabledefault
	1	Enable
5-0	Reser	ved always reads 0
I/O Of	fset 63	- Write Channel 0 Input SelectRW
7-3	D	1 1 0
7-3	Keser	vedalways reads 0
2		Source Select
. •	Input	Source Select
. •	Input 0 1	E Source Select Line In (Slot 3, 4)default Mic In (Slot 6)
. •	Input 0 1	Source Select Line In (Slot 3, 4)default
2	Input 0 1 Recor	E Source Select Line In (Slot 3, 4)default Mic In (Slot 6)
2	1 Reco	E Source Select Line In (Slot 3, 4)default Mic In (Slot 6) rding Source Select
2	0 1 Recor 00 01	E Source Select Line In (Slot 3, 4)
2	0 1 Recor 00 01	E Source Select Line In (Slot 3, 4)

I/O Off	set 67-64 – Wr Channel 0 SGD Table Ptr Base	RW
31-0	SGD Table Pointer Base Address (even addr).	W
	Current Pointer Address	R

I/O Off	set 6B-68 – Write Channel 0 SGD Stop Index RW
31-24	SGD Stop Index Setting default = FFh
23-22	Reserved always reads 0
21-20	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	00 8-bit Monodefault
	01 8-bit Stereo
	10 16-bit Mono
	11 16-bit Stereo
19-16	ReservedRW
15-0	Reserved always reads 0

I/O Offset 6F-6C - Wr Channel 0 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 1 SGD Registers

I/O Of	fset 70 – Write Channel 1 SGD StatusRWC	I/O O
7	SGD ActiveRO	7
	0 SGD has completed or been terminated.default	
	1 SGD Active	
6	SGD PausedRO	6
	0 SGD not pauseddefault	
	1 SGD Paused	
5	Reservedalways reads 0	5
4	Current SGD Index Equals Stop IndexRO	
	0 SGD index not equal to stop indexdefault	
	1 SGD index being processed equals the stop	4
	index. This bit differs from bit-2 of this	3
	register in that this bit becomes 1 as soon as	
	the SGD reaches the index equal to the stop	
	index. Bit-2 becomes 1 after the SGD finishes	
	processing the index equal to the stop index.	
	So this bit will always turn on before bit-2.	2
3	SGD Trigger QueuedRO	
	This bit reports whether the trigger used to restart the	
	SGD operation is queued (I/O Offset $71[1] = 1$ while	
	the SGD engine is running).	
	0 SGD trigger not queueddefault	
	1 SGD trigger queued (when SGD reaches EOL,	1
	it will restart).	
2	SGD Stop Interrupt StatusRWC	
	1 SGD finished the index equal to the stop index	
	set in 7B-78[31-24].	
1	SGD EOL (End Of Link)RWC	0
	1 Block is the last of the link. May be used by	
	software as a signal to generate an interrupt	
	request if I/O Offset $71[1] = 1$.	
0	SGD FlagRWC	
	1 Block complete. May be used by software as a	
	signal to generate an interrupt request if I/O	
	Offset $71[0] = 1$.	

7	SGD S	startW	O (always reads (
	0	No effect	
	1	Start SGD operation	
6	SGD T	TerminateW	O (always reads (
	0	No effect	, ,
	1	Terminate SGD operation	
5	SGD A	Auto-Start	
	0	Stop at EOL	defau
	1 .	Auto Restart at EOL	
4	Reserv	ved	always reads
3	SGD P	ause	-
	0	Release pause and resume t	the transfer
	1	Pause SGD read operation	(SGD pointer stay
	;	at the current address).	SGD will finis
	1	transferring the current bloo	ck before pausing.
2	Interr	upt on Stop Index = Curr	ent Index and En
	of Bloc	ek	
		ls whether an interrupt is	
		t index equals the stop index	
	0	Disable	defau
	-	Enable	
1		upt on EOL @ End of Blo	
		ls whether an interrupt is	generated on EC
	(70[1]		
		Disable	defau
		Enable	
0		upt on FLAG @ End-of-B	
		ls whether an interrupt is g	generated on FLA
	(70[0]	,	
		Disable	defau
	1 '	Enable	



I/O Off	fset 72	- Write Channel 1 SGD FormatRW
7	Rese	rved (Do Not Program) always write 0
6		rding FIFO
	0	Disabledefault
	1	Enable
5-0	Rese	rved always reads 0
I/O Off	fset 73	– Write Channel 1 Input SelectRW
<u>I/O Off</u> 7-3		
	Rese	
7-3	Rese	rvedalways reads 0
7-3	Reser	rvedalways reads 0 t Source Select
7-3	Reser Input 0 1	rved always reads 0 t Source Select Line In (Slot 3, 4)
7-3	Reser Input 0 1 Recor	t Source Select Line In (Slot 3, 4)default Mic In (Slot 6)
7-3	Reser Input 0 1 Recor 00	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select
7-3	Reser Input 0 1 Recor 00 01	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default
7-3	Reser Input 0 1 Recor 00 01 10	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default Secondary Codec 01

I/O Off	fset 77-74 – Wr Channel 1 SGD Table Ptr Base	RW
31-0	SGD Table Pointer Base Address (even addr).	W
	Current Pointer Address	R

I/O Off	set 7B-78 – Write Channel 1 SGD Stop Index RW
31-24	SGD Stop Index Setting default = FFh
23-22	Reserved always reads 0
21-20	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	00 8-bit Monodefault
	01 8-bit Stereo
	10 16-bit Mono
	11 16-bit Stereo
19-16	ReservedRW
15-0	Reserved always reads 0

I/O Offset 7F-7C - Wr Channel 1 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

I/O Off	sot Q 3	-80 – AC97 Controller Cmd (W) / Status (R)
This register may be accessed from either function 5 or 6		
31-30		·
	00	Select Codec CID = 00
	01	Select Codec CID = 01
	10	Select Codec CID = 10
	11	Select Codec CID = 11
29	Code	c 11 Data / Status / Index ValidRO
		Not Valid
	1	Valid (OK to Read bits 0-23)
28	Code	c 10 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
27	Code	c 01 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
26	Reser	rvedalways reads 0
25	Code	c 00 Data / Status / Index ValidRO
	0	Not Valid
		Valid (OK to Read bits 0-23)
24		7 Controller BusyRO
		Codec is ready for a register access command
	1	AC97 Controller is sending a command to the
		codec (commands are not accepted)
23		c Register Read / Write ModeRW
	0	
	1	Select Codec register read mode
22-16		c Register Index [7:1]RW
		of the AC97 codec register to access (in the
		ned codec). Data must be written before or at
		ame time as Index because writing to the index
		ers the AC97 controller to access the addressed
150		register over the AC-link interface.
15-0	Code	c Register DataRW

I/O Offs	set 87-84 – Audio SGD Status Shadow	RO
31	Audio Record 1 SGD Active Shadow	(Rx70[7])
30	Audio Record 1 SGD Stop Shadow	($Rx70[2]$)
29	Audio Record 1 SGD EOL Shadow	(Rx70[1])
28	Audio Record 1 SGD Flag Shadow	($\mathbf{R} \times 70[0]$)
27	Audio Record 0 SGD Active Shadow	(Rx60[7])
26	Audio Record 0 SGD Stop Shadow	
25	Audio Record 0 SGD EOL Shadow	
24	Audio Record 0 SGD Flag Shadow	
23-20	Reserved	
19	MultiChannel SGD Active Shadow	
18	MultiChannel SGD Stop Shadow	
17	MultiChannel SGD EOL Shadow	(Rx40[1])
16	MultiChannel SGD Flag Shadow	(Rx40[0])
15	DX Channel 3 SGD Active Shadow	(Rv30[7])
14	DX Channel 3 SGD Stop Shadow	
13	DX Channel 3 SGD EOL Shadow	
12	DX Channel 3 SGD Flag Shadow	
11	DX Channel 2 SGD Active Shadow	
10	DX Channel 2 SGD Stop Shadow	
9	DX Channel 2 SGD Stop Shadow	
8	DX Channel 2 SGD Fold Shadow	
o	DA Chaimei 2 SGD Flag Shadow	(K x20[0])
7	DX Channel 1 SGD Active Shadow	(Rx10[7])
6	DX Channel 1 SGD Stop Shadow	($Rx10[2]$)
5	DX Channel 1 SGD EOL Shadow	($\mathbf{R} \times 10[1]$)
4	DX Channel 1 SGD Flag Shadow	($\mathbf{R} \mathbf{x} 10[0]$)
3	DX Channel 0 SGD Active Shadow	($\mathbf{R} \times 00[7]$)
2	DX Channel 0 SGD Stop Shadow	($Rx00[2]$)
1	DX Channel 0 SGD EOL Shadow	
0	DX Channel 0 SGD Flag Shadow	
I/O Offs	set 8B-88 – Codec GPI Interrupt Statu	ıs / GPIO RO
	ister may be accessed from either functi-	
_		
31-16	1	RO
	R GPI[15-0] Interrupt Status	
	W 1 to clear	
15-0		RO
	R Reflect status of Codec GPI[15-0	
	W Triggers AC-Link slot-12 output	to codec
I/O Offs	<u>set 8F-8C – Codec GPI Interrupt Enal</u>	bleRO
This reg	ister may be accessed from either function	on 5 or 6
31-16	Interrupt on GPI[15-0] Change of Sta	atusRO
	0 Disable	
	1 Enable	
15-0	Reserved	always reads 0
Offset 9	0-9F – Mapped from Function 5/6 Rx	40-4F RO



Device 17 Function 6 Registers - AC97 Modem Controller

The modem controller interface is hardware compatible with AC97. The PCI configuration registers for the modem controller are located in the function 6 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

	Vendor ID (1106h)
Offset 3	8-2 - Device ID (3068h)RO
	Device ID (3068h = VT8235M-CD Modem Controller)
Offset 5	5-4 – Command (0000h)RW
15-10	Reserved always reads 0
9	Reserved (fast back-to-back)fixed at 0
8	SERR# Enablefixed at 0
7	Reserved (address stepping)fixed at 0
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop)fixed at 0
4	Reserved (memory write and invalidate) fixed at 0
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master
1	Memory Spacefixed at 0
0	I/O Space default=0 (disabled)
	7-6 - Status (0200h)RO
15	Detected Parity Error always reads 0
14	Signalled System Errorfixed at 0
13	Received Master Abortfixed at 0
12	Received Target Abort fixed at 0
11	Signalled Target Abortfixed at 0
10-9	DEVSEL# Timing
	00 Fast
	01 Medium fixed
	10 Slow
	11 Reserved
8	Data Parity Error
7	Fast Back-to-Back Capablefixed at 0
6-0	Reserved always reads 0
Offset 8	3 - Revision ID (nnh)RO
7-0	Silicon Revision Code default = nnh
Offset 9	- Programming Interface (00h)*RO
Offset A	A - Sub Class Code (80h)*RO
	B - Base Class Code (07h)*RO ers 9-B are RW if function 6 Rx44[5] = 1

Offset 13-10 - Base Address 0 - SGD Control / Status RW
31-16 Reserved always reads 0
15-8 Base Address
7-0 00000001b (256 bytes)
<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)*RO</u>
15-0 Subsystem Vendor IDdefault = 0
*This register is RW if function 6 Rx44[4] = 1
Device 0 Offset 2F-2E – Subsystem ID (0000h)*RO
15-0 Subsystem ID default = 0
*This register is RW if function $6 \text{ Rx} 44[4] = 1$
Offset 3C - Interrupt Line (00h)RW
7-4 Reservedalways reads 0
3-0 Modem Interrupt Routing
0000 Disabled default
0001 IRQ1
0010 Reserved
0011 IRQ3
0100 IRQ4
0101 IRQ5
0110 IRQ6
0111 IRQ7
1000 IRQ8
1001 IRQ9
1010 IRQ10
1011 IRQ11
1100 IRQ12 1101 IRQ13
1110 IRQ13 1110 IRQ14
1111 Disabled
APIC (See Device 17 Function 0 Rx58[6])
x000 IRQ16
x001 IRQ17
x010 IRQ18
x111 IRQ23
Offset 3D - Interrupt Pin (03h)RO
Offset 3E - Minimum Grant (00h)RO
Offset 3F - Maximum Latency (00h)RO



Modem-Specific PCI Configuration Registers

itset 4	<u> 40 – A</u>	<u> Clink Interface StatusRO</u>
7-6	Rese	rvedalways reads 0
5	Code	ec CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
4	Code	ec CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	ec CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
1	AC9	7 Low-Power StatusRO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	ec CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)

tset 4	<u> 11 – AC Link Interface Control RW</u>
7	AC-Link Interface
	0 Disabledefault
	1 Enable
6	AC-Link Reset
	0Assert AC-Link Reset (used for cold reset) def
	1De-assert AC-Link Reset
5	AC-Link Sync
	0 Release SYNCdefault
	1 Force SYNC High (used for warm reset)
4	AC-Link Serial Data Out
	0 Release SDOdefault
	1 Force SDO High
3	Variable-Sample-Rate On-Demand Mode RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disable (AC Link sends data every frame) def
	1 Enable (AC Link sends data only when there is
	a request from the codec)
2	3D Audio Channel Slots 3/4RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disabledefault
	1 Enable
	Note that slots 7/8 and 6/9 do not have to be selected
	as they are not muxed with DXS as are slots 3/4)
1-0	Reserved always reads 0



Offset 4	42 – Function EnableRO
	gister is controlled through function 5 but may be read
	nction 6.
7-6	Reservedalways reads 0
5	Function 5 Config Reg Rx2C WritableRO
3	0 Device 17 Function 5 Rx2C-2F ROdefault
	Device 17 Function 5 Rx2C-2F RW
4-0	Reservedalways reads 0
4-0	reserved arways reads 0
Offset 4	14 – MC97 Interface ControlRW
7	AC-Link Interface for Slot-5 (Modem)
	0 Disabledefault
	1 Enable
6	Secondary Codec Support
	0 Disabledefault
	1 Enable
5	Function 6 Config Reg Rx9-B Writable
	0 Device 17 Function 6 Rx9-B ROdefault
	1 Device 17 Function 6 Rx9-B RW
4	Function 6 Config Reg 2Ch Writable
	0 Device 17 Function 6 Rx2C-2F ROdefault
	1 Device 17 Function 6 Rx2C-2F RW
3	Sync
	This bit reports whether there is activity in function 6
	(modem). When function 5 (audio) enters low-power
	state and wants to gate bit-clock, software needs to
	check this bit to see whether bit-clock can actually be
	gated, as function 6 shares the same bit-clock.
	0 Function 6 activity in progress that requires
	bit-clock
	1 Function 6 does not need bit-clock so bit-clock
	can be gated
2-0	Reserved always reads 0

Offset l	<u> 03-D0 – Power Mgmt C</u>	apabilityRO
31-0	Power Mgmt Capabili	tyalways reads 0002 0001h
Offset l	D7-D4 – Power State	RW
31-2	Reserved	always reads 0
1-0	Power State (D3 / D0 C	Only)

I/O Offset 42 – Modem SGD Read Channel Type...... RW

Auto-Start SGD at EOL



I/O Base 0 Regs - Modem Scatter / Gather DMA

I/O Offset 40 – Modem SGD Read Channel Status..... RWC

SGD ActiveRO

channel pointer stays at the current address)

.....always reads 0

Modem SGD Read Channel Registers

7	SGD ActiveRO	7	Auto-Start SGD at EOL
	0 SGD has completed or been terminated.default		0 Stop at EOLdefault
	1 SGD Active		1 Auto restart at EOL
6	SGD PausedRO	6-4	Reservedalways reads 0
	0 SGD not pauseddefault	3-2	Interrupt Select
	1 SGD Paused		This bit determines the timing of interrupt generation
5-4	Reservedalways reads 0		when bit-1 or bit-0 of this register are equal to 1.
3	SGD Trigger QueuedRO		00 Interrupt at PCI Read of Last Line default
3	This bit reports whether the trigger used to restart the		01 Interrupt at Last Sample Sent
	SGD operation is queued (I/O Offset 41[1] = 1 while		10 Interrupt at Less Than One Line to Send
	the SGD engine is running).		11 -reserved-
	0 SGD trigger not queueddefault	1	
		1	Interrupt on EOL @ End of Block 0 Disabledefault
	1 SGD trigger queued (when SGD reaches EOL,		
•	it will restart).	0	1 Enable
2	SGD Stop Interrupt StatusRWC	0	Interrupt on FLAG @ End-of-Blk
	1 SGD finished the index equal to the stop index		0 Disabledefault
	set in 4B-48[31-24].		1 Enable
1	SGD EOL (End Of Link)RWC		
	1 Block is the last of the link. May be used by		
	software as a signal to generate an interrupt	I/O Of	fset 47-44 – Modem SGD R Ch Table Ptr Base RW
	request if I/O Offset $41[1] = 1$.		-
0	SGD FlagRWC	31-0	SGD Table Pointer Base Address (even addr) W
	1 Block complete. May be used by software as a		Current Pointer Address R
	signal to generate an interrupt request if I/O		
	Offset $41[0] = 1$.		
		I/O Of	fset 4F-4C - Modem SGD R Ch Current Count RO
		31-24	Current Modem SGD Read Channel Index
I/O Off	set 41 – Modem SGD Read Channel ControlRW	31-24	Current Modem SGD Read Channel Index This field reports the index the SGD engine is
	fset 41 – Modem SGD Read Channel ControlRW SGD Start	31-24	
<u>I/O Off</u> 7	SGD StartWO (always reads 0)		This field reports the index the SGD engine is
	SGD Start		This field reports the index the SGD engine is currently processing.
7	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count
	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current
7	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a
6	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would
7 6 5-4	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would
6	SGD Start		This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.
7 6 5-4	SGD Start	23-0	This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining. Modem SGD Table Format
7 6 5-4	SGD Start	23-0 6 <u>6</u>	This field reports the index the SGD engine is currently processing. Current Modem SGD Read Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining. Modem SGD Table Format

Reserved

Count

[23:0]

Address

[31:0]



Modem SGD Write Channel Registers

I/O Of	fset 50 – Modem SGD Write Channel StatusRO	I/O Of	fset 52 – Modem SGD Write Channel Type RW
7	SGD ActiveRO 0 SGD has completed or been terminated default 1 SGD Active	7	Auto-Start SGD at EOL 0 Stop at EOL
6	SGD Paused RO 0 SGD not paused default	6-2 1	Reserved always reads 0 Interrupt on EOL @ End of Block
	1 SGD Paused		0 Disabledefault
5-4	Reserved always reads 0	0	1 Enable
3	SGD Trigger QueuedRO This bit reports whether the trigger used to restart the SGD operation is queued (I/O Offset 51[1] = 1 while the SGD engine is running). 0 SGD trigger not queued	0	Interrupt on FLAG @ End-of-Blk 0 Disabledefault 1 Enable
	1 SGD trigger queued (when SGD reaches EOL,		
	it will restart).		fset 57-54 – Modem SGD W Ch Table Ptr Base. RW
2	SGD Stop Interrupt StatusRWC 1 SGD finished the index equal to the stop index set in 5B-58[31-24].	31-0	SGD Table Pointer Base Address (even addr) W Current Pointer Address R
1	SGD EOL (End Of Link)RWC 1 Block is the last of the link. May be used by software as a signal to generate an interrupt		fset 5F-5C – Modem SGD W Ch Current Count. RO Current Modem SGD Write Channel Index
0	request if I/O Offset 51[1] = 1. SGD Flag		This field reports the index the SGD engine is currently processing. Current Modem SGD Write Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.
I/O Of	fset 51 – Modem SGD Write Channel ControlRW		
7	SGD Start	EOL	End Official of indicates this block in the last of the
6	1 Start SGD write channel operation SGD Terminate	EOL	End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the
	1 Terminate SGD write channel operation		transfer.
5-4	Test (Do Not Program) always write 0	FLAG	Block Flag. If set, transfer pauses at the end of this
3	SGD PauseRW		block. If the channel "Interrupt on FLAG" bit is set,
-	O Release SGD write channel pause and resume the transfer from the paused line	STOP	then an interrupt is generated at the end of this block. Block Stop. If set, transfer pauses at the end of this block. To resume the transfer, write 1 to Rx?0[2].
	1 Pause SGD write channel operation (SGD write channel pointer stays at current address)		To resume the dampier, write I to Ita: 0[2].

Reserved always reads 0

Reset Modem Write SGD OperationRW Reservedalways reads 0

2

1



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

Offset 8	3-80 -	- AC97 Controller Command (W) / Status (R)
This reg	ister n	nay be accessed from either function 5 or 6
31-30	Code	c ID RW
	00	Select Codec CID = 00
	01	Select Codec CID = 01
	10	Select Codec CID = 10
	11	Select Codec CID = 11
29	Code	c 11 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
28	Code	c 10 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
27	Code	c 01 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
26	Rese	rved always reads 0
25	Code	c 00 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
24	AC97	7 Controller BusyRO
		Codec is ready for a register access command
	1	AC97 Controller is sending a command to the
		codec (commands are not accepted)
23	Code	c Register Read / Write ModeRW
	0	Select Codec register write mode
	1	Select Codec register read mode
22-16	Code	c Register Index [7:1]RW
		of the AC97 codec register to access (in the
		ned codec). Data must be written before or at
		ame time as Index because writing to the index
		ers the AC97 controller to access the addressed
		register over the AC-link interface.
15-0		c Register DataRW

Offset 8	37-84 – Modem SGD Status Shadow	RO
31-30	Reserved	always reads 0
29	Modem Write SGD Active Shadow.	
28	Modem Read SGD Active Shadow	
27-26	Reserved	
25	Modem Write SGD Stop Shadow	(Rx50[2])
24	Modem Read SGD Stop Shadow	(Rx40[2])
23-22	Reserved	
21	Modem Write SGD EOL Shadow	
20	Modem Read SGD EOL Shadow	
19-18	Reserved	
17	Modem Write SGD Flag Shadow	
16	Modem Read SGD Flag Shadow	(Rx40[0])
15-0	Reserved	.always reads 0
	BB-88 – Codec GPI Interrupt Status /	
_	•	
31-10	R GPI[15-0] Interrupt Status W 1 to clear	RWC
15-0	Codec GPIO	RW
	R Reflect status of Codec GPI[15-W Triggers AC-Link slot-12 output	-0]
0.00		
	<u> BF-8C – Codec GPI Interrupt Enable</u>	
This reg	sister may be accessed from either funct	tion 5 or 6
31-16	Interrupt on GPI[15-0] Change of S	tatusRW
	0 Disable	
	1 Enable	
15-0	Reserved	.always reads 0



Device 18 Function 0 Registers - LAN

All registers are located in the Device 18 Function 0 PCI configuration space of the VT8235M Version CD. These registers are accessed through PCI configuration mechanism #1 via I/O address CF8 / CFC.

PCI Configuration Space Header

Offset 1-0 - Vendor ID = 1106hRO	Offset 34 – Capabilities Offset (40h)RO
Offset 3-2 - Device ID = 3065hRO	7-0 Capabilities Offset
Office 2 Device 1D Court IIIIIIIIIIIIIIIIII	Offset into the LAN function PCI space pointing to
Offset 5-4 - CommandRW	the location of the first item in the function's
15-3 Reservedalways reads 0	capability list.
2 Bus Masteralways reads 0	• •
1 Memory Space always reads 0	Offset 3C - Interrupt LineRW
0 I/O SpaceRW, default = 0	7-4 Reserved always reads 0
, we want	3-0 LAN Interrupt Routing
Offset 7-6 – Status (0400h)RO	0000 Disabled default
15 Detected Parity Erroralways reads 0	0001 IRQ1
14 Signalled System Error always reads 0	0010 Reserved
13 Received Master Abort always reads 0	0011 IRQ3
12 Received Target Abort always reads 0	0100 IRQ4
11 Signalled Target Abort always reads 0	0101 IRQ5
10-9 DEVSEL# Timing fixed at 10 (slow)	0110 IRQ6
8 Data Parity Detectedalways reads 0	0111 IRQ7
7 Fast Back-to-Back Capable always reads 0	1000 IRQ8
6 UDF Support always reads 1	1001 IRQ9
5 66 MHz Capable always reads 1	1010 IRQ10
4 Capabilities (e.g. PCI Pwr Mgmt) always reads 1	1011 IRQ11
3-0 Reserved always reads 0	1100 IRQ12
	1101 IRQ13
Offset 8 - Revision ID (40h)RO	1110 IRQ14
Offset 9 - Program InterfaceRO	1111 Disabled
Offset A - Sub Class CodeRO	APIC (See Device 17 Function 0 Rx58[6])
Offset B - Class CodeRO	x000 IRQ16
	x001 IRQ17
Offset C - Cache Line SizeRW	x010 IRQ18
This register must be implemented by master devices that can	
generate the memory-write-and-invalidate command.	x111 IRQ23
	Offset 2D Interment Din (01h)
Offset D – Latency TimerRW	Offset 3D - Interrupt Pin (01h)RO
This register must be implemented as writable by any master	7-0 Interrupt Routing Mode
that can burst more than two data phases.	00h Legacy mode interrupt routing
F	01h Native mode interrupt routing default
Offset E - Header Type (00h)RO	I AN Constitution DCI Confirmation Designation
Offset F - BIST (00h)RO	LAN-Specific PCI Configuration Registers
Offset F - DigT (00H)KO	Offset 40 – Capability ID (01h)RO
	7-0 Capability IDalways reads 01h
	Identifies the linked list item as being PCI power
Offset 13-10 – I/O Base Address (0000 0000h)RW	management registers
Offset 17-14 – Memory Base Address (0000 0000h)RW	
Offset 2B-28 – Card Bus CIS Pointer (0000 0000h)RW	Offset 41 – Next Item Pointer (00h)RO
Offset 33-30 – Expansion ROM Base (0000 0000h)RW	7-0 Next Item Pointeralways reads 00h
Office 55-50 - Expansion ROM Dase (0000 000011)RW	Offset into the LAN function PCI space pointing to
	the location of the <u>next</u> item in the function's
	oonobility list

capability list.



Offset 43-42 – Power Mgmt Configuration (0002h)......RO 15-11 Power State In Which LAN Can Assert PME#...... default = 01xxxx PME# can be asserted from D3C x1xxx PME# can be asserted from D3H xx1xx PME# can be asserted from D2 xxx1x PME# can be asserted from D1 xxxx1 PME# can be asserted from D0 D2 PM State 0 Not Supporteddefault 1 Supported **D1 PM State** 0 Not Supported default Supported PCI 3.3V Auxiliary Current Requirements..... 8-6always reads 0 **Device-Specific Initialization** always reads 0 5 4 Reservedalways reads 0 **PME# Operation Uses PCI Clock** 3 0 No PCI clock req'd for PME# generation....def PME# generated using PCI clock 2-0 Power Management Interface Revision . reads 010b Readback of 010b indicates compliance with revision 1.1 of the power mangement interface specification

Offset 47-44 – Power Management Control / Status .. RWC

31-0 Control / Status......default = 0000 0000h (see Power Management Specification 1.0)



LAN I/O Registers

Offset 05-00 – Ethernet AddressRW	Offset 07 - Transmit Control (08h)RW
Unless the EEPROM is disabled, the Ethernet Address is	7-3 Reserved (Do Not Program)
loaded to this register from the EEPROM every time the	2-1 Transmit Loopback Mode
system starts up.	00 Normal default
	01 Internal loopback (signal is looped back to the
Offset 06 - Receive Control (00h)RW	host from the MAC)
7-5 Reserved (Do Not Program)	10 MII loopback (signal is looped back to the host
4 Physical Address Packets Accepted	from the PHY)
O Packets with a physical destination address are	11 -reserved- (do not program)
not accepteddefault	0 Reservedalways reads 0
1 All packets with a physical destination address	Offset 08 - Command 0 (00h)RW
are accepteddefault	7 Reserved always reads 0
3 Broadcast Packets Accepted	6 Receive Poll Demanddefault = 0
0 Broadcast packets are rejecteddefault	If this bit is set to 1, the Receive Descriptor (RD) will
1 Broadcast packets are accepted	be polled once (this bit will be cleared by hardware
2 Multicast Packets Accepted O Multicast packets are rejected default	after the polling is complete)
0 Multicast packets are rejecteddefault1 Multicast packets are accepted	5 Transmit Poll Demand default = 0
1 Small Packets Accepted	If this bit is set to 1, the Transmit Descriptor (TD)
0 Packets smaller than 64 bytes are rejecteddef	will be polled once (this bit will be cleared by
Packets smaller than 64 bytes are accepted	hardware after the polling is complete)
0 Error Packets Accepted	4 Transmit Process
O Packets with receive errors are rejecteddef	0 Transmit engine disabled
1 Packets with receive errors are accepted	1 Transmit engine enabled (transmit may occur) 3 Receive Process
•	0 Receive disableddefault
	1 Receive enabled
	2 Stop NIC
	0 NIC enabled default
	1 NIC disabled (transmit/receive cannot occur)
	1 Start NIC
	0 No command entered default
	1 Start the NIC
	0 Reserved (Do Not Program)



Offset	09 – Command 1 (00h)RW	Offset	<u> 0C – Interrupt Statu</u>
7	Software Reset 0 No reset	7	CRC or Miss Pack Set if either counte bits)
6	Receive Poll Demand 1 default = 0 This bit functions the same as Rx8[6]. The function can be enabled by setting either bit (for backward	6 5	PCI Bus Error Set if PCI bus error Receive Buffer Lir
5	compatibility). Transmit Poll Demand 1 default = 0	3	Set when there is packet requiring mu
	This bit functions the same as Rx8[5]. The function can be enabled by setting either bit (for backward compatibility).	3	Reserved (Do Not 1) Transmit Error (P Set due to excess
4	Reserved always reads 0		transmit underflow,
3	TD / RD Auto Polling 0 Enable (polling interval is determined by Rx6F[2:0])default	2	Receive Error Set due to CRC er overflow, or receive
2	1 Disable	1 0	Packet Transmitte
L	Full Duplex 0 Set MAC to half duplex modedefault 1 Set MAC to full duplex mode		Packet Received S <u>OD – Interrupt Statu</u>
1-0	Reserved (Do Not Program)	7	General Purpose I This bit is set winterrupt event (Rx8

 $\mathbf{R}\mathbf{W}$

Offset 0C - Interrupt Status 0 (00h)RW

et Tally Counter Overflow er overflows (both counters are 16

occurred.

nk Error

not enough buffer space for a ultiple buffers.

- Program)
- acket Transmit Aborted) sive collisions (more than 16), or transmit data linking error
- rror, frame alignment error, FIFO ed data linking error
- d Successfully
- uccessfully

us 1 (00h) RW

Interrupt

hen there is a general purpose 84). This bit is set when any bit in Rx84 equals one and when its corresponding mask bit in Rx86 also equals one.

- **Port State Change (PHY)**
- **Transmit Abort Due to Excessive Collisions**

Set when there is a transmit error that is due to excessive collisions. Alternatively, Rx0C[3] is set for all transmit errors.

Receive Buffer Full

Set when there is no more buffer space available in system memory.

Receive Packet Race

Set when there is not enough room in the FIFO to receive an additional packet.

- **Receive FIFO Overflow** 2
- 1-0 Reserved (Do Not Program)



Offset 0E – Interrupt Mask 0 (00h)R

Bits correspond to the bits in Interrupt Status Register 0. An interrupt is generated when corresponding bits in both registers equal 1.

Offset 0F - Interrupt Mask 1 (00h)RW

Bits correspond to the bits in Interrupt Status Register 1. An interrupt is generated when corresponding bits in both registers equal 1.

Offset 17-10 - Multicast Address.....RW

The value in this register determines which Multicast addresses are received.

Offset 1B-18 – RX Address.....RW

This register reports the receive transcriptor address that is being accessed.

Offset 1F-1C - TX AddressRW

This register reports the transmit transcriptor address that is being accessed.

Offset 2	3-20 – Receive Status (0000 0400h)RW			
31	Descriptor Owner			
	0 Descriptor Owned By Host (NIC cannot			
	access descriptor)			
	1 Descriptor Owned by NIC (NIC can access			
	descriptor)			
	This bit has no default so must be set by the driver at			
	initialization.			
	Reserved always reads 0			
26-16	Received Packet LengthRO, $def = 0$			
15	Received Packet Successfully RO, $def = 0$			
14	Reserved always reads 0			
13	NIC Accepted Multicast PacketRO, def = 0			
12	NIC Accepted Broadcast PacketRO, def = 0			
11	NIC Accepted Physical Address PacketRO, $def = 0$			
10	Chain Bufferalways reads 1			
	Set if packet too large to occupy a single receive			
	descriptor.			
9-8	Buffer Descriptor Start / EndRO			
	For packets too large to fit into a single receive			
	descriptor and thus occupy multiple RD's, this field			
	reports whether this RD is the start, middle or end.			
	00 Chain Buffer Middle Descriptordefault			
	01 Chain Buffer End Descriptor			
	10 Chain Buffer Start Descriptor			
	11 Single Buffer Descriptor (packet accupies only			
	one descriptor)			
7	Reserved (Do Not Program)			
6	System ErrorRO, default = 0			
5	Runt Packet (< 64 bytes) RO , default = 0			
4	Long Packet (> 2500 bytes) RO , default = 0			
3	FIFO Overflow ErrorRO, default = 0			
2	Frame Alignment ErrorRO, default = 0			
1	CRC Error			
0	Receiver ErrorRO , default = 0			



Offset 2	27-24 - Rx Data Buffer Control (0000 0000h)RO	Offset 4	47-44 – Tx Data Buffer Control (0000 0000h) RO
	Reserved always reads 0		Reserved always reads 0
10-0	Rx Data Buffer Size default = 0	23	Send-Complete Interrupt
	The receive data buffer size for this descriptor. The		0 Interrupt not generated default
	total byte count of the entire frame will be stored in		1 Interrupt generated after send complete
	the last descriptor.	22	End of Transmit Packet
			For packets too large to fit into a single transmit
			descriptor and thus occupy multiple TD's, this bit
O. C 4	2D 20 D- D-4- D-66 C44 A H DO		reports whether this TD is the End TD.
	2B-28 – Rx Data Buffer Start AddressRO		0 This TD is not the End TDdefault
31-0	Rx Data Buffer Start Address		1 This TD is the End TD
Offeat	2F-2C – Rx Data Buffer Branch AddressRO	21	Start of Transmit Packet
			For packets too large to fit into a single transmit
31-0	Rx Data Buffer Branch Address		descriptor and thus occupy multiple TD's, this bit
			reports whether this TD is the Start TD.
Note: I	Rx20-2F reflect values from the RD being accessed.		0 This TD is not the Start TD default
110tc. 1	100 delig accessed.		1 This TD is the Start TD
Off4	42 40 T	20-17	Reserved always reads 0
	43-40 – Transmit Status (0000 0000h)RW	16	Disable CRC Generation default = 0
31	Descriptor Owner	15	Chain Buffer $default = 0$
	0 Descriptor Owned By Host (NIC cannot		Reserved always reads 0
	access descriptor)	10-0	Tx Data Buffer Size default = 0
	1 Descriptor Owned by NIC (NIC can access		The transmit data buffer size for this descriptor. The
	descriptor)		total byte count of the entire frame will be stored in
	This bit has no default so must be set by the driver at		the last descriptor.
20.16	initialization.		
30-10 15	Reserved always reads 0		
13	Transmit Error	Offset 4	4B-48 – Tx Data Buffer Start AddressRO
	1 Excessive Collisions During Transmit Attempt	_	Tx Data Buffer Start Address
14	Reserved	01 0	TA Data Bullet Start Hadress
13	System Error	Offset 4	4F-4C – Tx Data Buffer Branch AddressRO
12	Invalid TD Format or Structure or TD Overflow	31-4	Tx Data Buffer Branch Address
12		3-1	Reserved always reads 0
11	Reserved	0	Tx Interrupt Enable
10	Carrier Sense Lost During Transmit RO, def = 0		0 Issue interrupt for this packet default
9	Out of Window Collision RO, def = 0		1 No interrupt generated
	(collision outside initial 64 bytes)		
8	Transmit Abort (Excessive Collisions). RO, def = 0		
7	CD Heartbeat Issued (10BaseT Only) RO, def = 0		
6-5	Reservedalways reads 0		
4	Collision Detected During Transmit RO, def = 0		
3-0	Collision Retry CountRO, def = 0		
	•		



Offset	6C – PHY Address (01h)RW	Offset (6E – Buffer Control 0 (00h)RW
7-6	MII Management Polling Timer Interval (Polling	7-3	Reserved (Do Not Program)
	PHY)	2-0	DMA Length
	00 1024 MDC Clock Cyclesdefault		000 32 bytes 8 DWdefault
	01 512 MDC Clock Cycles		001 64 bytes 16 DW
	10 128 MDC Clock Cycles		010 128 bytes 32 DW
	11 64 MDC Clock Cycles		011 256 bytes 64 DW
	MDC is an internal clock with a 960 ns cycle time.		100 512 bytes 128 DW
5	Accelerate MDC Speed		101 1024 bytes 256 DW
	0 Normaldefault		11x Store & Forward
	1 4x Accelerated	0.00	(F. D. 60 (C.) 14 (001)
4-0	Extended PHY Device Address default = 01h		6F – Buffer Control 1 (00h)RW
	Stored from EEPROM during power-up or EEPROM	7-3	Reserved (Do Not Program)
	auto-reload but can be programmed by software	2-0	Polling Interval Timer
0.00	(D. 1811 () (141)		This field determines the polling interval when TX /
Offset	6D – MII Status (13h)RW		RX Auto-Polling is enabled (LAN I/O Rx09[3]=0).
7	PHY Reset		000 2 ¹³ V-Link Clocksdefault
	0 PHY reset not asserteddefault		001 2 ¹⁵ V-Link Clocks
	1 PHY reset asserted		001 2 ¹⁴ V-Link Clocks
6-5	Reserved always reads 0		001 2 ¹² V-Link Clocks
4	PHY Option		001 2 ¹¹ V-Link Clocks
	0 PHY address updated from EEPROM		001 2 ¹⁰ V-Link Clocks
	1 Use default PHY address of 0001hdefault		001 29 V-Link Clocks
3	PHY Device Received Error		001 28 V-Link Clocks
	0 No MII errordefault		
	1 MII Error		
2	Reserved always reads 0		
1	Link Failure		
	0 Link successful		
	1 Link unsuccessful (no connection)default		
0	PHY Speed		
	0 100 Mb		
	1 10 Mbdefault		



Offset 70 – MII Management Port Command (00h).....RW Offset 74 – EEPROM Command / Status (00h).....RW MII (PHY) Auto Polling **EEPROM Program Complete.....RO**, def = 0 0 Disable default Set when EEPROM loading is complete. 1 Enable (polling interval determined by **EEPROM Embedded Program Enable......** def = 0 Rx6C[7:6]) When this bit is set, configuration data (in Rx6E, 6F, PHY Read 74, 78, 79, 7A, and 7B) will start to be programmed Every time this bit is set to one, the Phy is read once. into the EEPROM. The address read is determined by Rx71[4:0] and the **Dynamically Reload EEPROM Content**.....def = 0 When this bit toggles, the Ethernet ID (Rx5-0) is data is stored in Rx73-72. reloaded from EEPROM. 0 Disabledefault 1 Enable **EEPROM Direct Program Mode** 4 **PHY Write** 0 Disable default Every time this bit is set to one, the PHY is written Enable (see bits 3-0) The address written is determined by **EEPROM Direct Programming Chip Select** Rx71[4:0] and the value in Rx73-72 will be written to This bit must be set to allow proramming of the the PHY. EEPROM using bits 2-0 0 Disabledefault **EEPROM Direct Programming Clock** This bit acts as the clock for direct programming of 1 Enable **PHY Direct Programming Mode** the EEPROM. 0 Disable (bits 3-0 are ignored, see bits 6-5)...def **EEPROM Direct Programming Write Data** 1 Enable (bits 6-5 are ignored, see bits 2-0) During direct programming (write), the value in this **MDIO Output Enable Indicator** bit is presented to the EEPROM Data In pin and 3 Phy Direct Programming Write Data Out written to the EEPROM every time bit-2 of this During direct programming (write), the value in this register (the "clock") toggles. bit is written to the Phy every time bit-0 of this **EEPROM Direct Programming Read Data..... RO** register (the "clock") toggles. During direct programming (read), every time bit-2 Phy Direct Programming Read Data InRO of this register (the "clock") toggles, the value on the During direct programming (read), every time the EEPROM Data Out pin is stored in this bit. "clock" (bit-0) toggles, the value from the Phy is stored in this bit. **Phy Direct Programming Clock** Offset 78 – EEPROM Control (00h).....RW This bit acts as the clock during direct reads from and **EEPROM Embedded & Direct Programming** direct writes to the Phy. 0 Disable (EEPROM cannot be programmed) def Offset 71 - MII Management Port Address (81h).....RW Enable (allow EEPROM to be programmed) **Extension Clock Polling Status** 0 Disable.....default 0 Polling mechanism is busy (polling can't be Enable (the clock to the EEPROM is sent prior to the start of data to allow more time for the Polling mechanism is idle (polling can be EEPROM to return to the ready state) initiated).....default 5-0 Reservedalways reads 0 **Polling Type** 0 Poll One Cycledefault 1 Auto polling – close the pause function at bit-5 **Polling Complete** 0 Polling not completedefault Polling complete (auto polling data ready) MII Management Port Address Bits 4-0.. def = 01h This field contains the address of the PHY register to be read or written. Offset 73-72 – MII Management Port Data DataRW

in this register.

After a Phy read, the data read from the PHY is stored in this register. For writes to the Phy, the data to be written is placed



Offset	79 – Configuration 1 (00h)RW	Offset	7A – Configuration 2 (00h)RW
7	Transmit Frame Queueing	7	Reserved always reads 0
	0 Enable (frames from the PCI bus can be	6	Unused BootROM Address MA
	queued in the transmit FIFO – a maximum of		This bit controls whether unused BootROM memory
	2 packets may be queued)default		address bits are tied high.
	1 Disable		0 Not tied high default
6	Data Parity Generation and Checking		1 Tied high
	This bit controls whether PCI parity is enabled.	5	Delayed Transactions for BootROM Memory
	0 Enabledefault		Read
	1 Disable		This bit controls whether PCI delayed transactions
5	Memory-Read-Line Supported		are enabled.
	This bit controls whether PCI Memory-Read-Line is		0 Disable default
	supported.		1 Enable
	0 Enabledefault	4-0	Reserved always reads 0
	1 Disable		, and the second se
4	Transmit FIFO DMA Interleaved to Receiving		
	FIFO DMA After 32 DW Transaction		
	This bit controls whether during a transmit, priority	<u>Offset</u>	7B – Configuration 3 (00h)RW
	can be given to a receive transaction.	7	Memory Mapped I/O Access
	0 Disable default		0 Disabledefault
	1 Enable (during a transmit, if a receive request		1 Enable
	is seen, the transmit is paused after 32 DW's	6-4	Reserved (Do Not Program) default = 0
	and priority is given to the receive)	3	Backoff Algorithm
3	Receive FIFO DMA Interleaved to Transmitting		0 Fixeddefault
	FIFO DMA After 32 DW Transaction		1 Random
	This bit controls whether during a receive, priority	2-1	Reserved (Do Not Program) default = 0
	can be given to a transmit transaction.	0	Backoff Algorithm Optional
	0 Disabledefault		0 Disabledefault
	1 Enable (during a receive, if a transmit request		1 Enable
	is seen, the receive is paused after 32 DW's		
	and priority is given to the transmit)		
2	Memory Read Wait States (for ISA only)		
_	0 Nonedefault		
	1 Insert one wait state 2222		
1	Memory Write Wait States s (for ISA only)		
•	0 Nonedefault		
	1 Insert one wait state 2222		
0	Latency Timer		
U	This bit controls whether PCI Delayed Transactions		
	are enabled.		
	0 Disabledefault		
	1 Enable		
	1 Liluoto		



Offset	80 – Miscellaneous 1 (00h)RW
7-4	Reserved always reads 0
3	Full Duplex Flow Control
	0 Disabledefault
	1 Enable
2	Half Duplex Flow Control
	0 Disabledefault
	1 Enable
1	Soft Timer 0 Status / Start
	0 Timer Countingdefault
	(write 0 after time out to start timer counting)
	1 Timer Timed Out
0	Soft Timer 0 Enable
	0 Disabledefault
	1 Enable timer to count
Offset	81 – Miscellaneous 2 (00h)RW
7	Reservedalways reads 0
6	Force Software Reset
	Setting this bit resets the MAC. This bit functions
	differently from Rx09[7] in that when Rx09[7] is set,
	the MAC will reset only after all state machines are
	in idle mode (all on-going transactions have been
	completed). When this bit is set, the MAC will be
	reset regardless of the status of the state machines.
	This bit is used when Rx09[7] cannot force a reset
	due to issues with the state machines.
	0 Normal default
_	1 Force Reset
5 4-1	Reserved (Do Not Program)
4-1 0	Reserved always reads 0 Soft Timer 1 Enable
U	0 Disabledefault
	0 Disable

Offset 8	83 – Sticky Hardware Control (00h)RW				
7	Legacy WOL Status (for software reference) RO				
	This bit reports whether legacy WOL is supported.				
	0 Disabledefault				
	1 Enable				
6-4	Reserved always reads 0				
3	Legacy WOL StatusRO				
	This bit is set when there is a legacy WOL event.				
	0 No legacy WOL event occurred default				
	1 Legacy WOL event occurred				
2	Legacy WOL Enable				
	This bit controls whether legacy WOL is a wake				
	event.				
	0 Disable (if a wake event is detected (bit- $3 = 1$),				
	PME# will not be asserted)default				
	1 Enable (if a wake event is detected (bit- $3 = 1$),				
	PME# will be asserted)				
1-0	Sticky DS Shadow				
	This field reports the current power management				
	state of the device.				
	00 D0 Statedefault				
	01 D1 State				
	10 D2 State				
	11 D3 State				



Offset 84 – MII Interrupt Status (00h)RWC	Offset 8D-8C - Flash AddressRW
The bits in this register correspond to bits in the MII Interrupt Mask register (Rx86). An interrupt is generated when corresponding hits in both registers agual one	This register stores the address that is read from or written to when reading or configuring the BootROM.
7 Power Event Report in Test Mode (RO) def = 0 6 User Defined Host Driven Interrupt def = 0 5 Reserved	15-0 Flash Address [15:0]
corresponding bits in both registers equal one.	address specified in Rx8D-8C will be read and stored in Rx91).
7 Interrupt on MII Interrupt Status (Rx84) Bit-7 6 Interrupt on MII Interrupt Status (Rx84) Bit-6 5 Reserved	Offset 91 – Flash Write Data In



Offset 95-94 - Suspend Mode MII Address (0000h)RW

15-0 MII Address During Suspend default = 0 Functionally, this field is the same as Rx71[4:0]. However, during suspend state this field is used because Rx71[4:0] cannot be accessed.

Offset 96 - Suspend Mode PHY Address (00h).....RW

PHY Address During Suspend default = 0 This field stores the address of the PHY to access during suspend state. This field selects the PHY while Rx95-94 selects the specific register within the PHY.

Offset 9	99-98 – Pause Timer (0000h)RW
	Pause Timer Value
Offset 9	PA – Pause Status (00h)RW
7-1	Reserved always reads 0
0	Pause Status
	0 Not pauseddefault
	1 Paused
Offset 9	9D-9C - Soft Timer 0 (0000h)RW
7-0	Soft Timer 0 Count Value default = 0 This field reports the count value of soft timer 0.
Offset 9	9F-9E – Soft Timer 1 (0000h)RW
7-0	Soft Timer 1 Count Valuedefault = 0 This field reports the count value of soft timer 1.



Offset A0 – Wake On LAN Control Set (00h).....RW Offset A4 – Wake On LAN Control Clear (00h)....RW

- 7 **Link Off Detected** (determines whether the system wakes up from link off detection)
- **6 Link On Detected** (determines whether the system wakes up from link <u>on</u> detection)
- 5 Magic Packet Filter (determines whether the system wakes up when a Magic Packet is detected)
- 4 Unicast Filter (determines whether the system wakes up when a Unicast Packet is detected)
- 3 CRC3 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC3 pattern is detected)
- 2 CRC2 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC2 pattern is detected)
- 1 CRC1 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC1 pattern is detected)
- **O** CRC0 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC0 pattern is detected)

All bits above:

0 Disabledefault

1 Enable

Offset A1 - Power Configuration Set (00h)RW Offset A5 - Power Configuration Clear (00h).....RW always reads 0 7-6 Reserved WOL Type 5 0 Driven by Leveldefault 1 Driven By Pulse Legacy WOL 4 0 Disabledefault Enable Reserved 3-2always reads 0 **Reserved (Do Not Program)**.....default = 0

Offset A3 – Wake On LAN Configuration Set (00h)..... RW Offset A7 – Wake On LAN Configuration Clear (00h). RW

- 7 Force Power Management Enable over PME Enable Bit (Legacy Use Only)
- **6** Full Duplex During Suspend
- 5 Accept Multicast During Suspend

This bit controls whether multicast packets are accepted during suspend state. Whether a multicast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

4 Accept Broadcast During Suspend

This bit controls whether broadcast packets are accepted during suspend state. Whether a broadcast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

3 MDC Acceleration

1

Enable

2 Extend Clock During Suspend

When enabled, the clock to the PHY is sent prior to the start of data to allow more time for the PHY to return to ready state.

1-0 Reserved always reads 0
All bits above:
0 Disable default

Offset B3-B0 – Pattern CRC0	RW
127-0 CRC0 Pattern	default = 0
Offset B7-B4 - Pattern CRC1	RW
127-0 CRC1 Pattern	default = 0
Offset BB-B8 – Pattern CRC2	RW
Offset BB-B8 – Pattern CRC2 127-0 CRC2 Pattern	
	default = 0
127-0 CRC2 Pattern	default = 0

Offset CF-C0 – Byte Mask 0	RW
Offset DF-D0 – Byte Mask 1	RW
Offset EF-E0 – Byte Mask 2	RW
Offset FF-F0 – Byte Mask 3	RW



FUNCTIONAL DESCRIPTIONS

Power Management

Power Management Subsystem Overview

The power management function of the VT8235M Version CD is indicated in the following block diagram:




Figure 3. Power Management Subsystem Block Diagram

Refer to ACPI Specification v2.0 and APM specification v1.2 for additional information.

Processor Bus States

The VT8235M Version CD supports the complete set of C0 to C3 processor states as specified in the Advanced Configuration and Power Interface (ACPI) specification (and defined in ACPI I/O space Registers 10-15):

- C0: Normal Operation
- C1: CPU Halt (controlled by software).
- C2: Stop Clock. Entered when the Processor Level 2 register (PMIO Rx14) is read. The STPCLK# signal is asserted to put the processor in the Stop Grant State. The CPUSTP# signal is not asserted so that host clocks remain running. To exit this state, the chip negates STPCLK#.
- C3: Suspend. Entered when the Processor Level 3 register (PMIO Rx15) is read. In addition to STPCLK# assertion as in the C2 state, the SUSST1# (suspend status 1) signal is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz suspend clock (SUSCLK) provided by the VT8235M Version CD. If the Host Stop bit is enabled, then CPUSTP# is also asserted to stop clock generation and put the CPU into Stop Clock State. To exit this state, the chip negates CPUSTP# and allows time for the processor PLL to lock. Then the SUSST1# and STPCLK# signals are negated to resume to normal operation.

During normal operation, two mechanisms are provided to modulate CPU execution and control power consumption by throttling the duty cycle of STPCLK#:

- a. Setting the Throttle Enable bit to 1, the duty cycle defined in Throttle Duty Cycle (PMIO Rx10) is used.
- THRM# pin assertion enables automatic clock throttling with duty cycle pre-configured in THRM# Duty Cycle (PCI configuration Rx4C).



System Suspend States and Power Plane Control

There are three power planes inside the VT8235M Version CD. The first power plane (VSUS33) is always on unless turned off by the mechanical switch. The second power plane (VCC) is controlled by chip output SUSC# (also called "PSON"). The third plane (VCCRTC) is powered by the combination of the VSUS33 and the external battery (VBAT) for the integrated real time clock. Most of the circuitry inside the VT8235M Version CD is powered by VCC. The amount of logic powered by VSUS33 is very small; its main function is to control the supply of VCC and other power planes. VCCRTC is always on unless both the mechanical switch and VBAT are removed.

The VT8235M Version CD supports multiple system suspend states by configuring the SLP_TYP field of ACPI I/O space register Rx4-5:

- POS (Power On Suspend): Most devices in the system remain powered. The host bus is put into an equivalent of the C3 state. In particular, the CPU is put into the Stop Grant State or Stop Clock State depending on the setting of the Host Stop bit. SUSST1# is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz SUSCLK provided by the VT8235M Version CD. As to the PCI bus, setting the PCLK Run bit to 0 enables the CLKRUN protocol defined in the PCI Mobile Design Guide. That is, the PCKRUN# pin will be de-activated after the PCI bus is idle for 26 clocks. Any PCI bus masters including the north bridge may resume PCI clock operation by pulling the PCKRUN# pin low. During the PCKRUN# deactivation period, the PCISTP# pin may be activated to disable the output of the PCI clock generator if the PCI STP bit is enabled. When the system resumes from POS, the VT8235M Version CD can optionally resume without resetting the system, can reset the processor only, or can reset the entire system. When no reset is performed, the chip only needs to wait for the clock synthesizer and processor PLL to lock before the system is resumed, which typically takes 20ms.
- b) STR (Suspend to RAM): Power is removed from most of the system except the system DRAM. Power is supplied to the suspend refresh logic in the north bridge (e.g., VSUS25 of the P4X400) and the suspend logic of the VT8235M Version CD (VSUS33).
- c) STD (Suspend to Disk, also called Soft-off): Power is removed from most of the system except the suspend logic of VT8235M Version CD (VSUS33).
- **d) Mechanical Off:** This is not a suspend state. All power in the system is removed except the RTC battery.

The suspend state is entered by setting the Sleep Enable bit to 1. Three power plane control signals (SUSA#, SUSB# and SUSC#) are provided to turn off more system power planes as the system moves to deeper power-down states, i.e., from normal operation to POS (only SUSA# asserted), to STR (both SUSA# and SUSB# asserted), and to STD (all three SUS# signals asserted). In particular, the assertion of SUSC# can be used to turn off the VCC supply to the VT8235M Version CD.

One additional suspend status indicator (SUSST1#) is provided to inform the north bridge and the rest of the system of the processor and system suspend states. SUSST1# is asserted when the system enters the suspend state or the processor enters the C3 state. SUSST1# is connected to the north bridge to switch between normal and suspend-DRAM-refresh modes.

General Purpose I/O Ports

As ACPI compliant hardware, the VT8235M Version CD includes PWRBTN#, SLPBTN#, and RI# pins to implement power button, sleep button, and ring indicator functionality, respectively. Furthermore, the VT8235M Version CD offers many general-purpose I/O ports with the following capabilities:

- I²C / SMB Support
- Thermal Detect
- Notebook Lid Open / Close Detect
- Battery Low Detect
- Twelve General Purpose Input Ports (multiplexed with other functions).
- Nineteen General Purpose Output Ports (1 dedicated and 18 multiplexed with other functions)
- Four General Purpose Input / Output Ports (multiplexed with other functions)

In addition, the VT8235M Version CD provides an external dedicated SMI pin (EXTSMI#). The external SMI input can be programmed to trigger an SCI or SMI at both the rising and falling edges of the corresponding input signal. Software can check the status of the input pin and take appropriate actions.



Power Management Events

Three types of power management events are supported:

- 1) **ACPI-required Fixed Events** defined in the PM1a Status and PM1a Enable registers. These events can trigger either SCI or SMI depending on the SCI Enable bit:
 - PWRBTN# Triggering
 - · RTC Alarm
 - · Sleep Button
 - ACPI Power Management Timer Carry (always SCI)
 - BIOS Release (always SCI)
- 2) ACPI-aware General Purpose Function Events defined in the GP Status and GP SCI Enable, and GP SMI Enable registers. These events can trigger either SCI or SMI depending on the setting of individual SMI and SCI enable bits:
 - · External SMI triggering
 - · USB Resume
 - Ring Indicator (RI#)
 - Battery Low Detect (BATLOW#)
 - Notebook Lid Open/Close Detect (LID)
 - Thermal Detect (THRM#)

- 3) Generic Global Events defined in the Global Status and Global Enable registers. These registers are mainly used for SMI:
 - · PCI Bus Clock Run Resume
 - Primary Interrupt Occurance
 - · GP0 and GP1 Timer Time Out
 - · Secondary Event Timer Time Out
 - Occurrence of Primary Events
 (defined in the Primary Activity Status and Primary Activity Enable registers)
 - Legacy USB accesses (keyboard and mouse)
 - Software SMI

System and Processor Resume Events

Depending on the system suspend state, different features can be enabled to resume the system. There are two classes of resume events:

- a) VSUS-based events. Event logic resides in the VSUS plane and thus can resume the system from any suspend state. Such events include PWRBTN#, RI#, BATLOW#, LID, SMBus resume event, RTC alarm, EXTSMI#, and GP1 (EXTSMI1#).
- b) VCC-Based Events. Event logic resides in the VCC plane and thus can only resume the system from the POS state. Such events include the ACPI PM timer, USB resume, and EXTSMIn#.




Figure 4. System Block Diagram Using the P4X400 North Bridge



Legacy Power Management Timers

In addition to the ACPI power management timer, the VT8235M Version CD includes the following four legacy power management timers:

GP0 Timer: general purpose timer with primary event **GP1 Timer**: general purpose timer with peripheral event

Secondary Event Timer: to monitor secondary events Conserve Mode Timer: Hardware-controlled return to standby

The normal sequence of operations for a general purpose timer (GP0 or GP1) is to

- 1) First program the time base and timer value of the initial count (register GP Timer Count).
- 2) Then activate counting by setting the GP0 Start or GP1 Start bit to one: the timer will start with the initial count and count down towards 0.
- 3) When the timer counts down to zero, an SMI will be generated if enabled (GP0 Timeout Enable and GP1 Timeout Enable in the Global Enable register) with status recorded (GP0 Tomeout Status and GP1 Timeout Status in the Global Status register).
- 4) Each timer can also be programmed to reload the initial count and restart counting automatically after counting down to 0. This feature is not used in standard VIA BIOS.

The GP0 and GP1 timers can be used just as the general purpose timers described above. However, they can also be programmed to reload the initial count by system primary events or peripheral events thus used as primary event (global standby) timer and peripheral timer, respectively. secondary event timer is solely used to monitor secondary events.

System Primary and Secondary Events

Primary system events are distinguished in the Primary Activity Status and Primary Activity Enable registers:

Bit Event Trigger 7 Kevboard Access I/O port 60h 6 Serial Port Access I/O ports 3F8h-3FFh, 2F8h-2FFh, 3E8h-3EFh, or 2E8h-2EFh **5 Parallel Port Access** I/O ports 378h-37Fh or 278h-27Fh I/O ports 3B0h-3DFh or memory 4 Video Access A/B segments 3 IDE/Floppy Access I/O ports 1F0h-1F7h, 170h-177h, or 3F5h

2 Reserved

1 **Primary Interrupts** Each channel of the interrupt

controller can be programmed to be a primary or secondary interrupt

0 ISA Master/DMA Activity

Each category can be enabled as a primary event by setting the corresponding bit of the Primary Activity Enable register to 1. If enabled, the occurrence of the primary event reloads the GP0 timer if the Primary Activity GP0 Enable bit is also set to The cause of the timer reload is recorded in the corresponding bit of Primary Activity Status register while the timer is reloaded. If no enabled primary event occurs during the count down, the GP0 timer will time out (count down to 0) and the system can be programmed (setting the GP0 Timeout Enable bit in the Global Enable register to one) to trigger an SMI to switch the system to a power down mode.

The VT8235M Version CD distinguishes two kinds of interrupt requests as far as power management is concerned: the primary and secondary interrupts. Like other primary events, the occurrence of a primary interrupt demands that the system be restored to full processing capability. Secondary interrupts, however, are typically used for housekeeping tasks in the background unnoticeable to the user. The VT8235M Version CD allows each channel of interrupt request to be declared as either primary, secondary, or ignorable in the Primary IRQ Channel and Secondary IRQ Channel registers. Secondary interrupts are the only system secondary events defined in the VT8235M Version CD.

Like primary events, primary interrupts can be made to reload the GP0 timer by setting the PIRQ Enable bit to 1. Secondary interrupts do not reload the GP0 timer. Therefore the GP0 timer will time out and the SMI routine can put the system into power down mode if no events other than secondary interrupts are happening periodically in the background.

Primary events can be programmed to trigger an SMI (setting of the Primary Activity Enable bit). Typically, this SMI triggering is turned off during normal system operation to avoid degrading system performance. Triggering is turned on by the SMI routine before entering the power down mode so that the system may be returned to normal operation at the occurrence of primary events. At the same time, the GP0 timer is reloaded and the count down process is restarted.

Peripheral Events

Primary and secondary events define system events in general and the response is typically expressed in terms of system events. Individual peripheral events can also be monitored by the VT8235M Version CD through the GP1 timer. The following four categories of peripheral events are distinguished (via the GP Reload Enable register):

Keyboard Access Bit-7 **Serial Port Access** Bit-6 Bit-4 Video Access Bit-3 IDE/Floppy Access

The four categories are subsets of the primary events as defined in Primary Activity Enable and the occurrence of these events can be checked through a common register Primary Activity Status. As a peripheral timer, GP1 can be used to monitor one (or more than one) of the above four device types by programming the corresponding bit to one and the other bits to zero. Time out of the GP1 timer indicates no activity of the corresponding device type and appropriate action can be taken as a result.



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Comment
T_{S}	Storage Temperature	-55	125	°C	
$T_{\rm C}$	Case Operating Temperature	0	85	°C	
V _{CC}	Core Voltage	-0.5	2.625	Volts	2.5V (VT8233A Version CE / VT8235ML is 3.3V Core)
V_{SUS25}	Suspend Voltage – 2.5V	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSUSB}	Suspend Voltage – USB	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSMII}	Suspend Voltage – LAN	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCVK}	V-Link Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCPLL}	PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCUPLL}	USB PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CC LAN}	RAM Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V_{CC33}	I/O Voltage	-0.5	3.6	Volts	3.3V
V_{SUS33}	Suspend Voltage – 3.3V	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCUSB}	USB Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCMII}	LAN Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V_{BAT}	Battery Voltage	$V_{CC33} - 0.9$	$V_{CC33} + 0.3$	Volts	3.3V
V _{VLVREF}	Reference Voltage – V-Link	-0.5	V _{CCVK} * 0.38	Volts	0.9V
	Input voltage (3.3V only inputs)	-0.5	$V_{CC33} + 0.3$	Volts	FERR#, USBCLK, PWRBTN#, EXTSMI#, BATLOW#, SMBCK1-2, SMBDT1-2

Note: Stress above the conditions listed may cause permanent damage to the device.

Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

$$T_{\rm C} = 0 - 85^{\circ}{\rm C}$$

$$V_{CC} = V_{SUS25} = V_{SUSUSB} = V_{SUSMII} = V_{CCVK} = V_{CCPLL} = V_{CCUPLL} = V_{CCLAN} = 2.5V \pm 5\%,$$

$$V_{CC33} = V_{SUS33} = V_{CCUSB} = V_{CCMII} = 3.3V \pm 5\%, \ V_{BAT} = 3.3V + 0.3 \ / \ -0.9V, \ V_{VLVREF} = 0.9V \pm 5\%, \ GND = 0V + 0.00 \ / \ -0.0$$

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input low voltage	-0.5	0.8	V	
V_{IH}	Input high voltage	2.0	$V_{CC33} + 0.3$	V	
V_{OL}	Output low voltage	_	0.45	V	$I_{OL} = 4.0 \text{mA}$
V_{OH}	Output high voltage	2.4	ı	V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input leakage current	_	±10	uA	$0 < V_{IN} < V_{CC33}$
I_{OZ}	Tristate leakage current	_	±20	uA	$0.45 < V_{OUT} < V_{CC33}$



Register Bits Powered by VBAT

Register	Description
RTC Rx0D[7]	VBAT Voltage OK
F0 Rx96[3:0]	CPU Frequency Strapping Value
PMIO Rx20[0]	GPI0 Status
PMIO Rx20[6]	INTRUDER# Status
PMIO Rx22[2]	Enable SCI on KBC PME Asserted

Register Bits Powered by VSUS25

Register	Description
F0 Rx81[2]	RTC Enable Gated During Soft Off
F0 Rx94[7:0]	Power Well Control Register
F0 Rx95[3:0]	Misc Power Well Control Register
PMIO Rx00[15,11,10,8]	Wake, Abnormal PowerOff, RTC Alarm, and Power Button Status bits
PMIO Rx02[10,8]	RTC Alarm and Power Button Enables
PMIO Rx04[12:10]	Sleep Type
PMIO Rx20[13,11,9:8,5:2]	AC97 Wakeup, LID, USB Resume, Ring, PME#, EXTSMI#, LAN PME, and KBC PME Status bits
PMIO Rx22[13,11,8,6:3,1:0]	SCI on corresponding bits of PMIO Rx20
PMIO Rx24[13,11,8,6:3,1:0]	SMI on corresponding bits of PMIO Rx20
PMIO Rx2C[7,5,2]	LID polarity, Battery Low Resume Disable, Power Button triggering select
PMIO Rx4C[4:0]	GPO 4:0 Output Value



PACKAGE MECHANICAL SPECIFICATIONS




Figure 5. Mechanical Specifications – 487 Pin Ball Grid Array Package






Figure 6. Lead-Free Mechanical Specifications – 487 Pin Ball Grid Array Package