

# ProSavage PN133T Chipset

# VT8606 "TwisterT"

Single-Chip SMA North Bridge
with 133 / 100 / 66 MHz Front Side Bus
for VIA™ C3™ and Intel™ Celeron™,
Pentium™ III and III-M (Tualatin) CPUs
with Integrated ProSavage4 AGP 4x Graphics
plus Advanced Memory Controller
supporting PC133 / PC100 SDRAM
for Mobile PC Systems

Revision 1.03 January 6, 2003

a joint development of VIA TECHNOLOGIES, INC. and S3 GRAPHICS, INC.

# **Copyright Notice:**

Copyright © 2001, 2002, 2003 VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2001, 2002, 2003 S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

#### **Trademark Notices:**

VT8231, VT8606 and PN133T may only be used to identify products of VIA Technologies.

The S3 Corporate Logo is a trademark of SONICblue, Incorporated.

Savage, Savage3D, Savage4, Savage4, Savage2000, ProSavage, ProSavage4, and TwisterT are trademarks of S3 Graphics, Incorporated Intel<sup>TM</sup>, Celeron<sup>TM</sup>, Pentium<sup>TM</sup> and MMX<sup>TM</sup> are registered trademarks of Intel Corporation

Cyrix™, Cyrix6<sub>x</sub>86™, WinChip™ and VIA C3™ are registered trademarks of VIA Technologies, Incorporated

Athlon™, AMD6<sub>K</sub>86™, AMD-K6™, and AMD-K7™ are registered trademarks of Advanced Micro Devices Corporation

Windows XP™. Windows 2000™. Windows ME™, Windows 98™ and Plug and Play<sup>TM</sup> are registered trademarks of Microsoft Corporation PCI™ is a registered trademark of the PCI Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corporation

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

#### Offices:

VIA Technologies Incorporated Taiwan Office: 8<sup>th</sup> Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

VIA Technologies Incorporated **USA Office:** 940 Mission Count Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Home Page: http://www.viatech.com

S3 Graphics Incorporated USA Office: 1045 Mission Count Fremont, CA 94539

USA

Tel: (510) 687-4900 Fax: (510) 683-4901

Home Page: http://www.s3graphics.com



# **REVISION HISTORY**

Document Release	Date	Revision	Initials
1.0	12/5/01	Initial public release (same as internal revision 0.52 with cover logo updated and	DH
		register #s and panel tables fixed in Function Description section)	
1.01	1/4/02	Changed package to HSBGA; Removed DVI/TMDS interface	DH
1.02	2/12/02	Fixed document revision #; Updated trademarks list	DH
		Added note to Device 1 Rx40[6]	
1.03	1/6/03	Removed confidential watermark from cover page	DH
		Updated VIA logo on cover page and in page headers	
		Fixed minor copyright page formatting issues; corrected VIA USA street address	
		Updated wording in Overview for "LCD and Monitor Support" section	
		Fixed typo in table 13 "DSTN16" heading	





# TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	
OVERVIEW	
HIGH-PERFORMANCE 3D ACCELERATOR	
128-BIT 2D GRAPHICS ENGINE	
DVD PLAYBACK AND VIDEO CONFERENCING	
LCD AND FLAT PANEL MONITOR SUPPORT	
HIGH SCREEN RESOLUTION CRT SUPPORT	
PINOUTS	
PIN DESCRIPTIONS	
REGISTERS	
REGISTER OVERVIEW	
MISCELLANEOUS I/O	
CONFIGURATION SPACE I/O	
DEVICE 0 REGISTER DESCRIPTIONS	
Device 0 Header Registers - Host Bridge	
Host CPU Control	
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control	
DEVICE 1 REGISTER DESCRIPTIONS	
Device 1 Header Registers - PCI-to-PCI Bridge	
Device 1 Configuration Registers - PCI-to-PCI Bridge	
FUNCTIONAL DESCRIPTION - INTEGRATED PROSAVAGE4 GRAPHICS	
CONFIGURATION STRAPPING	
PCI CONFIGURATION AND INTEGRATED AGP	
PCI Configuration	
PCI Subsystem ID.	
Integrated AGP	
DISPLAY MEMORY	
Interrupt Generation	46
DISPLAY INTERFACES	
STN Panel Interfaces	
TFT Panel Interfaces	

# ProSavage PN133T Chipset – VT8606 "TwisterT" North Bridge

Flat Panel LVDS InterfaceCRT Interface	47
External TV Encoder Interface	48 48
ZV-Port Interface	
ELECTRICAL SPECIFICATIONS	53
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	
Power Characteristics	
AC TIMING SPECIFICATIONS	55
MECHANICAL SPECIFICATIONS	56





# **LIST OF FIGURES**

FIGURE 1. PROSAVAGE PN133T CHIPSET SYSTEM BLOCK DIAGRAM	4
FIGURE 2. VT8606 / TWISTERT BALL DIAGRAM (TOP VIEW)	7
FIGURE 3. GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 4. EXTERNAL TV ENCODER INTERFACE	48
FIGURE 5. ZV-PORT INTERFACE	49
FIGURE 6. MECHANICAL SPECIFICATIONS - 552-PIN HSBGA BALL GRID ARRAY PACKAGE WITH HEA	ΛT
SPREADER	56

# LIST OF TABLES

TABLE 1. SUPPORTED CRT SCREEN RESOLUTIONS	6
TABLE 2. VT8606 / TWISTERT PIN LIST (NUMERICAL ORDER)	8
TABLE 3. VT8606 / TWISTERT PIN LIST (ALPHABETICAL ORDER)	9
TABLE 4. VT8606 / TWISTERT PIN DESCRIPTIONS	10
TABLE 5. VT8606 / TWISTERT REGISTERS	19
TABLE 6. SYSTEM MEMORY MAP	26
TABLE 7. MEMORY ADDRESS MAPPING TABLE	26
TABLE 8. VGA/MDA MEMORY/IO REDIRECTION	42
TABLE 9. DEFINITION OF STRAPPING BITS AT THE RISING EDGE OF THE RESET SIGNAL	44
TABLE 10. PCI SUBSYSTEM ID AND SUBSYSTEM VENDOR ID REGISTERS	
TABLE 11. SUPPORTED FRAME BUFFER MEMORY CONFIGURATIONS	
TABLE 12. EXTERNAL TV ENCODER OUTPUT DATA FORMATS	
TABLE 13. STN FLAT PANEL DATA OUTPUTS	50
TABLE 14. TFT FLAT PANEL DATA OUTPUTS (SR7D[3] = 0)	51
TABLE 14. TFT FLAT PANEL DATA OUTPUTS (SR7D[3] = 0) TABLE 15. TFT FLAT PANEL DATA OUTPUTS (SR7D[3] = 1)	52
TABLE 16. ABSOLUTE MAXIMUM RATINGS	53
TABLE 17. DC CHARACTERISTICS	53
TABLE 18. POWER CHARACTERISTICS	
TABLE 19. AC TIMING MIN / MAX CONDITIONS	55





# PROSAVAGE PN133T CHIPSET

# VT8606 "TWISTERT" NORTH BRIDGE

Single-Chip SMA North Bridge with 133 / 100 / 66 MHz FSB for VIA C3 and Intel Celeron and Pentium III / III-M (Tualatin) CPUs with Integrated ProSavage4 AGP 4x Graphics Core plus Advanced Memory Controller supporting PC133 / PC100 SDRAM for Mobile PC Systems

#### PRODUCT FEATURES

### • Defines Integrated Solutions for Value PC Mobile Designs

- High performance SMA North Bridge: Integrated VIA Pro133A and S3 Graphics' ProSavage4™ in a single chip
- 64-bit Advanced Memory controller supporting PC133 / PC100 SDRAM
- Combines with VIA VT82C686A/B PCI-ISA South Bridge for state-of-the-art power management
- Combines with VIA VT8231 PCI-LPC South Bridge for integrated LAN support

# High Performance CPU Interface

- Support for Socket-370 VIA C3 and Intel<sup>™</sup> Celeron<sup>™</sup> and Pentium<sup>™</sup> III / III-M (Tualatin) processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one output latch)
- Dynamic deferred transaction support

#### Advanced High-Performance DRAM Controller

- DRAM interface runs synchronous (133/133 or 100/100) mode or pseudo-synchronous (133/100, 100/133, 100/66) mode with FSB
- Concurrent CPU, AGP, and PCI access
- Supports standard PC133 and PC100 SDRAM memory types
- Support 3 DIMMs or 6 banks for up to 1.5 GB of DRAM (256Mb DRAM technology)
- 64-bit data width
- Supports maximum 8-bank interleave (8 pages open simultaneously); banks are allocated based on LRU
- SDRAM X-1-1-1-1-1-1 back-to-back accesses

#### Integrated ProSavage4 2D/3D/Video Accelerator

- Optimized Shared Memory Architecture (SMA)
- Full internal AGP 4x performance
- Significant internal architectural upgrades from original S3 Savage4 standalone product
- 8 / 16 / 32 MB frame buffer using system memory
- Floating point triangle setup engine
- Single cycle 128-bit 3D architecture
- 8M triangles/second setup engine
- 140M pixels/second trilinear fill rate
- Microsoft Direct X texture compression
- Next generation, 128-bit 2D graphics engine
- High quality DVD video playback
- Flat panel monitor support
- 2D/3D resolutions up to 1920x1440





#### • 3D Rendering Features

- Single-pass multiple textures
- Anisotropic filtering
- 8-bit stencil buffer
- 32-bit true color rendering
- Specular lighting and diffuse shading
- Alpha blending modes
- Massive 2K x 2K textures
- MPEG-2 video textures
- Vertex and table fog
- 16 or 24-bit Z-buffering
- Reflection mapping, texture morphing, shadows, procedural textures and atmospheric effects

#### 2D Hardware Acceleration Features

- ROP3 Ternary Raster Operation BitBLTs
- 8, 16, and 32 bpp mode acceleration

#### Motion Video Architecture

- High quality up/down scaler
- Planar to packed format conversion
- Motion compensation for full speed DVD playback
- Hardware subpicture blending and highlights
- Multiple video windows for video conferencing
- Contrast, hue, saturation, brightness and gamma controls
- ZV-Port Interface for display of video from an external source
- Digital output port for NTSC/PAL TV encoders

#### Extensive LCD Support

- 36-bit DSTN/TFT flat panel interface with 256 gray shade support
- Integrated 2-channel 110 MHz LVDS interface
- Support for all resolutions up to 1600x1200
- Panel power sequencing
- Hardware Suspend/Standby control

#### Concurrent PCI Bus Controller

- PCI 2.2 compliant, 32-bit 3.3V PCI interface with 5V tolerant inputs
- Supports up to 5 PCI masters
- PCI to system memory data streaming support
- Delay transaction from PCI master accessing DRAM
- Symmetric arbitration between Host/PCI bus for optimized system performance

#### Advanced System Power Management Support

- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and self-refresh power down
- Low-leakage I/O pads
- ACPI 1.0B and PCI Bus Power Management 1.1 compliant

#### • Full Software Support

- Drivers for major operating systems and APIs: [Windows<sup>®</sup> 9x / ME, Windows NT 4.0, Windows 2000, Windows XP, Direct3D<sup>TM</sup>, DirectDraw<sup>TM</sup> and DirectShow<sup>TM</sup>, OpenGL<sup>TM</sup> ICD for Windows 9x, NT, and 2000, and DXVA for Windows 2000 and Windows XP]
- North Bridge/Chipset and Video BIOS support





# • Additional Features

- Simultaneous display of CRT with LCD Panel or TV
- 250 MHz RAMDAC with Gamma Correction
- I<sup>2</sup>C Serial Bus and DDC Monitor Communications
- 2.5V Core and Mixed 3.3V/5V Tolerant and GTL+ I/O
- 35 x 35mm HSBGA package (Ball Grid Array with Heat Spreader) with 552 balls





# **OVERVIEW**

**ProSavage PN133T** is a high performance, cost-effective and energy efficient SMA chip set for the implementation of mobile personal computer systems with 133 MHz, 100 MHz and 66 MHz CPU host bus ("Front Side Bus") frequencies and based on 64-bit "P6 Bus" Socket-370, FCPGA478, and uFCBGA479, VIA C3 and Intel Celeron and Pentium III / III-M (Tualatin) super-scalar processors. The PN133T chipset includes the **VT8606** "TwisterT" North Bridge and the **VT8231** South Bridge.




Figure 1. ProSavage PN133T Chipset System Block Diagram

TwisterT integrates VIA's VT82C694T system controller, S3 Graphics' 128-bit ProSavage4 2D/3D graphics accelerator and S3 Graphics' flat panel interfaces into a single 552 BGA package. The TwisterT SMA system controller provides superior performance between the CPU, DRAM and PCI bus with pipelined, burst, and concurrent operation.

TwisterT supports six banks of DRAMs (three memory modules) up to 1.5Gbyte of system memory with 256Mbit DRAM technology. The DRAM controller supports standard PC133 and PC100 Synchronous DRAM (SDRAM). The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 133 / 100 MHz. The six banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller can run at either the host CPU Front Side Bus frequency (133 / 100 MHz) or pseudo-synchronous to the CPU FSB frequency (PC100 with the FSB at 133 MHz or PC133 with the FSB at 100 MHz) with built-in PLL timing control.

TwisterT supports a 32-bit 3.3 / 5V system bus (PCI) that is synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop





ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

TwisterT also integrates S3 Graphics' 128-bit ProSavage4™ graphics accelerator into a single chip. TwisterT brings mainstream graphics performance to the Value PC with leading-edge 2D, 3D and DVD video acceleration into a cost effective package. Based on its capabilities, TwisterT is an ideal solution for the consumer, corporate mobile users and entry level professionals.

The industry's first integrated AGP 4X solution, TwisterT combines AGP 4X performance with Microsoft Direct-X texture compression and massive 2Kx2K textures to deliver unprecedented 3D performance and image quality for the Value PC mobile market.

The 352-pin VT8231 BGA PCI-LPC bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.2 compliant). The VT8231 also includes an integrated Super I/O, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-100 / 66 / 33 for 100 / 66 / 33 MB/sec transfer rate, integrated four USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, integrated AC-97 link for basic audio and HSP based modem functions, integrated hardware monitoring and OnNow / ACPI compliant advanced configuration and power management interface. The VT8231 also has an integrated MAC and 10Mbit PHY for LAN connection. It can bypass the internal PHY with external home PNA with a 1Mbit PHY or a 10/100Mbit PHY through the MII interface.

For sophisticated power management, TwisterT provides independent clock stop control for the CPU / SDRAM and PCI. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT8231 south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

#### **High-Performance 3D Accelerator**

Featuring a new super-pipelined 128-bit engine, TwisterT utilizes a single cycle architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including single-pass multitexturing, anisotropic filtering, and an 8-bit stencil buffer. TwisterT also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. TwisterT further enhances image quality with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. TwisterT's advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

#### 128-bit 2D Graphics Engine

TwisterT's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. Several enhancements have been made to the 2D architecture to optimize SMA performance and to provide acceleration in all color depths.

#### **DVD Playback and Video Conferencing**

TwisterT provides the ideal architecture for high quality MPEG-2 based DVD applications and video conferencing. For DVD playback, TwisterT's video accelerator offloads the CPU by performing the planar to packed format conversion and motion compensation tasks, while its enhanced scaling algorithm delivers incredible full-screen video playback. For video conferencing, TwisterT's multiple video windows enable a cost effective solution.

# LCD and Flat Panel Monitor Support

TwisterT supports a wide variety of DSTN or TFT panels through a 36-bit CMOS interface. This includes support for VGA, SVGA, XGA, and SXGA+ TFT color panels with 9-bit, 12-bit, 18-bit (both 1 pixel/clock and 2 pixels/clock), and 24-bit CMOS interfaces. Enhanced STN hardware with 256 gray scale support and advanced frame rate control to provide up to 16.7 million colors. In addition, the integrated 2-channel LVDS interface can support 18-bit color panels. All resolutions are supported up to SXGA+ (1400x1050). The integrated ZV-Port allows display of video from an external source.





# **High Screen Resolution CRT Support**

	System Memory Frame Buffer Size						
<b>Resolutions Supported</b>	8 MB	16/32 MB					
640x480x8/16/32	~	~					
800x600x8/16/32	~	~					
1024x768x8/16/32	~	~					
1280x1024x8	~	<b>✓</b>					
1280x1024x16	~	~					
1280x1024x32	~	~					
1600x1200x8	~	~					
1600x1200x16	~	~					
1600x1200x32		<b>✓</b>					
1920x1440x8		<b>✓</b>					
1920x1440x16		<b>✓</b>					

**Table 1. Supported CRT Screen Resolutions** 



**PINOUTS** 



Figure 2. VT8606 / TwisterT Ball Diagram (Top View)

	10015	_		_						10	11	12	12		Diagi			10	10	20	21		- 22	- 4		26
Key	CND	2	3 v	CND.	VCC	6	7	8	9	10	11	12	13	14	15	16	17	18	19 CPU	20	21	22	23	24	25	26
Α	RGB	ÍN	OUT	GND PLL1	PLL2	HD62	HD57	HD63	GND	HD45	HD38	HD34	HD31	HD16	HD13	HD3	HD12	GND	CPU RST#	HA18	HA20	HA22	HA10	HA28	HA3	GND
В	GND DAC	GND	VCC PLL1	AGP BUSY#	GND PLL2	HD50	HD59	HD48	HD51	HD44	HD22	HD32	HD33	HD19	HD24	HD2	HD10	HD1	HA26	HA29	HA23	HA25	HA21	HA13	HA5	HA6
C	VCC DAC	RED	GOP0	STP AGP#	FP D35	HD60	HD55	GND	HD41	HD49	HD43	HD28	HD26	GND	HD20	HD9	HD5	HD4	GND	HA27	HA31	HA19	HA16	HA9	HA11	HA8
D	VCC RGB	BLUE	GREEN	GND	HD61	HD53	HD54	HD47	HD42	HD37	HD36	HD29	HD25	HD23	HD7	HD11	HD8	HD6	HD15	HA30	HA17	HA12	GND	HA4	HA14	BNR#
E	V SYNC	H SYNC	RSET	COMP	HD56	HD58	HD46	HD40	HD27	HD39	VTT	GTL REF	HD35	HD21	HD30	HD14	HD18	HD17	HD0	HA24	GTL REF	CPU RSTD#	HA7	HREQ 0#	HREQ 4#	BPRI#
F	EN VDD	SP DAT1	SP CLK1	STAND BY	SUS PEND	GND	VTT	HD52	VTT	VTT	DFT IN	VTT	GND	GND	BIST IN	GND	VTT	VTT	VTT	VTT	GND	HA15	HREQ 1#	HREQ 2#	HREQ 3#	DEFER#
G	FP GPIO	FPD0 TVD11	FP VS	FP CLK	FP HS	VCC 3	<b>G</b> 7	8	9	10	11	12	13	14	15	16	17	18	19	G20	VTT	HCLK	H LOCK#	HIT#	HT RDY#	HITM#
Н	FP D2	FPD1 TVD10	FP DE	FP D5	EN VEE	VCC 3	Н									CPU	Pins			Н	VCC A	VCC A	RS0#	GND	RS2#	DBSY#
J	FP D4	FP D3	FPD08 TVD9	FP D7	FP D11	VCC 3	J		VCC 25	VCC 25	VCC 25	VCC 25	GND	GND	VCC 25	VCC 25	VCC 25	VCC 25		J	VTT	MCLK	D RDY#	ADS#	BREQ 0#	GND
K	FP D12	FP D10	FP D13	FP D20	FPD16 TVCKR	FP D6	K		VCC 25									VCC 25		K	VTT	MCLK F	RS1#	PLL TST	MD1	MD32
L	FPD17 TVBLK#	FP D15	FP D18	VCC 3	FPD09 TVD8	FP D14	L		VCC 25		GND	GND	GND	GND	GND	GND		VCC 25		L	GND A	GND A	MD33	MD35	MD3	MD2
M	FP D23	SP CLK2	SP DAT2	FP D21	FP D22	FP D19	M	Flat	VCC 25		GND	GND	GND	GND	GND	GND		VCC 25		M	GND	MD34	MD0	MD5	MD36	MD4
N	ZV D14	ZV D13	GND	ZV D15	ZV D12	GND	N	Panel	GND		GND	GND	GND	GND	GND	GND		GND		N	GND	MD39	MD37	MD7	MD38	MD6
P	GND	ZV D9	ZV D10	ZV D11	ZV D8	GND	P	Pins	GND		GND	GND	GND	GND	GND	GND		GND		P	GND	MD12	MD8	MD41	MD9	MD40
R	ZV D6	ZV D4	ZV D7	ZV D5	ZV D3	ZV D0	R		VCC 25		GND	GND	GND	GND	GND	GND		VCC 25		R	VCC	MD44	MD10	MD43	MD11	MD42
Т	ZV D2	ZV D1	ZV HS	VCC3	FPD25 TVD4	FPD24 TVD6	Т		VCC 25		GND	GND	GND	GND	GND	GND		VCC 25	DRAM	Т	GND	MD15	MD13	MD46	MD14	MD45
U	ZV VS	FPD27 TVD7	ZV CLK	FPD26 TVD5	FPD33 TVD2	NC	U		VCC 25									VCC 25	Pins	U	VCC 3	SCAS A#	MD47	SWE A#	SWEB# CKE2	SWEC# CKE0
v	FPD28 TVD0	FPD29 TVD1		FPD32 TVCLK	FPD34 TVHS	VCC	v		VCC 25	VCC 25	VCC 25	VCC 25	GND	GND	VCC 25	VCC 25	VCC 25	VCC 25		v	VCC 3	NC	DQM0 CAS0#	SCASC# CKE1		GND
w	VCCA LVDS	VCCA LVDS	FPD31 TVVS	Y1 P	INTA#	VCC	w		23	PCI	Pins	23			23	23	23	23		w	CS5# RAS5#	NC	DQM1 CAS1#	GND		DQM4 CAS4#
Y	GNDA LVDS	VCC LVDS	GNDA LPLL	Y1 M	Y2 P	vçc	Y7	8	9 9	10	11	12	13	14	15	16	17	18	19	Y20	VCC 3	CS4# RAS4#	CS3# RAS3#	CS2# RAS2#	CS1# RAS1#	CS0#
AA	GNDA	GND	Y0	Z2 P	Y2	GND	VCC 3	AD16	VCC 3	VCC 3	WSC#	GP OUT	GND	GND	GND	FP	VCC	VCC	MD58	VCC 3	GND	VSUS 25	MA0	SRAS	SRASB#	SRASC#
AB	YC	VCCA	Y0	Z2 M	M GNT	AD30	AD25	AD21	DEV	PAR	C/BE	AD10	AD7	AD5	PCLK	DET MD63	MD29	MD56	MD54	MD20	MD18	NC	MA1	A# MA4	CKE5# MA3	MA2
AC	YC	Z <sub>0</sub>	M Z1	GND	0# REQ	AD29	AD24	AD23	SEL# AD17	I	1# AD15	AD11	AD6	AD4	P		MD60	MD25	MD23	MD52	MD49	SUSST#	GND	MA7	MA6	MA5
AD	M ZC	P Z0	P Z1	REQ	REQ	AD28	C/BE	GND	C/BE	RDY#	AD14	AD9	GND	PWR	REQ#		MD27	MD57	GND		MD50	MD16	DQM6	MA11	MA9	MA8
AE	P ZC	M GNT	M GNT	3# REQ	LOCK#	AD27	3# AD20	AD19	2# FRM#	RDY# STOP#	AD13	AD8	AD2	OK AD1	GNT# PCI		MD59	MD26	MD55	MD22	MD19	MD48	CAS6# DQM3	BA0 MA12		MA10
	M	X# REQ	3# GNT	2# GNT	AD31	AD27		I	GND		AD13	C/BE	AD2	AD1	RST# PCK		ı			MD53			CAS3# DQM7	BA1 DQM2	1 1	GND
AF	GND	X#	2#	1#	ADSI	AD20	ADZZ	AD18	GND	SERR#	AD12	0#	ADS	ADU	RUN#	MD02	MD28	GND	MD24	MID33	MD31	MD17	CAS7#	CAS2#	MA14	GND



Table 2. VT8606 / TwisterT Pin List (Numerical Order)

Pin#	П	Pin Name	Pin#		Pin Name	Pin		Pin Name	Pin #		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A01	P	GNDRGB	D03	Α	GREEN	G05	O	FPHS	P01	P	GND	Y23	О	CS3# / RAS3#	AC25		MA06
A02		XIN	D04	P	GND	G06	P	VCC3	P02	I	ZVD09	Y24	ŏ	CS2# / RAS2#	AC26	_	MA05
A03		XOUT	D05		HD61	G21	P	VTT	P03	I	ZVD10	Y25	O	CS1# / RAS1#	AD01		ZCP
A04	P P	GNDPLL1 VCCPLL2	D06 D07	IO IO	HD53 HD54	G22 G23	I	HCLK HLOCK#	P04 P05	I I	ZVD11 ZVD08	Y26	O	CS0# / RAS0# GNDALVDS	AD02 AD03	A A	Z0M Z1M
A05 A06		HD62	D07		HD47	G24		HIT#	P06	P	GND	AA01 AA02	P	GNDLVDS	AD03		REQ3#
A07		HD57	D09	Ю	HD42	G25		HTRDY#	P21	P	GND	AA03	A	YOP	AD05		REQ1#
A08		HD63	D10		HD37	G26	I	HITM#	P22		MD12	AA04	A	Z2P	AD06		AD28
A09 A10		GND HD45	D11 D12		HD36 HD29	H01 H02	0	FPD02 FPD01 / TVD10	P23 P24		MD08 MD41	AA05 AA06	A P	Y2M GND	AD07 AD08		C/BE3# GND
A11		HD38	D12		HD25	H03	ŏ	FPDE	P25		MD09	AA07	P	VCC3	AD09		C/BE2#
A12		HD34	D14	Ю	HD23	H04	O	FPD05	P26		MD40	AA08	Ю	AD16	AD10		TRDY#
A13		HD31	D15		HD07	H05	O	ENVEE	R01	I	ZVD06	AA09	P	VCC3	AD11		AD14
A14 A15		HD16 HD13	D16 D17		HD11 HD08	H06 H21	P P	VCC3 VCCA	R02 R03		ZVD04 ZVD07	AA10	P O	VCC3 WSC#	AD12 AD13		AD09 GND
A16		HD03	D17		HD06	H22	P	VCCA	R04		ZVD07 ZVD05	AA11 AA12	ő	GPOUT	AD13		PWROK
A17	Ю	HD12	D19	IO	HD15	H23	Ю	RS0#	R05		ZVD03	AA13	P	GND	AD15	О	PGNT#
A18		GND	D20		HA30	H24	P	GND	R06	I	ZVD00	AA14	P	GND	AD16		MD61
A19 A20		CPURST# HA18	D21 D22		HA17 HA12	H25 H26	IO IO	RS2# DBSY#	R21 R22		VCC3 MD44	<b>AA15</b> AA16	P I	GND FPDET	AD17 AD18		MD27 MD57
A21		HA20	D23	P	GND	J01	0	FPD04	R23		MD10	AA17	P	VCC3	AD19		GND
A22	IO	HA22	D24	IO	HA04	J02	О	FPD03	R24	Ю	MD43	AA18	P	VCC3	AD20	IO	MD21
A23		HA10	D25		HA14	J03	0	FPD08 / TVD9	R25		MD11	AA19	IO	MD58	AD21		MD50
A24 A25		HA28 HA03	D26 E01	IO O	BNR# VSYNC	J04 J05	0	FPD07 FPD11	R26 T01	I	MD42 ZVD02	AA20 AA21	P P	VCC3 GND	AD22 AD23		MD16 DQM6 / CAS6#
A26		GND	E02	ŏ	HSYNC	J06	P	VCC3	T02		ZVD02 ZVD01	AA22	P	VSUS25	AD23		MA11 / BA0
B01	P	GNDDAC	E03	A	RSET	J21	P	VTT	T03	I	ZVHS	AA23	О	MA00	AD25	О	MA09
B02	l I	GND	E04	A	COMP	J22	0	MCLK	T04		VCC3	AA24	O	SRASA#	AD26		MA08
<b>B03</b> B04	P IO	VCCPLL1 AGPBUSY#	E05 E06	IO IO	HD56 HD58	J23 J24	IO IO	DRDY# ADS#	T05 T06		FPD25 / TVD4 FPD24 / TVD6	AA25 AA26	0	SRASB# / CKE5 SRASC# / CKE4	AE01 AE02	A O	ZCM GNTX#
B05		GNDPLL2	E07		HD46	J25	O	BREQ0#	T21		GND	AB01	A	YCP	AE03	ŏ	GNT3#
B06		HD50	E08		HD40	J26	P	GND	T22		MD15	AB02	P	VCCALPLL	AE04		REQ2#
B07		HD59	E09		HD27	K01	O	FPD12	T23		MD13	AB03	A	Y0M	AE05		LOCK#
B08 B09		HD48 HD51	E10 <b>E11</b>	IO P	HD39 VTT	K02 K03	0	FPD10 FPD13	T24 T25		MD46 MD14	AB04 AB05	A O	Z2M GNT0#	AE06 AE07	IO IO	AD27 AD20
B10		HD44	E11	P	GTLREF	K03	ŏ	FPD13 FPD20	T26		MD45	AB05	Ю		AE08		AD19
B11		HD22	E13	Ю	HD35	K05	Ö	FPD16 / TVCLKR	U01	I	ZVVS	AB07	Ю	AD25	AE09		FRAME#
B12		HD32	E14		HD21	K06	0	FPD06	U02		FPD27 / TVD7	AB08	IO		AE10		STOP#
B13 B14		HD33 HD19	E15 E16		HD30 HD14	<b>K21</b> K22	P I	VTT MCLKF	U03 U04		ZVCLK FPD26 / TVD5	AB09 AB10	IO	DEVSEL# PAR	AE11 AE12		AD13 AD08
B15		HD24	E17		HD18	K23		RS1#	U05		FPD33 / TVD2	AB11	Ю		AE13		AD00 AD02
B16		HD02	E18		HD17	K24	I	PLLTST	U06		NC	AB12	Ю	AD10	AE14		AD01
B17		HD10	E19	IO	HD00	K25		MD01	U21	P	VCC3	AB13	IO		AE15	I	RESET#
B18 B19		HD01 HA26	E20 E21	IO P	HA24 GTLREF	K26 L01	0	MD32 FPD17 / TVBLK#	U22 U23	O IO	SCASA# MD47	AB14 AB15	I	AD05 PCLK	AE16 AE17		MD30 MD59
B20		HA29	E22	o	CPURSTD#	L02	ŏ	FPD15	U24		SWEA#	AB16		MD63	AE18		MD26
B21	Ю	HA23	E23		HA07	L03	O	FPD18	U25	О	SWEB# / CKE2	AB17	Ю	MD29	AE19	IO	MD55
B22		HA25	E24		HREQ0#	L04	P	VCC3	U26	0	SWEC# / CKE0	AB18	IO		AE20		MD22
B23 B24		HA21 HA13	E25 E26		HREQ4# BPRI#	L05 L06	0	FPD09 / TVD8 FPD14	V01 V02		FPD28 / TVD0 FPD29 / TVD1	AB19 AB20	IO IO		AE21 AE22	IO IO	MD19 MD48
B25		HA05	F01		ENVDD	L21	P	GNDA	V02		FPD30 / TVD3	AB21	Ю	MD18	AE23		DQM3 / CAS3#
B26	IO	HA06	F02		SPDAT1	L22	P	GNDA	V04	О	FPD32 / TVCLK	AB22	P	NC	AE24	O	MA12 / BA1
C01		VCCDAC	F03		SPCLK1	L23		MD33	V05			AB23	0	MA01	AE25		MA13
C02 C03	A	RED GOP0	F04 F05		STANDBY SUSPEND	L24		MD35 MD03	V06 V21		VCC3 VCC3	AB24 AB25	0	MA04 MA03	AE26 AE01	P	MA10 GND
C03		STPAGP#	F05 F06	P	GND	L26	io	MD03 MD02	V21		NC NC	AB26	ŏ	MA03 MA02	AF02	Ī	GND REQX#
C05	Ю	FFDSS	ru/		VTT	M01	О	FPD23	V23	О	DQM0 / CAS0#	AC01	Α	YCM	AF03	О	GNT2#
C06 C07		HD60	F08		HD52			SPCLK2	V24 V25			AC02 AC03	A	Z0P Z1P	AF04		GNT1#
C07		HD55 GND	F09 F10	P P	VTT VTT			SPDAT2 FPD21	V25 V26		GND	AC03		GND	AF05 AF06		AD31 AD26
C09		HD41	F11	I	DFTIN	M05	О	FPD22	W01		VCCALVDS	AC05	I	REQ0#	AF07	IO	AD22
C10		HD49	F12	P	VTT	M06		FPD19	W02	P	VCCALVDS			AD29			AD18
		HD43 HD28	F13	P	GND GND	M21		GND MD34	W03 W04			AC08		AD24 AD23	AF10		GND SEDD#
		HD28 HD26	<b>F14</b> F15	P I	GND BISTIN			MD34 MD00	W04 W05		Y1P INTA#			AD23 AD17			SERR# AD12
C14	P	GND	F16	P	GND	M24	Ю	MD05	W06	P	VCC3	AC10	Ю	IRDY#	AF12	IO	C/BE0#
		HD20	F17	P	VTT			MD36	W21		CS5# / RAS5#			AD15			AD03
C16 C17		HD09 HD05	F18 F19	P P	VTT VTT	M26 N01	IO	MD04 ZVD14	W22 W23		NC DQM1 / CAS1#			AD11 AD06	AF14		AD00 PCKRUN#
		HD03	F20		VTT	N02		ZVD14 ZVD13	W23		GND			AD04			MD62
C19	P	GND	F21	P	GND	N03	P	GND	W25	O	DQM5 / CAS5#	AC15	I	PREQ#	AF17	Ю	MD28
		HA27	F22		HA15	N04		ZVD15	W26		DQM4 / CAS4#			MD31	AF18		GND
		HA31 HA19	F23 F24		HREQ1# HREQ2#	N05 N06		ZVD12 GND	Y01 Y02		GNDALVDS VCCLVDS			MD60 MD25	AF19 AF20		MD24 MD53
		HA16	F25		HREQ3#	N21		GND	Y03		GNDALPLL			MD23	AF21		MD51
C24	Ю	HA09	F26	IO	DEFER#	N22	Ю	MD39	Y04	A	Y1M	AC20	Ю	MD52	AF22	IO	MD17
		HA11	G01		FPGPIO	N23		MD37	Y05		Y2P			MD49	AF23		DQM7 / CAS7#
C26 D01		HA08 VCCRGB	G02 G03	0	FPD0 / TVD11 FPVS			MD07 MD38	Y06 Y21		VCC3 VCC3	AC22 AC23	I P	SUSST# GND	AF24 AF25		DQM2 / CAS2# MA14
D02		BLUE	G03		FPCLK			MD06	Y22					MA07	AF26		

Center GND Pins (44 pins): J13-14, L11-16, M11-16, N9,11-16,18, P9,11-16,18, R11-16, T11-16, V13-14



Table 3. VT8606 / TwisterT Pin List (Alphabetical Order)

Pin#		Pin Name	Pin #		Pin Name	Pin#		Pin	Pin #		Pin Name	Pin #		Pin Names	Pin #		Pin Name
AF14		AD00	K01	О	FPD12	AB05	О	GNT0#	E08		HD40	1		MD26	G06	P	VCC3
AE14	-	AD01	K03	0	FPD13	AF04	O	GNT1#	C09		HD41			MD27	H06	P	VCC3
AE13		AD02	L06 L02	0	FPD14	AF03	0	GNT2#	D09 C11		HD42			MD28	J06	P P	VCC3
AF13 AC14		AD03 AD04	K05	0	FPD15 FPD16 / TVCLKR	AE03 AE02	0	GNT3# GNTX#	B10		HD43 HD44			MD29 MD30	L04 R21	P	VCC3 VCC3
AB14		AD05	L01	ŏ	FPD17 / TVBLK#		0	GOP0	A10		HD45			MD31	T04	P	VCC3
AC13		AD06	L03	O	FPD18	AA12	O	GPOUT	E07		HD46		Ю	MD32	U21	P	VCC3
AB13		AD07	M06	0	FPD19	D03	A	GREEN	D08		HD47			MD33	V06	P	VCC3
AE12 AD12		AD08 AD09	K04	0	FPD20 FPD21	E12	P P	GTLREF	B08 C10		HD48 HD49			MD34 MD35	V21	P	VCC3
AB12		AD10	M04 M05	o	FPD21 FPD22	E21 A25	IO	GTLREF HA03	B06		HD50	1		MD36	W06 Y06	P P	VCC3 VCC3
AC12		AD11	M01	ŏ	FPD23	D24	IO	HA04	B09		HD51			MD37	Y21	P	VCC3
AF11		AD12	T06	О	FPD24 / TVD6	B25	IO	HA05	F08		HD52			MD38	AA07	P	VCC3
AE11		AD13	T05	0	FPD25 / TVD4	B26	IO	HA06	D06		HD53			MD39	AA09	P	VCC3
AD11 AC11		AD14 AD15	U04 U02	0	FPD26 / TVD5 FPD27 / TVD7	E23 C26	IO IO	HA07 HA08	D07 C07		HD54 HD55	1		MD40 MD41	AA10 AA17	P P	VCC3 VCC3
AA08		AD16	V01	ŏ	FPD28 / TVD0	C24	IO	HA09	E05	-	HD56	1		MD42	AA18	P	VCC3
AC09		AD17	V02	O	FPD29 / TVD1	A23	IO	HA10	A07		HD57	1		MD43	AA20	P	VCC3
AF08		AD18	V03	О	FPD30 / TVD3	C25	IO	HA11	E06		HD58			MD44	H21	P	VCCA
AE08		AD19	W03	0	FPD31 / TVVS	D22	IO	HA12	B07		HD59			MD45	H22	P	VCCA
AE07 AB08		AD20 AD21	V04 U05	0	FPD32 / TVCLK FPD33 / TVD2	B24 D25	IO IO	HA13 HA14	C06 D05		HD60 HD61			MD46 MD47	AB02 W01	P	VCCALPLL VCCALVDS
AF07		AD21 AD22	V05	ŏ	FPD34 / TVHS	F22	IO	HA15	A06		HD62			MD48	W02	P	VCCALVDS
AC08	Ю	AD23	C05	Ю	FPD35	C23	IO	HA16	A08	Ю	HD63	AC21	Ю	MD49	C01	P	VCCDAC
AC07		AD24	H03	O	FPDE	D21	IO	HA17	G24		HIT#			MD50	Y02	P	VCCLVDS
AB07 AF06		AD25 AD26	AA16 G01	IO	FPDET FPGPIO	A20 C22	IO IO	HA18 HA19	G26 G23		HITM# HLOCK#			MD51 MD52	B03 A05	P	VCCPLL1 VCCPLL2
AE06		AD27	G05	0	FPHS	A21	IO	HA20	E24		HREQ0#			MD52 MD53	D01	P	VCCFLL2
AD06		AD28	G03	ŏ		B23	IO	HA21	F23		HREQ1#			MD54	AA22	P	VSUS25
AC06		AD29	AE09		FRAME#	A22	IO	HA22	F24		HREQ2#			MD55	E11	P	VTT
AB06		AD30	A09	P	GND	B21	IO	HA23	F25		HREQ3#			MD56	F07	P P	VTT
AF05 J24	IO	AD31 ADS#	A18 A26	P P	GND GND	E20 B22	IO IO	HA24 HA25	E25 E02		HREQ4# HSYNC			MD57 MD58	F09 F10	P	VTT VTT
B04			B02	P	GND	B19	IO	HA26	G25		HTRDY#			MD59	F12	P	VTT
F15	I	BISTIN	C08	P	GND	C20	IO	HA27	W05		INTA#			MD60	F17	P	VTT
D02	A	BLUE BND#	C14	P	GND	A24	IO	HA28	AC10		IRDY#	AD16			F18	P	VTT
D26 E26		BNR# BPRI#	C19 D04	P P	GND GND	B20 D20	IO IO	HA29 HA30	AE05 AA23	IO O	LOCK# MA00			MD62 MD63	F19 F20	P P	VTT VTT
J25	O	BREQ0#	D23	P	GND	C21	IO	HA31	AB23	ŏ	MA01	U6	10	NC	G21	P	VTT
AF12		C/BE0#	F06	P	GND	G22	I	HCLK	AB26	О	MA02	V22		NC	J21	P	VTT
AB11		C/BE1#	F13	P	GND	E19	IO	HD00	AB25	0	MA03	W22		NC NC	K21	P	VTT
		C/BE2# C/BE3#	F14 F16	P P	GND GND	B18 B16	IO IO	HD01 HD02	AB24 AC26	0	MA04 MA05	AB22 AB10		NC PAR	E01 AA11	0	VSYNC WSC#
E04	A	COMP	F21	P	GND	A16	IO	HD03	AC25	ŏ	MA06			PCKRUN#	A02	I	XIN
A19	О	CPURST#	H24	P	GND	C18	IO	HD04	AC24	О	MA07	AB15		PCLK	A03	О	XOUT
E22	0	CPURSTD#	J26	P	GND	C17	IO	HD05	AD26	0	MA08	1		PGNT#	AB03	A	YOM
Y26 Y25	0	CS0# / RAS0# CS1# / RAS1#	M21 N03	P P	GND GND	D18 D15	IO IO	HD06 HD07	AD25 AE26	0	MA09 MA10	K24 AC15		PLLTST PREQ#	AA03 Y04	A	Y0P Y1M
Y24	ŏ	CS2# / RAS2#	N06	P	GND	D17	IO	HD08	AD24	ŏ	MA11 / BA0	AD14		PWROK	W04	A	Y1P
Y23	O	CS3# / RAS3#	N21	P	GND	C16	IO	HD09	AE24	О	MA12 / BA1	C02		RED	AA05	A	Y2M
Y22	0	CS4# / RAS4#	P01	P	GND	B17	IO	HD10	AE25	0	MA13	AC05	I	REQ0#	Y05	A	Y2P
W21 H26	O IO	CS5# / RAS5# DBSY#	P06 P21	P P	GND GND	D16 A17	IO IO	HD11 HD12	AF25 J22	0	MA14 MCLK	AD05 AE04		REQ1# REQ2#	AC01 AB01	A	YCM YCP
F26		DEFER#	T21	P	GND	A15	IO	HD13	K22	I	MCLKF			REQ3#	AD02	A	Z0M
	Ю	DEVSEL#	V26	P	GND	E16	IO	HD14			MD00	AF02	Ι	REQX#	AC02	A	Z0P
			W24		GND	D19		HD15						RESET#	AD03	A	
V23 W23	0	DQM0 / CAS0# DQM1 / CAS1#	AA06 AA13	P P	GND GND	A14 E18	IO IO	HD16 HD17	L26 L25		MD02 MD03			RS0# RS1#	AC03 AB04	A	Z1P Z2M
AF24	ŏ	DQM2 / CAS2#	AA14	P	GND	E17	IO	HD18	M26		MD04			RS2#	AA04	A	Z2P
AE23	0	DQM3 / CAS3#	AA15	P	GND	B14	IO	HD19	M24		MD05	E03		RSET	AE01	A	ZCM
W26	0	DQM4 / CAS4#	AA21	P	GND	C15	IO	HD20 HD21	N26		MD06 MD07			SCASA# SCASB# / CKE3	4D01 U03	A	ZVCLV
W25 AD23	0	DQM5 / CAS5# DQM6 / CAS6#	AC04 AC23	P P	GND GND	E14 B11	IO IO	HD21 HD22	N24 P23		MD07 MD08			SCASB# / CKE3 SCASC# / CKE1	R06	I	ZVCLK ZVD00
AF23			AD08	P	GND	D14	IO	HD23	P25		MD09			SERR#	T02	Ī	ZVD01
J23	Ю	DRDY#	AD13	P	GND	B15	IO	HD24	R23	Ю	MD10	F03	Ю	SPCLK1	T01	I	ZVD02
F01	0	ENVDD	AD19	P	GND	D13	IO	HD25	R25		MD11			SPCLK2	R05	I	ZVD03
H05 G04	0	ENVEE FPCLK	AF01 AF09	P P	GND GND	C13 E09	IO IO	HD26 HD27	P22 T23		MD12 MD13			SPDAT1 SPDAT2	R02 R04	I	ZVD04 ZVD05
G02	o	FPD0 / TVD11	AF18	P	GND	C12	IO	HD28	T25	Ю	MD14	AA24	O	SRASA#	R01	I	ZVD06
H02	0	FPD01 / TVD10	AF26	P	GND	D12	IO	HD29	T22		MD15			SRASB# / CKE5	R03	I	ZVD07
H01	0	FPD02	L21	P	GNDA	E15	IO	HD30	AD22		MD16			SRASC# / CKE4	P05	I	ZVD08
J02 J01	0	FPD03 FPD04	L22 Y03	P	GNDA GNDALPLL	A13 B12	IO IO	HD31 HD32	AF22 AB21		MD17 MD18			STANDBY STOP#	P02 P03	I	ZVD09 ZVD10
H04	ŏ	FPD05	AA01	P	GNDALVDS	B13	IO	HD33	AE21		MD19	C04		STPAGP#	P04	I	ZVD11
K06	O	FPD06	Y01	P	GNDALVDS	A12	IO	HD34	AB20	Ю	MD20	F05	I	SUSPEND	N05	I	ZVD12
J04	0	FPD07	B01	P		E13	IO	HD35	AD20		MD21 MD22	AC22 U24		SUSST#	N02	I	ZVD14
J03 L05	0	FPD08 / TVD9 FPD09 / TVD8	AA02 A04		GNDLVDS GNDPLL1	D11 D10	IO IO	HD36 HD37	AE20 AC19		MD22 MD23			SWEA# SWEB# / CKE2	N01 N04	I	ZVD14 ZVD15
K02	ŏ	FPD10	B05		GNDPLL2	A11	IO	HD38	AF19	Ю	MD24	U26	O	SWEC# / CKE0	T03	I	ZVHS
J05	О	FPD11	A01	P	GNDRGB	E10	IO	HD39	AC18	Ю	MD25	AD10	Ю	TRDY#	U01	I	ZVVS

Center VCC25 Pins (28 pins): J9-12,15-18, K9,18, L9,18, M9,18, R9,18, T9,18, U9,18, V9-12,15-18
Center GND Pins (44 pins): J13-14, L11-16, M11-16, N9,11-16,18, P9,11-16,18, R11-16, T11-16, V13-14



# **PIN DESCRIPTIONS**

Table 4. VT8606 / TwisterT Pin Descriptions

			CPU Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
HA[31:3]#	(see pinout tables)	IO	<b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the TwisterT during cache snooping operations.
HD[63:0]#	(see pinout tables)	IO	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	J24	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	D26	IO	<b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	E26	IO	<b>Priority Agent Bus Request</b> . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The TwisterT drives this signal to gain control of the processor bus.
DBSY#	H26	IO	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	F26	IO	<b>Defer</b> . The TwisterT uses a dynamic deferring policy to optimize system performance. The TwisterT also uses the DEFER# signal to indicate a processor retry response.
DRDY#	J23	IO	<b>Data Ready</b> . Asserted for each cycle that data is transferred.
HIT#	G24	IO	<b>Hit</b> . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	G26	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	G23	I	<b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	E25, F25, F24, F23 E24	IO	<b>Request Command.</b> Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	G25	IO	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	H25, K23 H23	Ю	Response Signals. Indicates the type of response per the table below:RS[2:0]#Response type000Idle State001Retry Response010Defer Response011Reserved100Hard Failure101Normal Without Data110Implicit Writeback111Normal With Data
CPURST#	A19	О	<b>CPU Reset.</b> Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.
CPURSTD#	E22	О	CPU Reset Delayed. CPU reset output delayed by 2T.
BREQ0#	J25	O	Bus Request 0. Bus request output to CPU.


Note: Clocking of the CPU interface is performed with HCLK.

Note: Internal pullup resistors are provided on all GTL interface pins. If the CPU does not have internal pullups, these north bridge internal pullups may be enabled to allow the interface to meet GTL bus interface specifications (see MA6 strap description).





The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.







		]	DRAM Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
MD[63:0]	(see pinout	IO	Memory Data. These signals are connected to the DRAM data bus.
	tables)		
MA14 /graphics strap	AF25	O / I	Memory Address. DRAM address lines / strap options
MA13 /graphics strap	AE25		
<b>MA12</b> / <b>BA1</b> / strap,	AE24		MA12 strap – Host Freq Select lsb (see MA8 below for msb)
<b>MA11 / BA0 / strap</b> ,	AD24		MA11 strap – IOQ Level (0=4-level, 1=1-level)
MA10	AE26		MA9 strap – Clock select (0=Use PLLs, 1=Clocks on XIN/PD10 pins)
MA9 / strap,	AD25		MA8 strap – Host Freq Select msb (00=66, 01=100, 10=auto, 11=133)
MA8 / strap,	AD26		MA7 strap – Graphics Test Mode (0=Normal, 1=Test)
MA7 / strap,	AC24		MA6 strap – GTL Internal Pullups (0=Enable, 1=Disable)
MA6 / strap,	AC25		MA5 strap – PCI Frequency (0=33 MHz, 1=66 MHz)
MA5 / strap,	AC26		MA4 strap – Graphics PCI Interrupt (0=Enable, 1=Disable)
MA4 / graphics strap,	AB24		MA3 strap – Graphics I/O (0=Enable, 1=Disable)
MA3 / graphics strap,	AB25		MA2 strap – Graphics PCI Base Address (0=Map0, 1=Map1)
MA2 / graphics strap,	AB26		MA14,13,1,0 – Graphics OEM-Defined Panel Type
MA1 / graphics strap,	AB23		(Note: all non-graphics straps default to 0 if not connected to a strap
MA0 / graphics strap	AA23		resistor. See Table 9 for graphics strap definitions and defaults.)
CS[5:0]#	W21, Y22	О	Chip Select. (Synchronous DRAM) Chip select of each bank.
RAS[5:0]#	Y23, Y24		RAS. (FPG/EDO DRAM)
	Y25, Y26		
DQM[7:0]	AF23, AD23,	О	Data Mask. (Synchronous DRAM) Data mask of each byte lane
CAS[7:0]#	W25, W26,		CAS. (FPG/EDO DRAM)
	AE23, AF24,		` /
	W23, V23		
SRASA#	AA24	О	Row Address Command Indicator. For support of up to three
SRASB# / CKE5	AA25		synchronous DRAM DIMM slots. "A" controls banks 0-1 (module 0),
SRASC# / CKE4	AA26		"B" controls banks 2-3 (module 1) and "C" controls banks 4-5 (module
			2).
SCASA#	U22	О	Column Address Command Indicator. For support of up to three
SCASB# / CKE3	V25		synchronous DRAM DIMM slots. "A" controls banks 0-1 (module 0),
SCASC# / CKE1	V24		"B" controls banks 2-3 (module 1) and "C" controls banks 4-5 (module
			2).
SWEA# / MWEA	U24	О	Write Enable Command Indicator. For support of up to three
SWEB# / MWEB#/CKE2	U25		synchronous DRAM DIMM slots. Used as MWE# for FPG/EDO
SWEC# / MWEC#/CKE0	U26		memory. "A" controls banks 0-1 (module 0), "B" controls banks 2-3
			(module 1) and "C" controls banks 4-5 (module 2).
CKE0 / SWEC#	U26	О	SDRAM Clock Enables. Clock enables for each DRAM bank for
CKE1 / SCASC#	V24		powering down the SDRAM or clock control for reducing power usage
CKE2 / SWEB#	U25		and for reducing heat / temperature in high-speed memory systems.
CKE3 / SCASB#	V25		, see a see
CKE4 / SRASC#	AA26		
CKE5 / SRASB#	AA25		
	111120	<u> </u>	





			PCI Bus Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
AD[31:0]	(see	IO	Address/Data Bus. The standard PCI address and data lines. The address is
	pinout		driven with FRAME# assertion and data is driven or received in following
	tables)		cycles.
CBE[3:0]#	AD7, AD9, AB11,	IO	Command/Byte Enable. Commands are driven with FRAME# assertion.
	AF12		Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	AE9	IO	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	AC10	IO	<b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.
TRDY#	AD10	IO	<b>Target Ready.</b> Asserted when the target is ready for data transfer.
STOP#	AE10	IO	<b>Stop.</b> Asserted by the target to request the master to stop the current transaction.
DEVSEL#	AB9	IO	<b>Device Select.</b> This signal is driven by the TwisterT when a PCI initiator is
			attempting to access main memory. It is an input when the TwisterT is acting as a PCI initiator.
PAR	AB10	IO	<b>Parity.</b> A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	AF10	IO	<b>System Error.</b> The TwisterT will pulse this signal when it detects a system error condition.
LOCK#	AE5	IO	Lock. Used to establish, maintain, and release resource lock.
PREQ#	AC15	I	<b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus.
PGNT#	AD15	О	<b>South Bridge Grant.</b> This signal driven by the TwisterT to grant PCI access to the South Bridge.
REQ[3:0]#	AD4, AE4, AD5, AC5	I	PCI Master Request. PCI master requests for PCI.
GNT[3:0]#	AE3, AF3, AF4, AB5	0	<b>PCI Master Grant.</b> Permission is given to the master to use PCI.
REQX#	AF2	I	PCI Master Request. PCI master request for PCI.
GNTX#	AE2	О	<b>PCI Master Grant.</b> Permission is given to the master to use PCI.
PCLK	AB15	I	PCI Clock. From external clock generator.
PCKRUN#	AF15	IO	PCI Clock Run. May be used to stop PCI clock.
INTA#	W5	O	<b>PCI Interrupt Out.</b> An asynchronous active low output used to signal an event that requires handling on behalf of the internal integrated graphics controller. If MA2 is strapped high at reset (clearing CR36[0]) no interrupt will be requested during PCI configuration. The default drive strength is 24 mA (other drive strengths may be selected via CR80[1-0]).
WSC#	AA11	0	Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.





	LCD Panel Interface				
Signal Name	Pin#	<u>I/O</u>	Signal Description		
FPD[35:0]	(see pin table)	О	<b>Panel Data.</b> Internally pulled down during reset. 8mA is the default. 16mA is selected via SR3D[6]=1.		
FPDET	AA16	I	<b>Panel Detect.</b> If SR30[1]=0, SR30[2] will read 1 if a Flat Panel is appropriately connected. Must be tied to GND if not used.		
FPVS	G3	0	Panel VSYNC. Internally pulled down.		
FPHS	G5	0	Panel HSYNC. Internally pulled down.		
FPDE	Н3	0	nel Data Enable. Internally pulled down.		
FPCLK	G4	О	nel Clock. Internally pulled down during reset. 8mA is the default. 16mA may also be ected.		
ENVDD	F1	О	<b>Enable VDD.</b> This signal is driven high to external logic to initiate a flat panel power up sequence.		
ENVEE	Н5	О	<b>Enable VEE.</b> This signal is driven high to a programmable time after ENVDD is driven high during a flat panel power up sequence.		
FPGPIO	G1	I/O	General Purpose Input / Output.		

TV Encoder Interface				
Signal Name	Pin#	<u>I/O</u>	Signal Description	
TVD[11:0]	(see pin table)	О	TV Data. Internally pulled down during reset	
TVCLK	V4	I	TV Clock. Input clock from encoder. Internally pulled down.	
TVCLKR	K5	0	TV Return Clock. Output clock to TV encoder. Internally pulled down.	
TVVS	W3	О	TV VSYNC. Internally pulled down during reset	
TVHS	V5	0	TV HSYNC. Internally pulled down during reset	
TVBLK#	L1	0	TV Blanking. Internally pulled down during reset	





CRT Interface				
Signal Name Pin # I/O Signal Description				
RSET	Е3	A	<b>Reference Resistor.</b> Tie to GNDRGB through an external $140\Omega$ resistor to control the RAMDAC full-scale current value.	
COMP	E4	A	<b>Compensation.</b> Tie to VCC25 through a 0.1 μF capacitor.	
RED	C2	A	Analog Red. Analog red output to the CRT monitor.	
BLUE	D2	A	Analog Blue. Analog blue output to the CRT monitor.	
GREEN	D3	A	Analog Green. Analog green output to the CRT monitor.	
HSYNC	E2	0	Horizontal Sync. Output to CRT.	
VSYNC	E1	О	Vertical Sync. Output to CRT.	

LVDS Interface			
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
Y[2:0]P	Y5, W4, AA3	A	LVDS Data Positive Output.
Y[2:0]M	AA5, Y4, AB3	A	LVDS Data Negative Output.
YCP	AB1	A	LVDS Clock Positive Output.
YCM	AC1	A	LVDS Clock Negative Output.
Z[2:0]P	AA4, AC3, AC2	A	2 <sup>nd</sup> LVDS Data Positive Output.
Z[2:0]M	AB4, AD3, AD2	A	2 <sup>nd</sup> LVDS Data Negative Output.
ZCP	AD1	A	2 <sup>nd</sup> LVDS Clock Positive Output.
ZCM	AE1	A	2 <sup>nd</sup> LVDS Clock Negative Output.

ZV-Port Interface			
Signal Name	<u>Pin #</u>	<u>IO</u>	Signal Description
ZVD[15:0]	(see pin table)	I	ZV-Port Data Bus. Video Input
ZVCLK	U3	I	ZV-Port Clock.
ZVHS	Т3	I	ZV-Port Horizontal Sync.
ZVVS	U1	I	ZV-Port Vertical Sync.





	Miscellaneous Functions				
Signal Name	Pin #	<u>I/O</u>	Signal Description		
XIN	A2	I	<b>Reference Frequency Input.</b> An external 14.318 MHz crystal is connected between XOUT and this pin. Alternatively, an external oscillator can be connected.		
XOUT	A3	О	<b>Crystal Output.</b> This pin drives the crystal via an internal oscillator. If an external oscillator is connected to XIN, this pin can be left unconnected.		
SPCLK[2:1]	M2, F3	IO	<b>erial Port Clocks.</b> These are the clocks for serial data transfer. SPCLK1 is typically sed for $I^2C$ communications. As an output, it is programmed via CRA0[0]. As an uput, its status is read via CRA0[2]. In either case the serial port must be enabled by RA0[4] = 1. SPCLK2 is typically used for DDC monitor communications. As an uput, it is programmed via CRB1[0]. As an input, its status is read via CRB1[2]. The port is enabled via CRB1[4] = 1.		
SPDAT[2:1]	M3, F2	IO	<b>Serial Port Data.</b> These are the data signals used for serial data transfer. SPDAT1 is typically used for $I^2$ C communications. As an output, it is programmed via CRA0[1]. As an input, its status is read via CRA0[3]. In either case the serial port must be enabled by CRA0[4] = 1. SPDAT2 is typically used for DDC monitor communications. As an output, it is programmed via CRB1[1]. As an input, its status is read via CRB1[3]. The port is enabled via CRB1[4] = 1.		
GPOUT	AA12	О	General Purpose Output. This pin reflects the state of SRD[0].		
GOP0	C3	0	<b>General Output Port.</b> When SR1A[4] is cleared, this pin reflects the state of CR5C[0].		
STPAGP#	C4	I	<b>Stop AGP.</b> Power management for internal AGP.		
AGPBUSY#	B4	I/O	AGP Busy. Power management for internal AGP.		
STANDBY	F4	I	<b>Standby.</b> Used to put the integrated graphics controller in the standby state.		
SUSPEND	F5	I	<b>Suspend.</b> Used to put the integrated graphics controller in the suspend state.		
SUSST#	AC22	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.		





	Clock / Reset Control					
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description			
HCLK	G22	I	<b>Host Clock.</b> This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock is used by all TwisterT logic that is in the host CPU domain.			
PCLK	AB15	I	PCI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 MHz. This clock is used by all of the TwisterT logic that is in the PCI clock domain. This clock input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with the host CPU clock, HCLK, with an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table below. The host CPU clock must lead the PCI clock by 2.0 ± 1.0 nsec.  Typical Clock Frequency Combinations  Rx68[1:0] Mode Host Clock AGP Clock PCI Clock  00 2x 66 MHz 66 MHz 33 MHz  01 3x 100 MHz 66 MHz 33 MHz  10 4x 133 MHz 66 MHz 33 MHz  11 Reserved			
MCLK	J22	О	<b>DRAM Clock.</b> Output from internal clock generator to the external clock buffer.			
MCLKF	K22	I	DRAM Clock Feedback. Input from the external clock buffer.			
RESET#	AE15	I	<b>Reset.</b> Input from South Bridge chip. When asserted, this signal resets the TwisterT and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options			
PWROK	AD14	I	Power OK. Connect to South Bridge and Power Good circuitry.			
CPURST#	A19	О	CPU Reset. GTL output level.			
CPURSTD#	E22	O	CPU Reset Delayed. Reset output delayed by 2T.			





	Power, Ground, and Test			
Signal Name	Pin #	<u>I/O</u>	Signal Description	
VTT	(see pin list)	P	<b>Power</b> for <b>CPU Interface Logic.</b> 1.5V for "Coppermine" CPUs, 1.25V for Pentium III-M "Tualatin" CPUs. (Refer to CPU specifications for voltage requirements)	
VCC3	(see pin list)	P	Power for I/O Interface Logic (3.3V ±5%).	
VCC25	(see pin list)	P	<b>Power</b> for <b>Internal Logic</b> $(2.5V \pm 5\%)$ .	
VSUS25	AA22	P	Suspend Power $(2.5V \pm 5\%)$ .	
VCCRGB	D1	P	<b>Power for CRT RGB Outputs</b> (2.5V ±5%).	
VCCA	H21, H22	P	Power for Analog (2.5V ±5%)	
VCCDAC	C1	P	Power for DAC Digital Logic (2.5V ±5%)	
VCCPLL1	В3	P	Power for Graphics Controller PLL1 (2.5V ±5%).	
VCCPLL2	A5	P	Power for Graphics Controller PLL2 (2.5V ±5%).	
VCCLPLL	AB2	P	Analog Power for LVDS PLL (2.5V ±5%).	
VCCLVDS	W1, W2	P	Analog Power for LVDS (3.3V ±5%).	
VDDD	Y2	P	<b>Digital Power for LVDS</b> (2.5V ±5%).	
GND	(see pin table)	P	Ground	
GNDA	L21, L22	P	Ground for North Bridge Host CPU Clock Circuitry. Connect to main ground	
			plain through a ferrite bead.	
GNDRGB	A1	P	Connection point for RGB load resistors	
GNDDAC	B1	P	Ground for DAC Analog Circuitry	
GNDPLL1	A4	P	Ground for PLL1	
GNDPLL2	B5	P	Ground for PLL2	
GNDALPLL	Y3	P	Ground for LVDS PLL	
GNDALVDS	Y1, AA1	P	Ground for LVDS Analog Circuitry	
GNDLVDS	AA2	P	Ground for LVDS Digital Circuitry	
GTLREF	E12, E21	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%	
PLLTST	K24	I	<b>PLL Test Input.</b> Pull down with 4.7K resistor for normal operation.	
BISTIN	F15	I	<b>BIST In.</b> This pin is used for testing and must be left unconnected or tied high on all board designs.	
DFTIN	F11	I	<b>DFT In.</b> This pin is used for testing and must be left unconnected or tied high on all board designs.	
NC	U6, V22, W22, AB22	-	No Connect. Reserved for future use. Do not connect.	





# **REGISTERS**

### **Register Overview**

The following tables summarize the configuration and I/O registers of the TwisterT. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 5. VT8606 / TwisterT Registers

#### TwisterT I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW





# TwisterT Device 0 Registers - Host Bridge

# **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0605	RO
5-4	Command	0006	$\mathbf{RW}$
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	
37-34	Canability Pointer	0000 0080	RO
38-3F	-reserved-	00	

#### **Device-Specific Registers**

Offset	Host CPU Protocol Control	Default	Acc
40-4F	-reserved-	00	
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dvnamic Defer Timer	10	RW
53	Miscellaneous 1	03	RW
54	Miscellaneous 2	00	RW
55-57	-reserved-	00	

Offset	DRAM Control	Default	Acc
59-58	MA Man Type	0000	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
60	DRAM Type	undefined	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	-reserved-	00	
68	DRAM Control	00	RW
69	DRAM Clock Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E-6F	-reserved-	00	RW

# **Device-Specific Registers (continued)**

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	WC
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79	PMU Control	00	RW
7A	Miscellaneous Control 1	00	RW
7B	Miscellaneous Control 2	02	RW
7C-7D	-reserved-	00	_
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved-	00	
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
8C-9F	-reserved-	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	20	RO
A3	-reserved-	00	
A7-A4	AGP Status	1F00 0207	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	00	RW
AD	AGP Latency Timer	02	RW
ΑE	AGP Miscellaneous Control	00	RW
AF	-reserved-	00	
B0	AGP Compensation Control / Status	8x	RW
B1	AGP Drive Strength	63	RW
B2	AGP Pad Drive & Delay Control	00	RW
B3-BF	-reserved-	00	

Offset	Power Mgt. & Misc. Control	Default	Acc
C0	Power Management Capability	01	RO
C1	Power Management New Pointer	00	RO
C2	Power Management Capabilities I	02	RO
C3	Power Management Capabilities II	00	RO
C4	Power Management Control/Status	00	RW
C5	Power Management Status	00	RO
C6	PCI-to-PCI Bridge Support Extension	00	RO
C7	Power Management Data	00	RO
C8-DF	-reserved-	00	_
E0	Miscellaneous Control	00	RW
E1-EF	-reserved-	00	_
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer Control	00	RW
F9	VGA Timer Control	00	RW
FA	CPU Direct Access FB Address	00	RW
FB	Frame Buffer Size	00	RW
FC	Back-Door Control 1	00	RW
FD	Back-Door Control 2	00	RW
FF-FE	Back-Door Device ID	0000	RW





# TwisterT Device 1 Registers - PCI-to-PCI Bridge

# **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8605	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	-reserved-	00	
D	Latency Timer	00	RO
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved-	00	
18	Primary Bus Number	00	$\mathbf{RW}$
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-33	-reserved-	00	_
34	Capability Pointer	80	RO
35-3D	-reserved-	00	
3F-3E	PCI-to-PCI Bridge Control	00	RW

# **Device-Specific Registers**

<b>Offset</b>	AGP Bus Control	<b>Default</b>	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	00	RW
44	Back-Door Register Control	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	-reserved-	00	
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	-reserved-	00	_





#### Miscellaneous I/O

One I/O port is defined in the TwisterT: Port 22.

Port 22	- PCI / AGP Arbiter DisableRW
7-2	<b>Reserved</b> always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

# **Configuration Space I/O**

All registers in the TwisterT (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CI	FB-CF8 - Configuration AddressRW				
31	<b>Configuration Space Enable</b>				
	0 Disableddefault				
	1 Convert configuration data port writes to				
	configuration cycles on the PCI bus				
30-24	<b>Reserved</b> always reads 0				
23-16	PCI Bus Number				
	Used to choose a specific PCI bus in the system				
15-11	Device Number				
	Used to choose a specific device in the system				
	(devices 0 and 1 are defined for the TwisterT)				
10-8	Function Number				
	Used to choose a specific function if the selected				
	device supports multiple functions (only function 0 is				
	defined for the TwisterT).				
7-2	Register Number (also called the "Offset")				
	Used to select a specific DWORD in the TwisterT				
	configuration space				
1-0	Fixedalways reads 0				
Port CI	FF-CFC - Configuration DataRW				

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.





# **Device 0 Register Descriptions**

#### **Device 0 Header Registers - Host Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1

through	CF8	CFC with bus number, function number, and equal to zero.
<b>Device</b> 15-0		et 1-0 - Vendor ID (1106h)RO ode (reads 1106h to identify VIA Technologies)
Device	0 Offs	et 3-2 - Device ID (0605h)RO
		ode (reads 0605h to identify the TwisterT)
		•
		et 5-4 –Command (0006h)RW
	Rese	
9		Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
0	CEDI	different agents
8	SEKI ()	R# EnableRO SERR# driver disableddefault
	1	SERR# driver disabled default
	-	R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
,	0	Device never does steppingdefault
	1	Device always does stepping
6	_	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate Command RO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	-	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
2	1	Monitors special cycles
2	0	Bus Master  Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	_	ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

<b>Device</b>	0 Offset 7-6 – Status (0210h)RWC
15	<b>Detected Parity Error</b>
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6) write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort receiveddefault
	1 Transaction aborted by the master
10	write one to clear
12	Received Target Abort
	0 No abort received
	1 Transaction aborted by the target
11	write one to clear  Signaled Target Abortalways reads 0
11	0 Target Abort never signaled
10-9	DEVSEL# Timing
10-7	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b>
	0 No data parity error detected default
	1 Error detected in data phase. Set only if error
	response enabled via command bit- $6 = 1$ and
	TwisterT was initiator of the operation in
	which the error occurred
_	write one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5 4	66MHz Capable always reads 0
3-0	<b>Supports New Capability list</b> always reads 1 <b>Reserved</b> always reads 0
3-0	Reservedaiways ieaus 0
<b>Device</b>	0 Offset 8 - Revision ID (0nh)RO
7-0	Chip Revision Codealways reads 0nh
	0 Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
RO Device	0 Offset A - Sub Class Code (00h)RO
7-0	Sub Class Code reads 00 to indicate Host Bridge
7-0	Sub Class CodeTeads of to indicate 110st Bridge
<b>Device</b>	0 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
D	0.065-4 D. I4
	0 Offset D - Latency Timer (00h)RW
•	es the latency timer value in PCI bus clocks.
7-3	Guaranteed Time Slice for CPUdefault=0
2-0	<b>Reserved</b> (fixed granularity of 8 clks) always read 0
	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read
	back in Offset 75 bits 5-4 (PCI Arbitration 1).





#### **Device 0 Host Bridge Header Registers (continued)**

<b>Device 0 Offset</b>	E - Header	<b>Type</b>	(00h)	RO

7-0 Header Type Code ..... reads 00: single function

#### Device 0 Offset F - Built In Self Test (BIST) (00h).....RO

- 7 **BIST Supported** ......reads 0: no supported functions
- **6-0 Reserved** ...... always reads 0

#### **Device 0 Offset 13-10 - Graphics Aperture Base**

000000008h	R'	W

- 31-28 Upper Programmable Base Address Bits ...... def=0 27-20 Lower Programmable Base Address Bits ...... def=0
  - These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27	26	25	24	23	22	21	20	(This Register)
<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	0	(Gr Aper Size)

RW RW RW RW RW RW RW RW IM

 $RW\,RW\,RW\,RW\,RW\,RW\,RW\,\,0\qquad 2M$ 

 $RW\,RW\,RW\,RW\,RW\,RW\quad 0\qquad 0\qquad 4M$ 

RW RW RW RW RW 0 0 0 8M

RW RW RW RW 0 0 0 0 16M RW RW RW 0 0 0 0 32M

RW RW 0 0 0 0 0 0 52M

RW 0 0 0 0 0 0 0 128M

0 0 0 0 0 0 0 0 256M

# **19-0 Reserved** ...... always reads 00008

Note: The locations in the address range defined by this register are prefetchable.

#### Device 0 Offset 2D-2C - Subsystem Vendor ID (0000h)R/W1

**15-0** Subsystem Vendor ID...... default = 0 This register may be written once and is then read only.

#### Device 0 Offset 2F-2E - Subsystem ID (0000h) .....R/W1

**15-0** Subsystem ID...... default = 0 This register may be written once and is then read only.

#### Device 0 Offset 37-34 - Capability Pointer (00000080h).RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer...... always reads 80h

#### **Device 0 Configuration Registers - Host Bridge**

These registers are normally programmed once at system initialization time.

#### **Host CPU Control**

#### Device 0 Offset 50 – Request Phase Control (00h)....... RW

#### 7 CPU Hardwired IOQ (In Order Queue) Size

Default per strap on pin MA11. During reset. This register can be written 0 to restrict the chip to one level of IOQ.

- 0 1-Level
- 1 4-Level
- 6 Read-Around-Write
  - 0 Disable......default 1 Enable
- 5 Reserved ......always reads 0
- 4 Defer Retry When HLOCK Active
  - 0 Disable......default
    1 Enable
  - Note: always set this bit to 1
- **3-1 Reserved** .....always reads 0
- 0 CPU / PCI Master Read DRAM Timing
  - 0 Start DRAM read after snoop complete ..... def
  - 1 Start DRAM read before snoop complete



Device	0 Offset 51 – Response Phase Control (00h)RW	Devic	e 0 Offset 53 – Miscellaneous 1 (03h)RW
7	CPU Read DRAM Ows for Back-to-Back Read	7	HREQ
,	Transactions	,	0 Disabledefault
	0 Disabledefault		1 Enable
		6	SDRAM Frequency Higher Than CPU Front Side
	Setting this bit enables maximum read performance		Bus Frequency
	by allowing continuous 0 wait state reads for		0 Disabledefault
	pipelined line reads. If this bit is not set, there will be		1 Enable
	at least 1T idle time between read transactions.		Setting this bit enables the DRAM subsystem to run at
6	CPU Write DRAM 0ws for Back-to-Back Write		a higher frequency than the CPU FSB frequency.
	Transactions		When setting this bit, register bit Rx69[6] must also be
	0 Disabledefault		set and only SDRAM type DIMM modules may be
	1 Enable		used.
	Setting this bit enables maximum write performance	5	PCI/AGP Master-to-CPU / CPU-to-PCI/AGP
	by allowing continuous 0 wait state writes for		Slave Concurrency
	pipelined line writes ands sustained 3T single writes.		0 Disabledefault
	If this bit is not set, there will be at least 1T idle time		1 Enable
	between write transactions.	4	HPRI Function
5	Reservedalways reads 0	7	0 Disabledefault
4	Fast Response (HIT/HITM sample 1T earlier)		1 Enable
7	0 Disabledefault	3	P6Lock Function
	1 Enable	3	0 Disabledefault
3	Non-Posted IOW		1 Enable
3	0 Disabledefault	2	
	1 Enable	2	Line Write / Write Back Without Implicit Write Back Data
2			
2	CPU Read DRAM Prefetch Buffer Depth  0 1-level prefetch bufferdefault		
		1	1 Enable
4	1 4-level prefetch buffer	1	PCI Master Pipeline Access
1	CPU-to-DRAM Post-Write Buffer Depth		0 Disable
	0 1-level post-write bufferdefault	0	1 Enabledefault
	1 4-level post-write buffer	0	<b>Reserved</b> Always reads 0
0	Concurrent PCI Master / Host Operation	Devic	e 0 Offset 54 – Miscellaneous 2 (00h)RW
	0 Disable – the CPU bus will be occupied (BPRI		
	asserted) during the entire PCI operationdef	7-3	
	1 Enable – the CPU bus is only requested before	2	Zero Length Write
	ADS# assertion		0 Disable
Dovice	0 Offset 52 Dynamia Defeat Timer (10h) DW		1 Enable (this bit must be set to 1)
	0 Offset 52 – Dynamic Defer Timer (10h)RW	1	Invalidate CPU Internal Cache on PCI Master
7	GTL I/O Buffer Pullupdefault = MA6 Strap		Access
	0 Disable		0 Disabledefault
	1 Enable		1 Enable
	The default value of this bit is determined by a strap	0	1-1-1-1 PMRDY for PCI Master Access
	on the MA6 pin during reset.		0 Disabledefault
6	RAW Write Retire Policy (After 2 Writes)		1 Enable
	0 Disabledefault		
	1 Enable		
5	Quick Start Selectdefault = MA10 Strap		
	0 Disabledefault		
	1 Enable		
	The default value of this bit is determined by a strap		
	on the MA10 pin during reset.		
4-0	Snoop Stall Count		
	00 Disable dynamic defer		
	01-1F Snoop stall count default = 10h		





#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies TwisterT BIOS porting guide for details).

#### Table 6. System Memory Map

<b>Spac</b>	e Start	<u>Size</u>	Address Range	<b>Comment</b>
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	S 768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	5 784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	S 800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	S 816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	8 832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	S 848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	S 864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	8 880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	S 896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	S 960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

#### Ī

	0 Offset 59-58 - DRAM MA Map Type (0000h).RW Bank 5/4 MA Map Type (see below)
12	Bank 5/4 Virtual Channel Enable def=0
11-8	Reserved def=0
7-5	Bank 0/1 MA Map Type (SDRAM)
	000 16Mbit SDRAMdefault
	001 -reserved-
	01x -reserved-
	100 64Mbit / 128Mbit SDRAM
	101 256Mbit SDRAM x32
	110 256Mbit SDRAM x16
	111 256Mbit SDRAM x8 or x4
4	Bank 1/0 Virtual Channel Enable def=0

Bank 3/2 MA Map Type (see above)

#### **Device 0 Offset 5F-5A – DRAM Row Ending Address:**

Offset 5A - Bank 0 Ending (HA[31:24]) (01h)	RW
Offset 5B - Bank 1 Ending (HA[31:24]) (01h)	RW
Offset 5C - Bank 2 Ending (HA[31:24]) (01h)	RW
Offset 5D - Bank 3 Ending (HA[31:24]) (01h)	RW
Offset 5E - Bank 4 Ending (HA[31:24]) (01h)	RW
Offset 5F - Bank 5 Ending (HA[31:24]) (01h)	RW

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

	O Offset 60 – DRAM Type	
/ <b>- 0</b>	Reserved	•
5-4	DRAM Type for Bank 5/4	default undefined
	00 -reserved-	
	01 -reserved-	
	10 -reserved-	
	11 SDRAM	
3-2	DRAM Type for Bank 3/2	default undefined
1-0	DRAM Type for Bank 1/0	default undefined

**Table 7. Memory Address Mapping Table** 

#### **SDRAM**

			_		_	_		_	_		_	_		_	_	
MA:	<u>14</u>	13	<u>12</u>	11	<u>10</u>	9	8	7	6	<u>5</u>	4	3	2	1	0	
<u>16Mb</u>				11	22	21	20	19	18	17	16	15	14	13	12	11x10,
(0xx)				11	PC	24	23	10	9	8	7	6	5	4	3	11x9, 11x8
64/128Mb		24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 14x10
(100)		27/	13	12	PC	26	25	10	9	8	7	6	5	4	3	x8: 14x9
2/4 bank		24														
256Mb	25	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x32: 14x8
(101) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	
256Mb	26	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x16: 14x9
(110) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	
256Mb	27	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x8: 14x10
(111) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	x4: 14x11

"PC" = "Precharge Control" (refer to SDRAM specifications)

3-1





Device	0 Offs	et 61 - Shadow RAM Control 1 (00h)RW	Device	0 Offs	et 63 - Shadow RAM	Control 3 (00h)
7-6		00h-CFFFFh	7-6	E000	0h-EFFFFh	
	00	Read/write disabledefault		00	Read/write disable	d
	01	Write enable		01	Write enable	
		Read enable		10	Read enable	
		Read/write enable		11	Read/write enable	
5-4		0h-CBFFFh	5-4	F000	0h-FFFFFh	
	00	Read/write disabledefault		00	Read/write disable	d
	01	Write enable		01	Write enable	
		Read enable		10	Read enable	
		Read/write enable		11	Read/write enable	
3-2		0h-C7FFFh	3-2	Mem	ory Hole	
	00	Read/write disabledefault		00	None	d
	01	Write enable		01	512K-640K	
		Read enable		10	15M-16M (1M)	
		Read/write enable		11	14M-16M (2M)	
1-0		0h-C3FFFh	1	A000	/B000 SMRAM Dire	
	00	Read/write disabledefault		0	Enable	d
	01	Write enable		1	Disable	
		Read enable	0	A000	/B000 DRAM Access	
	11	Read/write enable		0	Disable	d
Device	0 Offs	et 62 - Shadow RAM Control 2 (00h)RW		1	Enable	
7-6		Oh-DFFFFh			<b>SMI Mapping C</b>	<u>ontrol</u>
	00	Read/write disabledefault		Bits	SMM	Non-SMM
	01	Write enable				
	10	Read enable		$\frac{1-0}{00}$	<u>Code</u> <u>Data</u> DRAM DRAM	<u>Code</u> <u>Data</u> PCI PCI
	11	Read/write enable		01	DRAM DRAM	DRAM DRAM
5-4	D800	0h-DBFFFh		10	DRAM PCI	PCI PCI
	00	Read/write disabledefault		11	DRAM DRAM	DRAM DRAM
	01	Write enable		11	DKAWI DKAWI	DRAW DRAW
	10	Read enable				
	11	Read/write enable				
3-2		0h-D7FFFh				
	00	Read/write disabledefault				
	01	Write enable				
	10	Read enable				
	11	Read/write enable				
1-0		0h-D3FFFh				
	00	Read/write disabledefault				
	01	Write enable				

0 Offse	et 63 - Shadow RAM Control 3 (00h) RW
E0000	Oh-EFFFFh
00	Read/write disable default
01	Write enable
10	Read enable
11	Read/write enable
F0000	)h-FFFFFh
00	Read/write disable default
01	Write enable
10	Read enable
11	Read/write enable
Memo	ory Hole
00	Nonedefault
01	512K-640K
10	15M-16M (1M)
11	14M-16M (2M)
A000/	B000 SMRAM Direct Access
0	Enabledefault
1	Disable
A000/	B000 DRAM Access
0	Disabledefault
1	Enable
	SMI Mapping Control
Bits	SMM Non-SMM
	E0000 00 01 10 11 F0000 01 10 11 Memo 00 01 10 11 A0000 0 1

10 Read enable 11 Read/write enable





Device 0 Offset 64 - DRAM Timing for Banks 0,1 (ECh)RW Device 0 Offset 65 - DRAM Timing for Banks 2,3 (ECh)RW Do

Device 0 Offset 66 - DRAM Timing for Banks 4,5 (ECh)RW							
SDRAM Settings for Registers 66-64							
7 Precharge Command to Active Command Period							
	$0  T_{RP} = 2T$						
	1 $T_{RP} = 3T$ default						
6	<b>Active Command to Precharge Command Period</b>						
	$0  T_{RAS} = 5T$						
	1 $T_{RAS} = 6T$ default						
5-4	CAS Latency						
	00 1T						
	01 2T						
	10 3Tdefault						
	11 reserved						
3	DIMM Type						
	0 Standard						
	1 Registereddefault						
2	<b>ACTIVE Command to CMD Command Period</b>						
	0 2T						
	1 3Tdefault						
1-0	Bank Interleave						
	00 No Interleavedefault						
	01 2-way						
	10 4-way						
	11 Reserved						
Device	0 Offset 68 - DRAM Control (00h)RW						
7	SDRAM Open Page Control						
	0 Always precharge SDRAM banksdefault						
	1 SDRAM banks remain active						
6	Bank Page Control						
	0 Allow only pages of the same bank activedef.						
	1 Allow pages of different banks to be active						
5-4	Reserved always reads 0						
3	EDO Test Mode						
	0 Disabledefault						
	1 Enable						
2	Burst Refresh						
	0 Disabledefault						
	1 Enable (burst 4 times)						
1-0	System Frequency DividerRO						
	Bit 1 is latched from MA8 and bit 0 is latched from						
	MA12 at the rising edge of RESET#.						
	00 CPU Frequency = 66 MHz						
	01 CPU Frequency = 100 MHz						
	10 Autodetect						

11 CPU Frequency = 133 MHz

Note: See also Rx69[7-6]

133T (	Chipset – V	T8606 "T	wisterT	" North Bridge
Device	0 Offset 69 –	DRAM Clo	ock Select	(00h) RW
7	CPU Opera	iting Frequ	ency Fasto	er Than DRAM
				ORAM default
		Faster Than		
6				ster Than CPU
				o CPU default
	1 DRA	M Faster Th	an CPU b	y 33 MHz
	Rx68[1-0]	Rx69[7-6]	Rx69[0]	CPU / DRAM
	00	00	0	66 / 66 (def)
	00	01	0	66 / 100†
	00	01	1	66 / 133†
	01	10	0	100 / 66
	01	00	0	100 / 100
	01	01	0	100 / 133†
	10	10	0	133 / 100
	10	00	0	133 / 133
	†Rx53[6] m	ust also be s	set to 1 for	DRAM > CPU
5	256Mbit D	RAM Sunna	ort	
				(RD) default
		le (pin AB2)		
4	DRAM Cor	ntroller Cor	nmand Ro	egister Output
				default
	1 Enab	le		
3	Fast DRAM	1 Precharge	e for Diffe	rent Bank
				default
	1 Enab	le		
2				DRAM Only)
	0 Disal	ole		default
	1 Enab			
1	DIMM Typ			
	0 Unbu	iffered		default

Registered

CPU / DRAM 66 / 133MHz Support†

1 Enable (see also bits 7-6)

0 Disable.....default

†Rx53[6] must also be set to 1 for DRAM > CPU





Device 7-0	Offset 6A - Refresh Counter (00h)RW  Refresh Counter (in units of 16 MCLKs)  00 DRAM Refresh Disableddefault  01 32 MCLKs  02 48 MCLKs  03 64 MCLKs  04 80 MCLKs	<u>Device</u> 7-5 4	0 Offset 6C - SDRAM Control (00h)
	05 96 MCLKs  The programmed value is the desired number of 16-MCLK units minus one.		CKE0 = CKE0, CKE1 = CKE0 $1  Rx6B[4]=0  CSA = CSA, CSB = CSB,$ $CKE3-2 = CSA7-6$ $CKE5-4 = CSB7-6$ $CKE1 = GCKE (Global CKE)$ $CKE0 = FENA (FET Enable)$
<b>Device</b>	0 Offset 6B - DRAM Arbitration Control (01h).RW	3	Fast TLB Lookup
7-6	Arbitration Parking Policy		0 Disable default 1 Enable
	00 Park at last bus ownerdefault	2-0	SDRAM Operation Mode Select
	01 Park at CPU side	- •	000 Normal SDRAM Mode default
	10 Park at AGP side		001 NOP Command Enable
5	11 Reserved		010 All-Banks-Precharge Command Enable
5	Fast Read to Write turn-around  0 Disable		(CPU-to-DRAM cycles are converted to All-Banks-Precharge commands). 011 MSR Enable
4	Memory Module ConfigurationRO  0 Normal Operationdefault 1 Unused Outputs Tristated (CSB#, DQMB, CKE, MA, DCLKO) This bit is latched from MA7 at the rising edge of RESET#.		CPU-to-DRAM cycles are converted to commands and the commands are driven on MA[14:0]. The BIOS selects an appropriate host address for each row of memory such that the right commands are generated on MA[14:0].
3	MD Bus Second Level Strength Control  O Normal slew rate controldefault  More slew rate control		100 CBR Cycle Enable (if this code is selected, CAS-before-RAS refresh is used; if it is not
2	CAS Bus Second Level Strength Control  O Normal slew rate controldefault  More slew rate control		selected, RAS-Only refresh is used) 101 Reserved 11x Reserved
1	AGP Pad Slew Rate Control  0 Disable		
0	Multi-Page Open		
	<ul> <li>Disable (page registers marked invalid and no page register update which causes non pagemode operation)</li> <li>Enabledefault</li> </ul>		





Device	0 Offset 6D - DRAM Drive Strength (00h)RW	Device 0 Offset 6E - Reserved (00h)RW
7	Reserved	D ' A Off (CE D 1(001) DW
6-5	Delay DRAM Read Latch	Device 0 Offset 6F - Reserved (00h)RW
	00 No Delaydefault	
	01 0.5 ns	
	10 1.0 ns	
	11 1.5 ns	
4	Memory Data Drive (MD, MECC)	
	0 6 mAdefault	
	1 8 mA	
3	SDRAM Command Drive (SRAS#, SCAS#, SWE#)	
	0 16mAdefault	
	1 24mA	
2	Memory Address Drive (MA, WE#)	
	0 16mAdefault	
	1 24mA	
1	CAS# Drive	
	0 8 mAdefault	
	1 12 mA	
0	RAS# Drive	
	0 16mAdefault	
	1 24mA	





 $\frac{\textbf{PCI Bus Control}}{\textbf{These registers are normally programmed once at system}}$ initialization time.

<b>Device</b>	0 Offse	et 70 - PCI Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	PCI N	Master to DRAM Post-Write
	0	Disabledefault
	1	Enable
5	Reser	ved always reads 0
4	PCI N	Master to DRAM Prefetch
	0	Enabledefault
	1	Disable
3	Enha	nce CPU-to-PCI Write
	0	Normal operationdefault
	1	Reduce 1 cycle when the CPU-to-PCI buffer
		becomes available after being full (PCI and
		AGP buses)
2	PCI N	Master Read Caching
	0	Disabledefault
	1	Enable
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Slave	<b>Device Stopped Idle Cycle Reduction</b>
	0	Normal Operationdefault
	1	Reduce 1 PCI idle cycle when stopped by a
		slave device (PCI and AGP buses)

Device	0 Offs	et 71 - CPU to PCI Flow Control 1 (00h). RW
7	Dyna	amic Burst
	0	Disabledefault
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	
	1	Enable
5	Rese	rvedalways reads 0
4	PCI 1	I/O Cycle Post Write
	0	Disabledefault
	1	Enable
3	PCI 1	Burst
	0	Disabledefault
	1	Enable (bit7=1 will override this option)
<u>bit-7</u>		<u>Operation</u>
0	0	Every write goes into the write buffer and no
_		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write
		buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
2	DCI 1	is the normal setting. Fast Back-to-Back Write
2	0	Disabledefault
	1	Enable default
1	-	k Frame Generation
1		Disabledefault
	1	Enable
0	-	nit State PCI Cycles
U	0	Disabledefault
	1	Enable
	1	Liluoiv





0 Offse	et 72 - CPU to PCI Flow Control 2 (00h) RWC
Retry	Status
0	No retry occurreddefault
1	Retry occurred write 1 to clear
Retry	Timeout Action
0	Retry Forever (record status only)default
1	Flush buffer for write or return all 1s for read
Retry	Limit
00	Retry 2 timesdefault
01	Retry 16 times
10	Retry 4 times
11	Retry 64 times
Clear	Failed Data and Continue Retry
0	Flush the entire post-write bufferdefault
1	When data is posting and master (or target)
	abort fails, pop the failed data if any, and keep
	posting
CPU 1	Backoff on PCI Read Retry Failure
0	Disabledefault
1	Backoff CPU when reading data from PCI and
	retry fails
Redu	ce 1T for FRAME# Generation
0	Disabledefault
1	Enable
Redu	ce 1T for CPU read PCI slave
0	Disabledefault
1	Enable
	Retry 0 1 Retry 0 0 1 Retry 00 01 10 11 Clear 0 1  CPU 0 1  Redu 0 1  Redu 0 0

<b>Device</b>	0 Offs	et 73 - PCI Master Control 1 (00h)RW
7	Rese	rvedalways reads 0
6	PCI I	Master 1-Wait-State Write
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
5	PCI I	Master 1-Wait-State Read
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
4	Rese	
3	Asser	rt STOP# after PCI Master Write Timeout
	0	Disabledefault
	1	Enable
2	Asser	rt STOP# after PCI Master Read Timeout
	0	Disabledefault
	1	Enable
1	LOC	K# Function
	0	Disabledefault
	1	Enable
0	PCI I	Master Broken Timer Enable
	0	Disabledefault
	1	Enable. Force into arbitration when there is no
		FRAME# 16 PCICLK's after the grant.
<b>Device</b>	0 Offs	et 74 - PCI Master Control 2 (00h)RW
7	PCI I	<b>Master Read Prefetch by Enhance Command</b>
	0	Always Prefetch default
	1	Prefetch only if Enhance command
6	Rese	rved (Do Not Program)default = 0
5	Rese	
4	Dum	my Request default = 0
3	PCI 1	Delay Transaction Timeout
	0	Disabledefault
	1	Enable
2	Back	off CPU Immediately on CPU-to-AGP
	0	Disabledefault
	1	Enable
1-0	CPU	PCI Master Latency Timer Control
	00	TIGE HUBBER TOTAL BUILDER HITTER
	01	AGP master falling edge reloads MLT timer
	10	AGP master rising edge resets timer to 00 and
		AGP master falling edge reloads MLT timer
	11	Reserved (do not program)





Device	0 Offset 75 - PCI Arbitration 1 (00h)RW	Device	0 Offset 76 - PCI Arbitration 2 (00h)RW
7	Arbitration Mechanism	7	PCI CPU-to-PCI Post-Write Retry Failed
	0 PCI has prioritydefault		0 Continue retry attemptdefault
	1 Fair arbitration between PCI and CPU		1 Go to arbitration
6	Arbitration Mode	6	CPU Latency Timer Bit-0RO
	0 REQ-based (arbitrate at end of REQ#)default		0 CPU has at least 1 PCLK time slot when CPU
	1 Frame-based (arbitrate at FRAME# assertion)		has PCI bus
5-4	Latency Timerread only, reads Rx0D bits 2:1		1 CPU has no time slot
3-0	PCI Master Bus Time-Out	5-4	Master Priority Rotation Control
	(force into arbitration after a period of time)		0x Grant to CPU after every PCI master grant
	0000 Disabledefault		def=00
	0001 1x32 PCICLKs		10 Grant to CPU after every 2 PCI master grants
	0010 2x32 PCICLKs		11 Grant to CPU after every 3 PCI master grants
	0011 3x32 PCICLKs		Setting 0x: the CPU will always be granted access
	0100 4x32 PCICLKs		after the current bus master completes, no matter how
			many PCI masters are requesting.
	1111 15x32 PCICLKs		Setting 10: if other PCI masters are requesting during
			the current PCI master grant, the highest priority
			master will get the bus after the current master
			completes, but the CPU will be guaranteed to get the
			bus after that master completes.
			Setting 11: if other PCI masters are requesting, the
			highest priority will get the bus next, then the next
			highest priority will get the bus, then the CPU will
			get the bus

	0 Continue retry attemptdefault
	1 Go to arbitration
6	CPU Latency Timer Bit-0RO
	0 CPU has at least 1 PCLK time slot when CPU
	has PCI bus
	1 CPU has no time slot
5-4	Master Priority Rotation Control
	0x Grant to CPU after every PCI master grant
	def=00
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	Setting 0x: the CPU will always be granted access
	after the current bus master completes, no matter how
	many PCI masters are requesting.
	Setting 10: if other PCI masters are requesting during
	the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes.
	Setting 11: if other PCI masters are requesting, the highest priority will get the bus next, then the next
	highest priority will get the bus, then the CPU will
	get the bus.
	In other words, with the above settings, even if
	multiple PCI masters are continuously requesting the
	bus, the CPU is guaranteed to get access after every
	master grant (01), after every other master grant (10)
	or after every third master grant (11).
3-2	Select REQn to RQ4 mappin
	00 REQ4default
	01 REQ0
	10 REQ1
	11 REQ2
1	CPU-to-PCI QW High DW Read Access to PCI
	Slave Allowed to be Backed Off
	0 Disabledefault 1 Enable
0	Enable RQ4 as High Priority Master
U	0 Disabledefault
	1 Enable
Da=-!-	0 Office 77 Chin Took Made (001)
	0 Offset 77 - Chip Test Mode (00h)RW
7	Reserved (no function)always reads 0
6-0	Reserved (do not use) default=0





evice	0 Offs	et 78 - PMU Control I (00h)RW
7	I/O I	Port 22 Access
	0	CPU access to I/O address 22h is passed on to
		the PCI busdefault
	1	
		internally
6	Susp	end Refresh Type
	0	CBR Refreshdefault
	1	Self Refresh
5	Rese	rved always reads 0
4	Dyna	amic Clock Control
		Normal (clock is always running)default
	1	Clock to various internal functional blocks is
		disabled when those blocks are not being used
3	Rese	rvedalways reads 0
2	GST	OP# Assertion
	0	Disable (GSTOP# is always high)default
	1	
1	Rese	rvedalways reads 0
0	Men	ory Clock Enable (CKE) Function
	0	
	1	CKE Function Enable

<b>Device</b>	0 Offs	et 79 -	- PMU Control 2 (00h)	RW
7	Cach	ie Cor	ntroller Module Clock D	ynamic Stop
	0		able	
	1	Enal	ble	
6	DRA	M Co	ontroller Module Clock l	Dynamic Stop
	0	Disa	able	default
	1	Enal	ble	
5	AGP	Cont	troller Module Clock Dy	namic Stop
	0		able	
	1	Enal	ble	
4	<b>PCI</b>	Contr	roller Module Clock Dyr	namic Stop
	0		able	
	1	Enal	ble	
3	Pseu	do Po	ower Good	
	0	Disa	able	default
	1	Enal	ble	
2	Indic	cate S	IO Request to DRAM C	ontroller
	0		able	
	1	Enal	ble	
1-0	Rese	rved		always reads 0





<b>Device</b>	0 Offset 7A – Miscellaneous Control 1 (00h)RW
7	No Time-Out Arbitration for Consecutive Frame
	Accesses
	0 Enabledefault
	1 Disable
6-5	<b>Reserved</b> always reads 0
4	Invalidate PCI / AGP Buffered (Cached) Read
	Data for CPU to PCI / AGP Accesses
	0 Disabledefault
	1 Enable
3	Background PCI-to-PCI Write Cycle Mode
	0 Disabledefault
	1 Enable
2-1	Reserved always reads 0
0	South Bridge PCI Master Force Timeout When
	PCI Master Occupancy Timer Is Up
	0 Disabledefault
	1 Enable

<b>Device</b>	0 Offset 7B –	Miscellaneous Control 2 (02h) RW
7-2	Reserved	always reads 0
1	PCI Master	Access PMRDY Select
	0 Tail	
	1 Head	default
0	PCI Bus Ope	erating Freq strapped from MA5
	0 33 MH	Izdefault
	1 66 MF	Iz
<b>Device</b>	<u>0 Offset 7E – </u>	PLL Test Mode (00h)RW
7-6	Reserved (st	atus)RO
5-0	Reserved (do	o not use)default=0
Dovice	0 Offset 7F	PLL Test Mode (00h) RW
Device		
7-0	Reserved (do	o not use)default=0





#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the TwisterT.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the TwisterT contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

1331 (	Chipset – VT8606 "TwisterT" North Bridge
Device	0 Offset 83-80 - GART/TLB Control (00000000h) RW
	Reservedalways reads 0
15-8	Reserved (test mode status)RO
7	Flush Page TLB
•	0 Disable
	1 Enable
6-4	Reserved (always program to 0)RW
3	PCI Master Address Translation for GA Access
	0 Addresses generated by PCI Master accesses
	of the Graphics Aperture will not be translated default
	1 PCI Master GA addresses will be translated
2	AGP Master Address Translation for GA Access
	0 Addresses generated by AGP Master accesses
	of the Graphics Aperture will not be translateddefault
	1 AGP Master GA addresses will be translated
1	CPU Address Translation for GA Access
	0 Addresses generated by CPU accesses of the
	Graphics Aperture will not be translated def
	1 CPU GA addresses will be translated
0	AGP Address Translation for GA Access
	O Addresses generated by AGP accesses of the
	Graphics Aperture <u>will not</u> be translated def 1 AGP GA addresses will be translated
	<del></del>
	or any master access to the Graphics Aperture range,
snoop w	vill not be performed.
Device	0 Offset 84 - Graphics Aperture Size (00h) RW
7-0	Graphics Aperture Size
7-0	
	11111111 1M 1111000 16M 11111110 2M 1110000 32M
	11111100 4M 11000000 64M
	11111110 2M 1110000 32M 11111100 4M 11000000 64M 11111000 8M 10000000 128M
	0000000 256M
Offact (	DD 99 CA Translation Table Bose (00000000b) DW
	BB-88 - GA Translation Table Base (00000000h) RW
31-12	Graphics Aperture Translation Table Base.
	Pointer to the base of the translation table in system
	memory used to map addresses in the aperture range (the pointer to the base of the "Directory" toble)
11-3	(the pointer to the base of the "Directory" table). <b>Reserved</b> always reads 0
11-3 2	PCI Master Directly Accesses DRAM if in GART
4	·
	Range 0 Disabledefault
	1 Enable
1	Graphics Aperture Enable
•	0 Disabledefault

1

Enable

aperture size. Reserved

.....always reads 0

Note: To disable the Graphics Aperture, set this bit to

0 and set all bits of the Graphics Aperture Size to 0. To enable the Graphics Aperture, set this bit to 1 and program the Graphics Aperture Size to the desired





AGP C	<u>ontrol</u>	Device 0 Offset AC - AGP Control (00h)RW
Dovice	0 Offset A3-A0 - AGP Capability Identifier	7 AGP DisableRO
$\frac{DCVICC}{(002000)}$		0 Disabledefault
		1 Enable
	Reserved always reads 00	This bit is latched from MA9 at the rising edge of
23-20	Major Specification Revision always reads 0010	RESET#.
10.16	Major rev # of AGP spec that device conforms to	6 AGP Read Synchronization
19-16	Minor Specification Revision always reads 0000	0 Disabledefault
	Minor rev # of AGP spec that device conforms to	1 Enable
15-8	Pointer to Next Item always reads 00 (last item)	5 AGP Read Snoop DRAM Post-Write Buffer
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)	0 Disable
ъ.	O OCC ( A F A A A CD C) ( (ADOCCOMI)	1 Enable
	0 Offset A7-A4 - AGP Status (1F000207h)RO	4 GREQ# Priority Becomes Higher When Arbiter is
31-24	Maximum AGP Requestsalways reads 1F†	Parked at AGP Master
	Max # of AGP requests the device can manage (32)	0 Disabledefault
	† See also RxFC[1] and RxFD[2-0]	1 Enable
23-10	Reservedalways reads 0s	
9	Supports SideBand Addressing always reads 1	3 2X Rate Supported (read also at RxA4[1])
8-6	Reservedalways reads 0s	0 Not supported
5	<b>4G Supported</b> (can be written at RxAE[5]	1 Supported
4	Fast Write Supported (can be written at RxAE[4]	2 LPR In-Order Access (Force Fence)
3	Reservedalways reads 0s	0 Fence/Flush functions not guaranteed. AGP
2	<b>4X Rate Supported</b> (can be written at RxAE[2])	read requests (low/normal priority and high
1	2X Rate Supported(can be written at RxAC[3])	priority) may be executed before previously
0	1X Rate Supportedalways reads 1	issued write requestsdefault
U	1A Rate Supported always leads 1	1 Force all requests to be executed in order
		(automatically enables Fence/Flush functions).
		Low (i.e., normal) priority AGP read requests
Device	O C C C L A D A O A C D C L (OOOOOOO) DAY	11 1 1 6 1 1 6
	0 Offset AB-A8 - AGP Command (00000000h)RW	will never be executed before previously
	O Offset AB-A8 - AGP Command (00000000h)RW  Request Denth (reserved for target), always reads 0s	
31-24	Request Depth (reserved for target)always reads 0s	issued writes. High priority AGP read
31-24 23-10	Request Depth (reserved for target)always reads 0s Reservedalways reads 0s	issued writes. High priority AGP read requests may still be executed prior to
31-24	Request Depth (reserved for target)always reads 0s Reservedalways reads 0s SideBand Addressing Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.
31-24 23-10	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0Disabledefault1EnableAGP Enabledefault0Disabledefault1EnableReservedalways reads 0s	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0Disabledefault1EnableAGP Enabledefault1EnableReservedalways reads 0s4G Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 EnableReservedalways reads 0s4G Enabledefault0 Disabledefault	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0s Reserved	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 EnableReservedalways reads 0s4G Enabledefault1 EnableFast Write Enable0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4G Enabledefault1 EnableFast Write Enable0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enable0 Disabledefault1 Enable2X Mode Enable2X Mode Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault0 Disablealways reads 0s4G Enabledefault1 EnableFast Write Enabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 EnableAX Mode Enabledefault0 Disabledefault1 Enable2X Mode Enabledefault0 Disabledefault	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault0 Disablealways reads 0s4G Enabledefault1 EnableFast Write Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enable2X Mode Enabledefault0 Disabledefault1 Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4G Enabledefault0 Disabledefault1 EnableFast Write Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enable2X Mode Enabledefault0 Disabledefault1 Enable1X Mode Enabledefault1 Enable1X Mode Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4G Enable0 Disabledefault1 EnableFast Write Enable0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enable0 Disabledefault1 Enable2X Mode Enable0 Disabledefault1 Enable1X Mode Enable0 Disabledefault1 Enable1X Mode Enable0 Disabledefault1 Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSideBand Addressing Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4G Enabledefault0 Disabledefault1 EnableFast Write Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enable2X Mode Enabledefault0 Disabledefault1 Enable1X Mode Enabledefault1 Enable1X Mode Enable	issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.  1 AGP Arbitration Parking  0 Disable





Device	0 Offset AD – AGP Latency Timer (02h)RW	Device 0 Offset C0 – Power Management Capability IDRO
7-5	Reservedalways reads 0	7-0 Capability IDalways reads 01h
4	Choose First or Last Ready of DRAM	7-0 Capability 1Darways reads offi
-	0 Last ready chosendefault	<b>Device 0 Offset C1 – Power Management New Pointer. RO</b>
	1 First ready chosen	7-0 New Pointer always reads 00h ("Null" Pointer)
3-0	AGP Data Phase Latency Timer default = 02h	D. I. A.O.C. I.C. D. M. I.C. I.W. I. DO.
		Device 0 Offset C2 – Power Mgmt Capabilities IRO
· ·	0 Offset AE – AGP Miscellaneous Control (00h)RW	<b>7-0 Power Management Capabilities</b> always reads 02h
7-6	Reserved always reads 0	Device 0 Offset C3 – Power Mgmt Capabilities IIRO
5	4G Supported	7-0 Power Management Capabilities always reads 00h
	0 4G not supporteddefault 1 4G supported	7 0 1 0 Wel Management Capabilities always loads oon
4	Fast Write Supported	Device 0 Offset C4 – Power Mgmt Control / Status RW
7	0 Fast Write not supporteddefault	<b>7-2 Reserved</b> always reads 0
	1 Fast Write supported	1-0 Power State
3	Reservedalways reads 0	00 D0default
2	4x Rate Supported	01 -reserved-
	0 4x Rate not supporteddefault	10 -reserved-
	1 4x Rate supported	11 D3 Hot
1-0	Reserved always reads 0	Device 0 Offset C5 – Power Management StatusRO
Device	0 Offset B0 – AGP Pad Control / Status (8xh) RW	7-0 Power Management Statusalways reads 00h
7	AGP 4x Strobe VREF Control	Davies 0 Offset C6 DCI to DCI Duidge Support Evt DO
	0 STB VREF is STB# and vice versa	Device 0 Offset C6 – PCI-to-PCI Bridge Support Ext RO 7-0 P2P Bridge Support Extensions always reads 00h
	1 STB VREF is AGPREFdefault	7-0 P2P Bridge Support Extensions atways reads 0011
6	AGP 4x Strobe & GD Pad Drive Strength	Device 0 Offset C7 – Power Management DataRO
	0 Drive strength set to compensation circuit	7-0 Power Management Dataalways reads 00h
	defaultdefault	·
<i>5</i> 2	1 Drive strength controlled by RxB1[7-0]	Device 0 Offset E0 – Miscellaneous Control (00h) RW
5-3 2-0	AGP Compensation Circuit N Control Output.RO AGP Compensation Circuit P Control Output.RO	7 AGP Pad Power Down
2-0	Act Compensation Circuit 1 Control Output: NO	0 Disabledefault 1 Enable
		6 Reserved (Do Not Program)default=0
<b>Device</b>	0 Offset B1 – AGP Drive Strength (63h)RW	5 Internal Graphics AGP/PCI Concurrent
7-4	AGP Output Buffer Drive Strength N Ctrl def=6	0 Disabledefault
3-0	AGP Output Buffer Drive Strength P Ctrl def=3	1 Enable
		4 CKE Drive Selectdefault=0
Device	0 Offset B2 – AGP Pad Drive & Delay Ctrl (00h)RW	3-1 Bank Where Frame Buffer Is Located default=0
7	GD/GDS/GDS#/GBE Pad Control default = 0	0 Latch DRAM Data Using
•	SA / SBS GD / GBE / GDS	0 Internal DRAM DCLK default
	0 VDDQ=1.5V: Normal Normal	1 External Feedback DRAM DCLK
	VDDQ=3.3V: Delayed Normal	
	1 VDDQ=1.5V: Normal Delayed	
	VDDQ=3.3V Delayed Delayed	
6-5	Reserved always reads 0	
4	GD[31:16] Output Stagger Delay	
	0 No delaydef 1 Delay GD[31:16] by 1 ns	
3-1	Reservedalways reads 0	
0	GDS Output Delay	
•	0 No delaydef	
	1 Delay GDS by 400 ps	
	(GDS & GDS# will be delayed 1 ns more if bit-4 = 1)	





Device	0 Offset E0 – Miscellaneous Control (00h)RW	<b>Device</b>	0 Offset FA – CPU Direct Access FB Base (00h) RW
7	AGP Pad Power Down	7-0	CPU Direct Access FB Base Address[28:21]def=0
	0 Normaldefault		
	1 Power Down	<b>Device</b>	0 Offset FB – Frame Buffer Size (00h) RW
6	Reserved (Do Not Program) default = 0	7	VGA
5	Internal Graphics		0 Disabledefault
	0 Disabledefault		1 Enable
	1 Enable (& allow CPU-AGP concurrent access)	6-4	Frame Buffer Size
4	CKE Drive Select default = 0		000 Nonedefault
3-1	Frame Buffer Bank		001 Reserved
	000 FB located in bank 0default		010 Reserved
	001 FB located in bank 1		011 8MB
	010 FB located in bank 2		100 16MB
	011 FB located in bank 3		101 32MB
	100 FB located in bank 4		11x -reserved-
	101 -reserved-	3	<b>CPU Direct Access Frame Buffer</b>
	11x -reserved-		0 Disabledefault
0	Latch DRAM Data Using		1 Enable
Ů	0 Internal DRAM DCLKdefault	2-0	CPU Direct Access FB Base Address[31:29]def=0
	External Feedback DRAM DCLK		
		<b>Device</b>	0 Offset FC - Back Door Control 1 (00h)RW
Device	0 Offset F7-F0 – BIOS Scratch RegistersRW	7-4	<b>Priority Timer</b> default = 0
7-0	<b>No hardware function</b> default = 0	3-2	<b>Reserved (Do Not Program)</b> default = 0
		1	<b>Back-Door Max # of AGP Requests</b> default = 0
<b>Device</b>	0 Offset F8 – DRAM Arbitration Timers (00h)RW		0 Read of RxA7 always returns a value of 1Fhdef
7-4	<b>AGP Timer</b> (units of 4 MCLKs) default = 0		1 Read of RxA7 returns the value programmed
3-0	<b>Host CPU Timer</b> (units of 4 MCLKs) default = 0		in RxFD[2-0]
		0	<b>Back-Door Device ID Enable</b> default = 0
<b>Device</b>	0 Offset F9 – VGA Arbitration Timers (00h) RW		0 Use Rx3-2 value for Rx3-2 readback default
7-4	VGA High Priority Timer (units of 16 MCLKs)def=0		1 Use RxFE-FF Back-Door Device ID for Rx3-2
3-0	<b>VGA Timer</b> (units of 16 MCLKs) default = $0$		read
		Device	0 Offset FD – Back-DoorControl 2 (00h)RW
		7-5	Reservedalways reads 0
		4-0	Max # of AGP Requests default = 0
		- 0	(see also RxA7 and RxFC[1])
			\ L 3/

<u>Device 0 Offset FF-FE – Back-Door Device ID (0000h) RW</u> 15-0 <u>Back-Door Device ID</u>......default=00





# **Device 1 Register Descriptions**

# **Device 1 Header Registers - PCI-to-PCI Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and device number equal to one.

equal to	equal to 0 and <u>device number</u> equal to <u>one</u> .				
<b>Device 1 Offset 1-0 - Vendor ID (1106h)RO</b>					
15-0		ode (reads 1106h to identify VIA Technologies)			
		et 3-2 - Device ID (8605h)RO			
15-0		ode (reads 8605h to identify the TwisterT PCI-			
	to-PC	CI Bridge device)			
<b>Device</b> 1	1 Offs	et 5-4 – Command (0007h)RW			
15-10					
9	Fast	Back-to-Back Cycle EnableRO			
	0	Fast back-to-back transactions only allowed to			
		the same agentdefault			
	1	Fast back-to-back transactions allowed to			
0	CED	different agents			
8		R# EnableRO			
	0 1	SERR# driver disableddefault SERR# driver enabled			
		R# is used to report parity errors if bit-6 is set).			
7		ress / Data Stepping			
,	0	Device never does steppingdefault			
	1	Device always does stepping			
6	Parit	y Error ResponseRW			
	0	Ignore parity errors & continuedefault			
	1	Take normal action on detected parity errors			
5	VGA	Palette Snoop (Not Supported)RO			
	0	Treat palette accesses normallydefault			
	1	Don't respond to palette writes on PCI bus			
		(10-bit decode of I/O addresses 3C6-3C9 hex)			
4		ory Write and Invalidate CommandRO			
	0 1	Bus masters must use Mem Writedefault Bus masters may generate Mem Write & Inval			
3	-	ial Cycle MonitoringRO			
3	0	Does not monitor special cyclesdefault			
	1	Monitors special cycles			
2	Bus I	MasterRW			
	0	Never behaves as a bus master			
	1	Enable to operate as a bus master on the			
		primary interface on behalf of a master on the			
		secondary interfacedefault			
1	_	ory SpaceRW			
	0	Does not respond to memory space			
Λ	1	Enable memory space accessdefault			
0	I/O S	<b>=</b>			
	0	Does not respond to I/O space			

Enable I/O space access .....default

Device	1 Offset 7-6 - Status (Primary Bus) (0230h)RWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detectedalways reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capable always reads 1
4	Supports New Capability listalways reads 1
3-0	Reservedalways reads 0
	·
	1 Offset 8 - Revision ID (00h)RO
7-0	<b>TwisterT Chip Revision Code</b> (00=First Silicon)
Device	1 Offset 9 - Programming Interface (00h)RO
This res	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
, 0	•
	1 Offset A - Sub Class Code (04h)RO
7-0	<b>Sub Class Code</b> reads 04 to indicate PCI-PCI Bridge
Device	1 Offset B - Base Class Code (06h)RO
7-0	
7-0	Dase Class Code reads of to indicate Bridge Device
Device	1 Offset D - Latency Timer (00h)RO
7-0	Reservedalways reads 0
Davis	1 Officet E. Handau Toma (01b)
	1 Offset E - Header Type (01h)RO
7-0	<b>Header Type Code</b> reads 01: PCI-PCI Bridge
Device	1 Offset F - Built In Self Test (BIST) (00h) RO
7	BIST Supported reads 0: no supported functions
6	Start Test write 1 to start but writes ignored
5-4	
	<b>Response Code</b> 0 = test completed successfully
3-0	<b>Response Code</b> – test completed successfully





Device 1 Offset 18 - Primary Bus Number (00h)RW	Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control
<b>7-0 Primary Bus Number</b> default = 0	(0000h)RW
This register is read write, but internally the chip always uses	<b>15-4 Reserved</b> always reads 0
	3 VGA-Present on AGP
bus 0 as the primary.	
	0 Forward VGA accesses to PCI Bus default
Device 1 Offset 19 - Secondary Bus Number (00h)RW	1 Forward VGA accesses to AGP Bus
7-0 Secondary Bus Number default = 0	Note: VGA addresses are memory A0000-BFFFFh
	and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
Note: AGP must use these bits to convert Type 1 to Type 0.	
	3DFh (10-bit decode). "Mono" text mode uses
Device 1 Offset 1A - Subordinate Bus Number (00h) RW	B0000-B7FFFh and "Color" Text Mode uses B8000-
<b>7-0 Primary Bus Number</b> default = 0	BFFFFh. Graphics modes use Axxxxh. Mono VGA
	uses I/O addresses 3Bx-3Cxh and Color VGA uses
Note: AGP must use these bits to decide if Type 1 to Type 1	3Cx-3Dxh. If an MDA is present, a VGA will not
command passing is allowed.	
•	use the 3Bxh I/O addresses and B0000-B7FFFh
Device 1 Offset 1B – Secondary Latency Timer (00h)RO	memory space; if not, the VGA will use those
	addresses to emulate MDA modes.
<b>7-0 Reserved</b> always reads 0	2 Block / Forward ISA I/O Addresses
	0 Forward all I/O accesses to the AGP bus if
Device 1 Offset 1C - I/O Base (f0h)RW	
<b>7-4 I/O Base AD[15:12]</b> default = 1111b	they are in the range defined by the I/O Base
<b>3-0 I/O Addressing Capability</b> default = 0	and I/O Limit registers (device 1 offset 1C-
5-0 1/O Multessing Capability deladit 0	1D)
Device 1 Offset 1D - I/O Limit (00h)RW	default
	1 Do not forward I/O accesses to the AGP bus
7-4 I/O Limit AD[15:12] default = 0	that are in the 100-3FFh address range even if
<b>3-0</b> I/O Addressing Capability default = $0$	they are in the range defined by the I/O Base
Device 1 Offset 1F-1E - Secondary StatusRO	and I/O Limit registers.
15-0 Secondary Status	<b>1-0 Reserved</b> always reads 0
Rx44[4] = 0: these bits read back 0000h	
Rx44[4] = 1: these bits read back same as $Rx7-6$	
Kx44[4] – 1. tilese olis fead back same as Kx7-0	
Device 1 Offset 21-20 - Memory Base (fff0h)RW	
<b>15-4 Memory Base AD[31:20]</b> default = FFFh	
· · · · · · · · · · · · · · · · · · ·	
<b>3-0 Reserved</b> always reads 0	
Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW	
<b>15-4 Memory Limit AD[31:20]</b> default = 0	
<b>3-0 Reserved</b> always reads 0	
Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW	
15-4 Prefetchable Memory Base AD[31:20]default = FFFh	
3-0 Reservedalways reads 0	
3-0 Reserved always reads 0	
Device 1 Offset 27-26 - Prefetchable Memory Limit	
(0000h)RW	
15-4 Prefetchable Memory Limit AD[31:20] . default = 0	
v · · ·	
<b>3-0 Reserved</b> always reads 0	
Davigo 1 Offcot 27 24 Canability Dainton (000000001) DO	
Device 1 Offset 37-34 - Capability Pointer (00000080h).RO	

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer...... always reads 80h





# **Device 1 Configuration Registers - PCI-to-PCI Bridge**

### **AGP Bus Control**

<b>Device</b>	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	<b>CPU-AGP Post Write</b>
	0 Disabledefault
	1 Enable
6	CPU-AGP Dynamic Burst
	0 Disabledefault
	1 Enable
	It is recommended that this bit be set to 0.
5	<b>CPU-AGP One Wait State Burst Write</b>
	0 Disabledefault
	1 Enable
4	AGP to DRAM Prefetch
	0 Disabledefault
_	1 Enable
3	CPU to AGP Post Write
	0 Disabledefault
•	1 Enable
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI
	1 of ward MBH decesses to 1 cf
	Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
-	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault

Table 8. VGA/MDA Memory/IO Redirection

Enable

3E[3]	40[2]	<u>VGA</u>	<b>MDA</b>	Axxxx,	B0000	3Cx	
<b>VGA</b>	<b>MDA</b>	<u>is</u>	<u>is</u>	B8xxx	-B7FFF	3Dx	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offs	et 41 - CPU-to-AGP Flow Control 2 (00h) RW
7	Retry	y Status
	0	No retry occurreddefault
	1	Retry Occurredwrite 1 to clear
6	Retry	Timeout Action
	0	No action taken except to record status def
	1	Flush buffer for write or return all 1s for read
5-4	Retry	v Count
		Retry 2, backoff CPU default
		Retry 4, backoff CPU
		Retry 16, backoff CPU
	11	Retry 64, backoff CPU
3		Write Data on Abort
	0	Flush entire post-write buffer on target-abort
	Ŭ	or master abortdefault
	1	Pop one data output on target-abort or master-
	1	abort
2	CPII	Backoff on AGP Read Retry Timeout
2	0	Disabledefault
	1	Enable default
1-0	-	rvedalways reads 0
1-0	Kesei	always leads 0
<b>Device</b>		et 42 - AGP Master Control (00h)RW
7	Read	<b>Prefetch for Enhance Command</b>
	0	Always Perform Prefetch default
	1	Prefetch only if Enhance Command
6	AGP	Master One Wait State Write
	0	Disabledefault
	1	Enable
5	AGP	Master One Wait State Read
	0	Disabledefault
	1	Enable
4	Exter	nd AGP Internal Master for Efficient
	Hand	lling of Dummy Request Cycles
	0	Disabledefault
	1	Enable
	This 1	bit is normally set to 1.
3	AGP	<b>Delay Transaction Timeout</b>
	0	Disabledefault
	1	Enable
2	Prefe	tch Disable when Delay Transaction
	Occu	rred
	0	Normal operationdefault
	1	Disable prefetch when doing fast response to
		the previous delay transaction or doing read
		caching
1	Rese	
0		ten AGP Master to TRFCTL
	0	Disabledefault
	1	Enable





Device	1 Offset 43 - AGP Master Latency Timer (00h) RW	Rx45	CPU Write	CPU	Write
7-4	Host to AGP Time slot	Bits	Address	Address	
	0 Disable (no timer)default	<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
	1 16 GCLKs	x1xx	-	-	QW aligned, burstable
	2 32 GCLKs	0000	-	-	DW aligned, nonburstable
		x010	0	0	n/a
	F 128 GCLKs	0010	0	1	DW aligned, non-burstable
3-0	AGP Master Time Slot	x010	1	-	QW aligned, burstable
	0 Disable (no timer)default	x001	0	0	n/a
	1 16 GCLKs	x001	-	1	QW aligned, burstable
	2 32 GCLKs	0001	1	0	DW aligned, non-burstable
	•••	x011	0	0	n/a
	F 128 GCLKs	x011	1	-	QW aligned, burstable
		x011	0	1	QW aligned, burstable
<b>Device</b>	1 Offset 44 – Backdoor Register Control (00h)RW	1000	-	-	QW aligned, non-burstable
7-5	Reserved always reads 0	1010	0	1	QW aligned, non-burstable
4	Secondary Status Access	1001	1	0	QW aligned, non-burstable
	0 Rx1F-1E read 0000hdefault				
	1 Rx1F-1E read same as Rx7-6				
3	Back Door Register for Rx83[2], D2 Support	Dovice	1 Offset 47	46 PCI-to	-PCI Bridge Device ID RW
2	Back Door Register for Rx83[1], D1 Support				·
1	Back Door Register for Rx82[5], Device Specific	15-0	PCI-to-PC	i Briage D	evice IDdefault = 0000
	Initialization				
0	Back Door Register				
	0 Disabledefault	<b>Device</b>	1 Offset 80 -	- Capabilit	y ID (01h)RO
	1 Enable				always reads 01h
Device	1 Offset 45 – Fast Write Control (72h)RW				•
7	·				ter (00h)RO
7	Force Fast Write Cycle to be QW Aligned	7-0			always reads 00h
7	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)				
7	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0) 0 Disabledefault				
	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0) 0 Disable	7-0	Next Point	er: Null	always reads 00h
6	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0) 0 Disable	7-0 <u>Device</u>	Next Point  1 Offset 82 -	er: Null - Power M	always reads 00h  gmt Capabilities 1 (02h) RO
	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0) 0 Disable default 1 Enable Merge Multiple CPU Transactions Into One Fast Write Burst Transaction	7-0 <u>Device</u>	Next Point  1 Offset 82 -	er: Null - Power M	always reads 00h
	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0 <u>Device</u> 7-0	Next Point  1 Offset 82 - Power Mg	er: Null - <u>Power M</u> mt Capabil	always reads 00h  gmt Capabilities 1 (02h) RO
	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device	Next Point  1 Offset 82 - Power Mg 1 Offset 83 -	er: Null - Power M; mt Capabil - Power M;	always reads 00h  Capabilities 1 (02h) RO  itiesalways reads 02h  Capabilities 2 (00h) RO
6	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device	Next Point  1 Offset 82 - Power Mg 1 Offset 83 -	er: Null - Power M; mt Capabil - Power M;	always reads 00h  Capabilities 1 (02h) RO  itiesalways reads 02h
6	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device	Next Point  1 Offset 82 - Power Mg 1 Offset 83 -	er: Null - Power M; mt Capabil - Power M;	always reads 00h  Capabilities 1 (02h) RO  itiesalways reads 02h  Capabilities 2 (00h) RO
6	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable default 1 Enable  Merge Multiple CPU Transactions Into One Fast Write Burst Transaction 0 Disable 1 Enable default  Merge Multiple CPU Write Cycles To Memory Offset 23-20 Into Fast Write Burst Cycles	7-0  Device 7-0  Device 7-0	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg	er: Null - <u>Power M</u> mt Capabil - <u>Power M</u> mt Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h
6	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg	er: Null - Power M; mt Capabil - Power M; mt Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h
6	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-0	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved	er: Null - Power Mg mt Capabil - Power Mg mt Capabil - Power Mg	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h
5	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0	1 Offset 82 - Power Mg 1 Offset 83 - Power Mg 1 Offset 84 - Reserved Power State	er: Null  - Power Mg mt Capabil  - Power Mg mt Capabil  - Power Mg	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
5	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-0	1 Offset 82 - Power Mg 1 Offset 83 - Power Mg 1 Offset 84 - Reserved Power Star 00 D0	er: Null  - Power M; mt Capabil  - Power M; mt Capabil  - Power M;	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h
5	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-0	1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Stat 00 D0 01 -rese	er: Null  - Power Magnet Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
5	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-0	1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power State 00 D0 01 -rese 10 -rese	- Power Manual Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
6 5 4	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-0	1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Stat 00 D0 01 -rese	- Power Manual Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
6 5	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-1  1-0	1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power State 00 D0 01 -rese 10 -rese 11 D3 H	- Power Manual Capabil	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0default
6 5 4	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0	1 Offset 82 - Power Mg 1 Offset 83 - Power Mg 1 Offset 84 - Reserved Power Stat 00 D0 01 -rese 10 -rese 11 D3 H	er: Null  - Power M; mt Capabil  - Power M; mt Capabil  - Power M; cryed- cryed- Hot - Power M;	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0default
6 5 4	Force Fast Write Cycle to be QW Aligned  (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0	1 Offset 82 - Power Mg 1 Offset 83 - Power Mg 1 Offset 84 - Reserved Power Stat 00 D0 01 -rese 10 -rese 11 D3 H	er: Null  - Power M; mt Capabil  - Power M; mt Capabil  - Power M; cryed- cryed- Hot - Power M;	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0default
6 5 4	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0	1 Offset 82 - Power Mg 1 Offset 83 - Power Mg 1 Offset 84 - Reserved Power Stat 00 D0 01 -rese 10 -rese 11 D3 H 1 Offset 85 - Power Mgr	- Power Mgmt Capabil - Power Mgmt Status	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0default
6 5 4	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr  1 Offset 86 -	- Power Mg mt Capabil - Power Mg mt Capabil - Power Mg te - Power Mg te - Power Mg mt Status P2P Br. S	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h  gmt Ctrl/Status (00h) RWalways reads 0default  gmt Status (00h) ROdefault = 00  upport Extensions (00h). RO
6 5 4 3 2	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr	- Power Mg mt Capabil - Power Mg mt Capabil - Power Mg te - Power Mg te - Power Mg mt Status P2P Br. S	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h  gmt Ctrl/Status (00h) RWalways reads 0default
6 5 4	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device 7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device 7-0	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr  1 Offset 86 - P2P Bridge	- Power Mgmt Capabil - Power Mgmt Status P2P Br. See Support Experience of the status	gmt Capabilities 1 (02h) RO itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h  gmt Ctrl/Status (00h) RWalways reads 0default  gmt Status (00h) ROdefault = 00  upport Extensions (00h). RO
6 5 4 3 2	Force Fast Write Cycle to be QW Aligned (if Rx45[6] = 0)  0 Disable	7-0  Device	Next Point  1 Offset 82 - Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr  1 Offset 86 - P2P Bridge  1 Offset 87 -	- Power Mgmt Capabil - Power Mgmt Status P2P Br. Separate Support Experience Support Experience Mgmt Status	always reads 00h  comparison of the second o





# FUNCTIONAL DESCRIPTION - INTEGRATED PROSAVAGE4 GRAPHICS

# **Configuration Strapping**

Certain TwisterT graphics functions have options that must be selected and fixed at reset (before the register bits controlling these functions can be programmed by software). This is accomplished via power-on configuration strapping.

The strapping pins are pulled low internally and can be individually pulled high through 10 KOhm resistors. These pull-ups and pull-downs do not affect normal operation of the pins, but they do force the pins to a definite state during reset. At the rising edge of the reset signal, this state is sampled, the result is inverted and the data loaded into the CR36, CR37, CRB0 and CRF0 registers. The data is used for system configuration. The definitions of the strapping bits at the rising edge of the reset signal are shown in Table 9. Nongraphics straps are described in the pin descriptions for the MA signals in Table 1.

Pin Name	Ball #	CR Bit(s) Value	Description
MA4	AB24	CR36[0]	PCI Interrupt
		1	Disable INTA# claim (00H in PCI3D)
		0	Enable INTA# claim (01H in PCI3D)
MA3	AB25	CR36[4]	IO Disable
		1	Disable I/O access PCI04[0] ignored
		0	Enable I/O access via PCI04[0] = 1.
MA2	AB26	CRB0[7]	PCI Base Address Mapping
		1	Address Mapping 1
		0	Address Mapping 0 (PCI10, 14) (16M assigned to PCI0; 128M assigned to
			PCI14)
MA14	AF25	CRF0[3]	OEM-Defined Panel Type
MA13	AE25	CRF0[2]	
MA1	AB23	CRF0[1]	
MA0	AA23	CRF0[0]	

Table 9. Definition of Strapping Bits at the Rising Edge of the Reset Signal

Important Note: As described above, the signal levels on the strapping pins are inverted before being latched in the various strapping bit registers. Since the strapping pins all have internal pull-downs, the default values for each of the strapping bits is 1. The value latched at reset can be changed to 0 by adding an external pull-up to the appropriate pin. After reset, the strapping bits are written and read normally, i.e., there is no inversion of the register values.

### **PCI Configuration and Integrated AGP**

### **PCI Configuration**

The TwisterT graphics Vendor ID register (Index 00H) in the PCI Configuration space is hardwired to 5333H to specify S3 Graphics as the vendor. The Device ID register is hardwired to 8D01H.

Bits 10-9 of the Status register (Index 06H) are hardwired to 01b to specify medium DEVSEL timing. The Class Code register (Index 08H) is hardwired to 30000xxH to specify that the TwisterT is a VGA compatible device.

There are two MMIO address mappings, as determined by the state of CRB0[7]. By default, CRB0[7] = 1, which selects Mapping 0. This uses the PCI base addresses specified by PCI10 and PCI14. 16 Mbytes of address space is claimed by PCI10 and 128 Mbytes of address space is claimed by PCI14. If the MA4 pin is strapped high at reset, a 0 is latched in CRB0[7] and selects Mapping 1. This uses base addresses PCI10 (same as Mapping 0), PCI14 (redefined from Mapping 0 to claim 16 Mbytes) and adds PCI18, PCI1C, PCI20 and PCI24, each claiming 16 Mbytes. Thus, Mapping 1 allows the address space claimed to be broken up into smaller blocks, as required by some operating systems. The Base Address 0 register (Index 10H) defaults to address 7000 0000H. This is the relocatable base address for memory-mapped I/O register accessing.

PCI06[4] is hardwired to 1 to indicate a capabilities list is available. PCI34[7-0] point to the PCI power management registers starting at offset DC. The basic power states (D0-D3) are supported as explained by the PCI Bus Power Management Interface Specification, Revision 1.1.





#### **PCI Subsystem ID**

The Subsystem ID and Subsystem Vendor ID are located in a 32-bit read only register at PCI Configuration Space Index 2C. These registers reflect the content of 4 read/write CR registers as follows:

	CR	PCI Configuration
Register	Space	Space
Subsystem Vendor ID Low Byte	CR81	Index 2CH
Subsystem Vendor ID High	CR82	Index 2DH
Byte		
Subsystem ID Low Byte	CR83	Index 2EH
Subsystem ID High Byte	CR84	Index 2FH

Table 10. PCI Subsystem ID and Subsystem Vendor ID Registers

These registers allow identification of particular vendors using the same graphics chip. The following design allows the subsystem identification to be handled by software (no hardwiring).

All TwisterT motherboard designs will incorporate the video BIOS into the system BIOS ROM. The system BIOS must load the subsystem ID information in the TwisterT before any ID scanning takes place. To do this, it must turn on the TwisterT, enable I/O accesses in the PCI configuration space, unlock the CR registers, program the subsystem ID information in the registers described above, then turn off the TwisterT.

#### **Integrated AGP**

TwisterT graphics conform with the requirements of Revision 2.0 of the AGP Interface Specification. Internal AGP TwisterT graphics are always enabled.

For the most part, AGP configuration is identical to PCI configuration. PCI04[4] is hardwired to 1 to indicate that TwisterT graphics implements a list of capabilities. PCI34[7-0] point to the location of this list, which is at offset 80H. PCI80, PCI84 and PCI88 implement the register bits required by the AGP specification. PCI88[2-0] select the data rate. PCI88[8] = 1 enables AGP bus master operations. PCI88[9] =1 enables sideband addressing. This is indicated by PCI84[9] (1 = sideband addressing supported). The state of PCI84[9] is determined by the state of CR70[7].





### **Display Memory**

The TwisterT north bridge utilizes a Shared Memory Architecture (SMA) for Frame Buffer Memory. SMA allows system memory to be efficiently shared by the host CPU and the TwisterT north bridge graphics controller. By default, no system memory is allocated for the graphics frame buffer, but up to 32 Mbytes may be allocated depending on user preference, application requirements, and the total size of system memory.

Note: Frame buffer memory is allocated from system memory at bootup time. Changing the display settings to a resolution requiring additional frame buffer memory will require a system reboot to be performed.

Frame Buffer Size	Dev 0 RxFB[6-4] Register Setting	CR36[7-5] † Register Setting
0 Mbytes	000	000
8 Mbytes	011	011
16 Mbytes	100	100
32 Mbytes	101	101

<sup>†</sup> For driver information only (not connected to hardware)

**Table 11. Supported Frame Buffer Memory Configurations** 

### **Interrupt Generation**

Whatever the mode of operation (VGA or Enhanced), bit 4 of CR32 must be set to 1 to enable interrupt generation. When an enabled interrupt is generated, INTA# is pulled low unless CR36[0] = 0 (MA2 pulled high at reset), for which case no PCI interrupt line is claimed during PCI configuration.

When TwisterT graphics are being operated in VGA mode (CR66[0] = 0), only vertical retrace can generate an interrupt. This is enabled when CR11[5] = 0 and CR11[4] = 1. When an interrupt occurs, it is cleared by writing a 0 to CR11[4]. The interrupt must then be re-enabled by writing a 1 to the same bit. Note that the BIOS clears both bit 4 and bit 5 of CR11 during power-on, a mode set, or a reset. Thus, interrupt generation is disabled until bit 4 is set to 1.

In Enhanced mode (CR66[0] = 1 or 3D operation), interrupts can be generated by vertical retrace, command or bus FIFO overflow, command or bus FIFO empty, or by a BCI command. These interrupts are enabled and cleared and their status reported via MM8504. Serial port interrupts are controlled via MMFF08. If interrupts are used, they should be cleared before they are enabled.

Multiple interrupts can be enabled at the same time in Enhanced mode. The interrupt pin will remain asserted until all interrupt status bits are cleared.





### **Display Interfaces**

TwisterT supports a variety of color STN and TFT flat panels. Flat panel display is enabled by setting SR31\_4 = 1. TwisterT also provides an integrated industry standard LVDS driver interface. CRT and TV display are possible at the same time as flat panel display. All these interfaces are described in this section.

#### **STN Panel Interfaces**

STN panel support is selected when SR79[1-0] = 10b.

TwisterT supports either a single-scan (SS-STN) or a dual-scan (DD-STN) STN panel. The type is selected via SR70[0] as follows:

0 = DD-STN panel 1 = SS-STN panel

SR7D[2-0] define the pixel data bus size as follows:

000 = 16-bit STN 001 = 8-bit STN

010 = 24-bit STN

Pixel data is output on some combination of the FPD[35:0] pins, depending on the pixel data bus size and the setting of SR7D[3]. This is shown in Table 13 at the end of this section.

Selection of an STN panel configures several pins specifically for STN control.

The polarity of the flat panel data can be changed to active low by programming SR72[4] to 1. The drive strength of the panel data is specified via SR7D[6]. The drive strength for the clock is specified via SR7D[7].

The polarity of FPHS can be changed to active low by programming SR72[6] to 1.

Several controls are provided for FPHS and FPCLK during vertical blanking.

FPCLK is normally stopped during non-display time by setting SR80[5] to 1. When SR7D[4] = 0, FPHS will run during vertical blanking. Setting SR7D[4] to 1 disables FPHS during vertical blank. Setting SR73[6] to 1 adds an extra FPHS when FPHS is disabled during vertical blanking. If SR7D[4] = 0 and SR7D[5] = 1, FPCLK is disabled during the first line of vertical blanking. If SR80[5] = 0, FPCLK runs continuously. FPCLK can be delayed via SR80[3-1]. Its polarity can be inverted via SR72[3]

The polarity of FPVS can be changed to active low by programming SR72[7] to 1.

Setting SR80[4] to 1 forces all flat panel data and control signals to logic 0.

DD-STN panel operation requires off-screen video memory. The amount of memory is programmed in SR50 and SR51. The starting location of the DD-STN memory is specified in SR4F. These values are all programmed by the video BIOS at reset.

#### **TFT Panel Interfaces**

TFT panel support is selected when SR79[1-0] = 00b.

SR7D[2-0] define the pixel data bus size as follows:

000 = 1 pixel/clock TFT (9-, 12-, 15-, 18-bit)

001 = 1 pixel/clock TFT (24-bit)

010 = 2 pixels/clock TFT (2x12-, 2x18-bit)

The 2 pixels per clock modes halve the clock rate and clock two pixels on the falling edge of FPCLK, thereby lowering EMI levels. SR80[6] is set to 1 to support this mode of operation.

Pixel data is output on some combination of the FPD[35:0] pins. The data outputs are shown in Table 14 and Table 15 at the end of this section.

Selection of a TFT panel configures several pins specifically for TFT control. The drive strengths of the panel clock and data are specified via SR7D[7-6].

The polarity of the flat panel data can be changed to active low by programming SR72[4] to 1. The polarity of the FPDE signal can be changed to active low by setting SR72[5] to 1. The polarity of the FPHS signal can be changed to active low by setting SR72[6] to 1. The polarity of the FPVS signal can be changed to active low by setting SR72[7] to 1.

SR80[5] allows FPCLK to be enabled (0) or disabled (1) during non-display time. FPCLK can be delayed via SR80[3-1].

#### Flat Panel LVDS Interface

TwisterT provides either a 1- or 2-channel integrated LVDS interface. This is available independently of the other panel interfaces. A single channel interface uses the Y[2:0]–, Y[2:0]+, YC– and YC+ outputs. A 2-channel interface uses the Yxx outputs for the first channel and the Z[2:0]–, Z[2:0]+, ZC– and ZC+ outputs for the second channel.

#### **CRT Interface**

TwisterT provides the following CRT interface signals:

- RED (analog red)
- GREEN (analog green)
- BLUE (analog blue)
- HSYNC (horizontal sync)
- VSYNC (vertical sync)

In addition, DDC2 monitor communications can be implemented via the serial communications port controlled by CRB1[4:0]. These bits control two-way communications over the SPCLK2 (clock) and SPDAT2 (data) lines. The operation is the same as described for the I<sup>2</sup>C serial communications port section except that interrupts and wait states are not supported.



### **External TV Encoder Interface**

Figure 4 shows the interface to an external Bt868/869 TV encoder (or compatible device). The TV outputs are generated whenever the clock input from the decoder is present on the TVCLK pin and CRB0[4] = 0. The encoder is controlled via the  $I^2C$  interface. TV monitor detection is also done via this interface. The TV encoder interface and the flat panel interface are multiplexed on common pins, so only one of the two (either the TV interface or the flat panel interface) can be enabled at any given time




Figure 4. External TV Encoder Interface

TwisterT supports three output formats as shown in Table 12. As shown in Figure 4, P[11:0] on the encoder connect to TVD[11:0] on TwisterT. The CLKI pin on the encoder connects to the TVCLKR pin on TwisterT.

	SR35[5-4] = 00		SR35[5	-4] = 01	SR35[5	-4] = 10
	CLK1	CLKI	CLK1	CLKI	CLK1	CLKI
<u>Pin</u>	Rising	Falling	Rising	Falling	Rising	Falling
P11	G4	R7	В7	G3	R7	G3
P10	G3	R6	B6	G2	R6	G2
P9	G2	R5	B5	G1	R5	G1
P8	В7	R4	B4	G0	R4	G0
P7	В6	R3	В3	R7	R3	В7
P6	B5	G7	B2	R6	R2	В6
P5	B4	G6	B1	R5	R1	B5
P4	В3	G5	В0	R4	R0	B4
P3	G0	R2	G7	R3	G7	В3
P2	B2	R1	G6	R2	G6	B2
P1	B1	R0	G5	R1	G5	B1
P0	В0	G1	G4	R0	G4	В0

Table 12. External TV Encoder Output Data Formats





#### I<sup>2</sup>C Serial Communications Port

One serial communications port is implemented in a register that can be accessed either via MMFF20 or CRA0. Bit 4 is set to 1 to enable the interface. The clock is written to bit 0 (= 0) and data to bit 1 (= 0), driving the SPCLK1 and SPDAT1 pins low respectively. The state of the SPCLK1 pin can be read via bit 2 and the state of the SPDAT1 pin can be read via bit 3. The SPCLK1 and SPDAT1 pins are tri-stated when their corresponding control bits are reset to 0, allowing other devices to drive the serial bus.

This serial port is typically used for I2C interfacing. When SPCLK1 and SPDAT1 are tri-stated, the TwisterT can detect an I2C start condition (SPDAT1 driven low while SPCLK1 is not driven low). This condition is generated by another I2C master that wants control of the I2C bus. If bit 19 of MMFF08 is set to 1, detection of a start condition generates an interrupt and sets bit 3 of MMFF08 to 1. If bit 24 of MMFF08 is set to 1, the TwisterT drives SPCLK1 low to generate I2C wait states until the Host can clear the interrupt and service the I2C bus.

### **ZV-Port Interface**

The ZV-Port, or Zoomed Video Port, allows direct transmission of video data from a PC Card to TwisterT. TwisterT supports ZV Port operation when MMFF00\_0 = 1). The following setup is done for ZV Port operation:

- Video 16 mode is selected (MMFF00\_3-1 = 001b)
- MMFF09\_9 and MMFF00\_10 must be set to 1 to specify active high HSYNC (ZVHS) and VSYNC (ZVVS).
- Byte swapping is disabled by setting MMFF00\_6 to 1.
- One or two frame buffer starting addresses are defined (MMFF0C, MMFF10). One is required. The second is required for double buffering.
- The horizontal and vertical decimation registers are programmed (MMFF2C, MMFF30). This is optional.
- The video input window size (height in lines and width in pixels) is programmed in MMFF24.
- The video data horizontal and vertical offsets are programmed in MMFF28.
- The line offset (stride) is programmed (MMFF34\_10-0).

During ZV-Port operation, TwisterT automatically detects even and odd video fields based on the state of ZVHS on the falling edge of ZVVS. The status of this detection is given by MMFF00 28.

The interface is shown in Figure 5.




Figure 5. ZV-Port Interface





SR7D[3]	0	0	0	0	0	0	1	1
SR70[0]	1	1	1	0	0	0	0	0
SR79[1-0]	10	10	10	10	10	10	10	10
SR7D[2-0]	001	000	010	010	000	010	000	010
Pin Name	STN8	STN16	STN24	DSTN8	DSTN16	DSTN24	DSTN16	DSTN24
FPD0	R0	R0	R0	LR0	LR0	LR0		LB3
FPD1	G0	G0	G0			LR3		LB2
FPD2	В0	В0	В0	LG0	LG0	LG0	LB1	LB1
FPD3	R1	R1	R1				LB0	LB0
FPD4	G1	G1	G1	LB0	LB0	LB0		UB3
FPD5	B1	B1	B1					UB2
FPD6	R2	R2	R2	LR1	LR1	LR1	UB1	UB1
FPD7	G2	G2	G2			LG3	UB0	UB0
FPD8		B2	B2		LG1	LG1		LG3
FPD9		R3	R3				LG2	LG2
FPD10		G3	G3		LB1	LB1	LG1	LG1
FPD11		В3	В3				LG0	LG0
FPD12		R4	R4		LR2	LR2		UG3
FPD13		G4	G4			LB3	UG2	UG2
FPD14		B4	B4		LG2	LG2	UG1	UG1
FPD15		R5	R5				UG0	UG0
FPD16			G5			LB2		LR3
FPD17			B5				LR2	LR2
FPD18			R6	UR0	UR0	UR0	LR1	LR1
FPD19			G6			UR3	LR0	LR0
FPD20			B6	UG0	UG0	UG0		UR3
FPD21			R7				UR2	UR2
FPD22			G7	UB0	UB0	UB0	UR1	UR1
FPD23			В7				UR0	UR0
FPD24				UR1	UR1	UR1		
FPD25						UG3		
FPD26					UG1	UG1		
FPD27								
FPD28					UB1	UB1		
FPD29						UB3		
FPD30					UR2	UR2		
FPD31						UB3		
FPD32					UG2	UG2		
FPD33								
FPD34						UB2		
FPD35								

**Table 13. STN Flat Panel Data Outputs** 



SR7D[3]	0	0	0	0	0	0	0	0	0
SR70[0]	1	1	1	1	1	1	1	1	1
SR79[1-0]	00	00	00	00	00	00	00	00	00
SR7D[2-0]	000	010	000	010	000	010	000	010	001
Pin Name	TFT9	TFT2x9	TFT12	TFT2x12	TFT15	TFT2x15	TFT18	TFT2x18	TFT24
FPD0							R0	R00	R2
FPD1								R10	R0
FPD2					R0	R00	R1	R01	R3
FPD3						R10		R11	
FPD4			R0	R00	R1	R01	R2	R02	R4
FPD5				R10		R11		R12	
FPD6	R0	R00	R1	R01	R2	R02	R3	R03	R5
FPD7		R10		R11		R12		R13	R1
FPD8	R1	R01	R2	R02	R3	R03	R4	R04	R6
FPD9		R11		R12		R13		R14	
FPD10	R2	R02	R3	R03	R4	R04	R5	R05	R7
FPD11		R12		R13		R14		R15	
FPD12							G0	G00	G2
FPD13								G10	G0
FPD14					G0	G00	G1	G01	R3
FPD15						G10		G11	
FPD16			G0	G00	G1	G01	G2	G02	G4
FPD17				G10		G11		G12	
FPD18	G0	G00	G1	G01	G2	G02	G3	G03	G5
FPD19		G10		G11		G12		G13	G1
FPD20	G1	G01	G2	G02	G3	G03	G4	G04	G6
FPD21		G11		G12		G13		G14	
FPD22	G2	G02	G3	G03	G4	G04	G5	G05	G7
FPD23		G12		G13		G14		G15	
FPD24							В0	B00	B2
FPD25								B10	В0
FPD26					В0	B00	B1	B01	В3
FPD27						B10		B11	
FPD28			B0	B00	B1	B01	B2	B02	B4
FPD29				B10		B11		B12	
FPD30	В0	B00	B1	B01	B2	B02	В3	B03	B5
FPD31		B10		B11		B12		B13	B1
FPD32	B1	B01	B2	B02	В3	B03	B4	B04	В6
FPD33		B11		B12		B13		B14	
FPD34	B2	B02	В3	B03	B4	B04	B5	B05	В7
FPD35		B12		B13		B14		B15	

Table 14. TFT Flat Panel Data Outputs (SR7D[3] = 0)



CD7D[2]	1	1	10
SR7D[3]	1	1	10
SR70[0]	1	1	1
SR79[1-0]	00	00	00
SR7D[2-0]	000	010	001
Pin Name	TFT18	TFT2x18	TFT24
FPD0		R14	В0
FPD1		R15	B1
FPD2	В0	B00	B2
FPD3	B1	B01	B3
FPD4	B2	B02	B4
FPD5	В3	B03	B5
FPD6	B4	B04	B6
FPD7	B5	B05	В7
FPD8		R12	G0
FPD9		R13	G1
FPD10	G0	G00	G2
FPD11	G1	G01	G3
FPD12	G2	G02	G4
FPD13	G3	G03	G5
FPD14	G4	G04	G6
FPD15	G5	G05	G7
FPD16		R10	R0
FPD17		R11	R1
FPD18	R0	R00	R2
FPD19	R1	R01	R3
FPD20	R2	R02	R4
FPD21	R3	R03	R5
FPD22	R4	R04	R6
FPD23	R5	R05	R7
FPD24		G10	
FPD25		G11	
FPD26		G12	
FPD27		G13	
FPD28		G14	
FPD29		G15	
FPD30		B10	
FPD31		B11	
FPD32		B12	
FPD33		B13	
FPD34		B14	
FPD35		B15	

Table 15. TFT Flat Panel Data Outputs (SR7D[3] = 1)





# **ELECTRICAL SPECIFICATIONS**

# **Absolute Maximum Ratings**

**Table 16. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit	Notes
$T_{\rm C}$	Case operating temperature	0	85	оС	1
$T_{S}$	Storage temperature	-55	125	oC	1
$V_{\rm IN}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V <sub>OUT</sub>	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2.  $V_{RAIL}$  is defined as the  $V_{CC}$  level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only. AGP can be 1.5V (4x transfer mode) or 3.3V (2x transfer mode).

### **DC Characteristics**

 $T_C = 0-85^{\circ}C$ ,  $V_{RAIL} = V_{CC} + -5\%$ ,  $V_{CORE} = 2.5V + -5\%$ , GND=0V

**Table 17. DC Characteristics** 

Symbol	Parameter	Min	Max	Unit	Condition
$V_{\rm IL}$	Input Low Voltage	-0.50	0.8	V	
$V_{\mathrm{IH}}$	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
$V_{OL}$	Output Low Voltage	-	0.55	V	I <sub>OL</sub> =4.0mA
$V_{OH}$	Output High Voltage	2.4	-	V	I <sub>OH</sub> =-1.0mA
$I_{IL}$	Input Leakage Current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
$I_{OZ}$	Tristate Leakage Current	-	+/-20	uA	$0.55 < V_{OUT} < V_{CC}$





# **Power Characteristics**

 $T_C = 0-85^{\circ}C, V_{RAIL} = V_{CC} + -5\%, V_{CORE} = 2.5V + -5\%, GND = 0V$ 

# **Table 18. Power Characteristics**

Symbol	Parameter	Тур	Max	Unit	Condition
$I_{CC3}$	Power Supply Current – VCC3	91		mA	Full-On Operation
I <sub>CC3POS</sub>	Power Supply Current – VCC3	2		mA	POS
I <sub>CC3STR</sub>	Power Supply Current – VCC3	0		mA	STR
$I_{CC3SOF}$	Power Supply Current – VCC3	0		mA	Soft-Off
$I_{CC25}$	Power Supply Current – VCC25	682		mA	Full-On Operation
I <sub>CC25POS</sub>	Power Supply Current – VCC25	29		mA	POS
I <sub>CC25STR</sub>	Power Supply Current – VCC25	0		mA	STR
I <sub>CC25SOF</sub>	Power Supply Current – VCC25	0		mA	Soft-Off
$I_{TT}$	Power Supply Current – VTT			mA	Full-On Operation
I <sub>TTPOS</sub>	Power Supply Current – VTT			mA	POS
I <sub>TTSTR</sub>	Power Supply Current – VTT			mA	STR
I <sub>TTSOF</sub>	Power Supply Current – VTT			mA	Soft-Off
$I_{SUS25}$	Power Supply Current – VSUS25	2		mA	Full-On Operation
I <sub>SUS25POS</sub>	Power Supply Current – VSUS25	0.0003		mA	POS
I <sub>SUS25STR</sub>	Power Supply Current – VSUS25	0.0042		mA	STR
I <sub>SUS25SOF</sub>	Power Supply Current – VSUS25	0		mA	Soft-Off
$I_{CC5}$	Power Supply Current – VCC5			mA	Max operating frequency
I <sub>CCRGB</sub>	Power Supply Current – VCCRGB			mA	Max operating frequency
$I_{CCA}$	Power Supply Current – VCCA			mA	Max operating frequency
$I_{CCDAC}$	Power Supply Current – VCCDAC			mA	Max operating frequency
I <sub>CCPLL1</sub>	Power Supply Current – VCCPLL1			mA	Max operating frequency
$I_{CCPLL2}$	Power Supply Current – VCCPLL2			mA	Max operating frequency
$I_{CCLPLL}$	Power Supply Current – VCCLPLL			mA	Max operating frequency
$I_{CCLVDS}$	Power Supply Current – VCCLVDS			mA	Max operating frequency
$I_{DDD}$	Power Supply Current – VDDD			mA	Max operating frequency
$P_{\mathrm{D}}$	Power Dissipation			W	Max operating frequency





# **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 19. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (I/O Pads, VCCQ for 2x transfer mode)	3.135	3.465	Volts
2.5V Power (Internal Logic)	2.375	2.625	Volts
2.5V Power (CPU Interface Logic)	2.375	2.625	Volts
1.5V Power (VCCQ for 4x transfer mode)	1.425	1.575	Volts
Case Temperature	0	85	оС

Drive strength for selected output pins is programmable. See Rx6D for details.





# **MECHANICAL SPECIFICATIONS**




Figure 6. Mechanical Specifications - 552-Pin HSBGA Ball Grid Array Package with Heat Spreader