

# P4X266E Chipset

## **VT8753E**

Single-Chip North Bridge for Pentium 4 CPUs with 533 / 400 MHz FSB and 4x AGP Bus plus Advanced ECC Memory Controller supporting PC2100 / PC1600 DDR SDRAM and PC133 / PC100 SDR SDRAM for Desktop PC Systems

> Revision 1.04 January 14, 2003

VIA TECHNOLOGIES, INC.

#### **Copyright Notice:**

Copyright © 2001, 2002, 2003, VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

#### **Trademark Notices:**

VT8233, VT8233C, VT8703, VT8751, VT8751A, VT8753A, VT8753A, VT8753E, P4M266, P4M266A, P4X266, P4X266A, P4X266E, and P4N266 may only be used to identify products of VIA Technologies.

Intel™, Pentium™ and MMX™ are registered trademarks of Intel Corp.

Cyrix™, Cyrix6<sub>x</sub>86™ and WinChip™ are registered trademarks of VIA Technologies

Athlon<sup>™</sup>, AMD5<sub>K</sub>86<sup>™</sup>, AMD6<sub>K</sub>86<sup>™</sup>, AMD-K5<sup>™</sup>, and AMD-K6<sup>™</sup> are registered trademarks of Advanced Micro Devices Corp.

Windows XP™. Windows 2000™. Windows ME™, Windows 98™, Windows 95™ and Plug and Play™ are registered trademarks of Microsoft Corp. PCI™ is a registered trademark of the PCI Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corp.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies, Inc. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

#### Offices:

VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Home Page: http://www.viatech.com

VIA Technologies Incorporated Taiwan Office: 8<sup>th</sup> Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw



### **REVISION HISTORY**

Document Release	Date	Revision	Initials
1.02	7/19/02	Initial release based on P4X266A data sheet rev 1.02	DH
1.03	9/3/02	Fixed VIA USA street address on legal page; updated V-Link feature bullets	DH
		Corrected miscellaneous document formatting errors and inconsistencies	
1.04	1/14/03	Removed misleading "strap" labels on VAD pins	DH
		Added note to VAD pin descriptions; fixed VAD strap definitions and Rx50[7-6]	





## TABLE OF CONTENTS

REVISION HISTORY	]
TABLE OF CONTENTS	I
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	
OVERVIEW	
PINOUTS	
PIN DESCRIPTIONS	
REGISTERS	
REGISTER OVERVIEW	15
MISCELLANEOUS I/O	
CONFIGURATION SPACE I/O	21
DEVICE 0 REGISTER DESCRIPTIONS	22
Device 0 Host Bridge Header Registers	21
Device 0 Host Bridge Header Registers  Device 0 Host Bridge Device-Specific Registers	
V-Link ControlV-Link Control	
Host CPU Control	
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
CPU-to-Memory Access Control	
AGP Control	
AGP Control (continued)	
V-Link Control	
DRAM Interface Control	
Power Management	
ECC Error Control	
AGTL+ I/O Control	
Frame Buffer Control	
DRAM Above 4G Control	
BIOS Scratch	
DEVICE 1 REGISTER DESCRIPTIONS	
Device 1 PCI-to-PCI Bridge Header Registers	
Device 1 PCI-to-PCI Bridge Device-Specific Registers	
AGP Bus Control	
AGP Dus Collifol	40
FUNCTIONAL DESCRIPTION	
CONFIGURATION STRAPPING	51
ELECTRICAL SPECIFICATIONS	52
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	
POWER CHARACTERISTICS	53



AC TIMING SPECIFICATIONS	. 54	ŕ
MECHANICAL SPECIFICATIONS	55	





## **LIST OF FIGURES**

FIGURE 1.	P4X266E CHIPSET SYSTEM BLOCK DIAGRAM	3
FIGURE 2.	BALL DIAGRAM (TOP VIEW)	5
	GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 4.	MECHANICAL SPECIFICATIONS - 664-PIN BALL GRID ARRAY PACKAGE	55

C.°	
5	
Trom on Tanying	
LIST OF TABLES	
TABLE 1. PIN LIST (NUMERICAL ORDER)	6
TABLE 2. PIN LIST ( <u>ALPHABETICAL</u> ORDER)	7
TABLE 3. PIN DESCRIPTIONS	8
TABLE 4. REGISTERS	17
TABLE 5. SYSTEM MEMORY MAP	29
TABLE 6. MA MAP TYPE ENCODING	
TABLE 7. MEMORY ADDRESS MAPPING TABLE	30
TABLE 8. DIMM MODULE CONFIGURATION	35
TABLE 9. VGA/MDA MEMORY/IO REDIRECTION	
TABLE 10. ABSOLUTE MAXIMUM RATINGS	
TABLE 11. DC CHARACTERISTICS	
TABLE 12. POWER CHARACTERISTICS – ÍNTERNAL AND INTERFACE DIGITAL LOGIC	
TABLE 13. POWER CHARACTERISTICS – ANALOG AND REFERENCE VOLTAGES	
TABLE 14. AC TIMING MIN / MAX CONDITIONS	54



## P4X266E CHIPSET

## VT8753E

Single-Chip North Bridge for Pentium 4 CPUs with 533 /400 MHz Front Side Bus and 4x AGP Bus plus Advanced ECC Memory Controller supporting PC2100 / PC1600 DDR SDRAM and PC133 / PC100 SDR SDRAM for Desktop PC Systems

#### PRODUCT FEATURES

#### • Defines Integrated Solutions for Value PC Desktop Designs

- High performance North Bridge with 533 MHz Front Side Bus for Pentium™ 4 plus AGP 4x external bus
- 64-bit Advanced ECC Memory controller supporting PC2100/PC1600 DDR and PC100/PC133 SDR SDRAM
- Combines with VIA VT8233 V-Link South Bridge for integrated LAN, Audio, ATA100 IDE, and 6 USB ports
- 2.5V Core and AGTL+ I/O
- 37.5 x 37.5mm PBGA package with 664 balls

#### • High Performance CPU Interface

- Support for Intel™ Pentium 4 processors with 533 MHz (133 MHz QDR) CPU Front Side Bus (FSB)
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions
- Thirteen outstanding transactions (twelve In-Order Queue (IOQ) plus one output latch)
- Dynamic deferred transaction support

#### • Full Featured Accelerated Graphics Port (AGP) Controller

- Supports 266 MHz 4x and 133 MHz 2x transfer modes for AD and SBA signaling
- AGP specification v2.0 compliant
- Pseudo-synchronous with the host CPU bus with optimal skew control
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- AGP pipelined split-transaction long-burst transfers up to 1GB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
  - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / Windows 2000 miniport driver support



#### Advanced High-Performance DDR / SDR DRAM Controller

- DRAM interface pseudo-synchronous with host CPU (133/100 MHz) for most flexible configuration
- DRAM interface may be faster than CPU by 33 MHz to allow use of 133 MHz memory with 100 MHz FSB clock
- Concurrent CPU, AGP, and V-Link access
- Supports SDR and DDR SDRAM memory types
- Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 16M / 32M / 64M x 8/16/32 DRAMs
- Supports 8 banks up to 4 GB DRAMs (512Mb x8/x16 DRAM technology)
- Flexible row and column addresses. 64-bit data width only
- LVTTL 3.3V DRAM interface with 5V-tolerant inputs for SDR SDRAM and 2.5V SSTL-2 DRAM interface for DDR SDRAM
- Programmable I/O drive capability for MA, MD, and command signals
- Dual copies of MA and control signals for improved drive
- Optional ECC (single-bit error correction and multi-bit error detection) or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mb, 128Mb, 256Mb and 512Mb SDRAM support
- Supports maximum 16-bank interleave (i.e., 16 pages open simultaneously); banks are allocated based on LRU
- Seamless DRAM command scheduling for maximum DRAM bus utilization
  - (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- Burst length 4 and 8 for SDR and DDR
- Supports DDR SDRAM CL 2/2.5/3 and 1T per command
- 1T and 2T command rate for SDR and DDR which can be specified bank by bank
- Decoupled and burst DRAM refresh with staggered RAS timing (CAS before RAS or self refresh)

#### High Bandwidth 266 MB/Sec 8-bit V-Link Host Controller

- Supports 66 MHz V-Link Host interface with total bandwidth of 266 MB/sec
- Operates at 2x or 4x modes
- Full duplex commands with separate command / strobe
- Request / Data split transaction
- Configurable outstanding transaction queue for Host to V-Link Client accesses
- Supports Defer / Defer-Reply transactions
- Transaction assurance for V-Link Host to Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to eliminate data wait-state / throttle transfer latency
- All V-Link transactions for both Host and Client have a consistent view of transaction data depth and buffer size to avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead
- All V-Link transactions have predictable cycle length with known command / data duration

#### • Advanced System Power Management Support

- Power down of SDRAM (CKE)
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and self-refresh power down
- Low-leakage I/O pads
- ACPI 1.0B and PCI Bus Power Management 1.1 compliant



#### **OVERVIEW**

The P4X266E (VT8753E North Bridge plus VT8233 South Bridge) is a high performance, cost-effective and energy efficient chip set for the implementation of desktop personal computer systems with 533 MHz (133 MHz QDR) CPU host bus ("Front Side Bus") based on 64-bit Intel Pentium-4 super-scalar processors. The chipset VT8753E north bridge (described in this document) supports both 533 MHz and 400 MHz FSB speeds and is pin compatible with the VT8753 north bridge which supports 400 MHz FSB Pentium-4 CPUs.




Figure 1. P4X266E Chipset System Block Diagram

The P4X266E chip set consists of the VT8753E North Bridge (664 pin BGA) and the VT8233 V-Link South Bridge (376 pin BGA). The VT8753 and VT8753E (sometimes also called "Host System Controllers") are updates of VIA's VT8653 Apollo Pro266T system controller that adds CPU bus extensions to support Pentium 4 CPUs. The VT8753E provides superior performance between the CPU, DRAM, V-Link bus and AGP 4x graphics controller bus with pipelined, burst, and concurrent operation. The VT8233 (which may also be referred to as a "V-Link Client Controller") is a highly integrated PCI / LPC controller. Its internal bus structure is based on a 66 MHz PCI bus that provides 2x bandwidth compared to previous generation PCI bridge chips. The VT8233 also provides a 266MB/sec bandwidth Host / Client V-Link interface with V-Link-PCI and V-Link-LPC controllers. It supports five PCI slots of arbitration and decoding for all integrated functions and LPC bus.

The VT8753E supports eight banks of SDR / DDR SDRAMs up to 4 GB. The DRAM controller supports PC2100 / PC1600 Double-Data-Rated (DDR) SDRAM but can also support standard PC133 / PC100 Synchronous DRAM (SDR SDRAM). The DDR / SDR DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 133 / 100 MHz. The different banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32M / 64M x 8/16/32 DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability. The DRAM controller can run either synchronous or pseudo-synchronous with the host CPU bus.

The VT8753E supports a high speed 8-bit 66 MHz Quad Data Transfer interconnect (V-Link) to the VT8233 South Bridge. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and V-Link operation. For V-Link Host operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent V-Link bus and DRAM/cache accesses. When combined the V-Link Host / Client controllers, it realizes a complete PCI sub-system and



supports enhanced PCI bus commands such as "Memory-Read-Line", "Memory-Read-Multiple" and "Memory-Write-Invalid" commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 376-pin Ball Grid Array VT8233 Client V-Link PCI / LPC controller supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT8233 integrated PCI controller and PCI arbitration for up to five PCI slots. One of the PCI REQ / GNT pair can be configured as high-priority to better support a low latency PCI bus master device. The VT8233 integrated networking MAC controller with standard MII interface to an external PHY for 10/100Mb base-T Ethernet or 1/10Mb PNA home networking.

The VT8233 also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66/100 for 33/66/100 MB/sec transfer rate, integrated USB interface with root hubs and six functional ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.

For sophisticated power management, the P4X266E chipset provides independent clock stop controls for the CPU / SDRAM and AGP bus plus Dynamic CKE control for powerdown of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT8233 south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.



**PINOUTS** Figure 2. Ball Diagram (Top View) 10 11 12 13 14 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 25 26 27 28 29 2 3 4 - 5 0 23 24 7 8 GND QQ VCC QQ HD22 HD27 NC NC NC NC NC NC NC NC NC HD61 HD58 HD56 HD62 HD48 HD47 HD44 HD35 HD40 HD32 HD36 HD16 HD18 G GNT: GCMF N1 HDS **GND** GND NC NC NC NC NC NC NC NC HD63 HD55 GND HD49 HD46 HD45 HD43 HD39 HD33 HD19 HD29 GND HD23 NC SBA 1 HDS 3 G REO# SBA GND NC NC NC NC GND NC NC GND HD59 GND HD51 HD50 HD41 GND GND HD38 HD28 HD26 HD25 HD20 HD31 NC NC HDBI 3# SBA SBA HD HDS GND HD37 HD30 GND HD54 GND GND SBS# SBS GND NC NC NC NC NC NC NC NC **GND** HD21 GND HD17 HD24 HD13 SBA 5 SBA SBA GND TT HDS 2# VTT HD53 HD52 **GND** ST0 HD57 HD42 HD34 VTT GND GND NC NC NC NC NC NC NC NC GND HD12 HD4 VCC 25 VCC 25 HD VREF SBA HD VREF HR COMP GND VTT VTT GD31 NC GND ST1 **GND GND** GND GND VTT HD3 HD9 HD11 HD1 **HDBI** HDS HDS G PIPE# AGP VREF **G23** GND  $\mathbf{G}$ GD26 GD27 GD29 GD30 **F7** 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 HD14 VCC 25 GD25 GD28 Н Н GD24 GND CRT Pins HD5 HD15 GND GND HD10 GDS 1# GDS VCC GND GD23 ST2 **CPU** HITM# HD6 HD2 HD0 HD8 GBE 3# VCC D GD20 GD22 VTT VTT VTT RS0# GD21 GD19 **GND** NC NC NC VTT VTT VTT VTT Pins VTT GND RS2# RS1# G G FRM# WBF# VCC AGP H B LOCK# REO# L19 GD18 GND GD17  $\mathbf{L}$ AGP L11 12 13 15 16 17 18 VTT **GND** HIT# GI RDY# GBE 2# VCC AGP H CLK# HT RDY# DE FER# D RDY# GD16 GND NC M Pins GND GND GND GND GND GND M VTT BNR# M GBE G DSEL# VCC VCC AGP H CLK HREQ GD13 GD14 GD15 N GND GND GND GND GND N **GND** HA7 AGP VCC AGP HREQ HREQ HREQ 3# VCC AGP GD11 GD12 GND GND GND ADS# GND GD10 GND GND GND GND VTT AGP VREF HREQ 0# GBE GD9 GD8 GND R HA5 HA4 HA11 R GND GND GND GND GND GND VTT HA6 GDS 0# VTT GD6 GD7 GD4 T GND GND GND GND GND GND T VTT T GND HA9 HA15 HA8 AĞP G CLK GD2 GND GD5 GND GND GND GND GND GND VTT U **GND** HA16 GND HA12 HA13 VCC GD3 GD0 GD1 GND VBE# V GND GND GND GND GND  $\mathbf{V}$ HA10 HA14 HA19 HA18 HA17 GND GND VAD VAD VAD VAD VCC VCC 25 TEST GND W W11 12 15 GND HA25 HA22 HA24 13 16 17 18 W19 W 14 VL VREI Vlink VTT GND **GND** Y Y HA30 GND HA29 MEM MEM MEM MEM MEM MEM MEM MEM DN CMD VAD VCC VCC VCC VCC VCC VCC VCC MEM MEM MEM MEM MEM MEM MEM AA Pins VTT HA23 HA26 HA21 HA20 HA28 AA MEM MEM MEM STB# MEM VAD VL COMF VAD VAD VSUS 25 AB GND AB Pins VTT GND GND HA33 HA31 HA27 Mem PWR GND MD59 GND AC7 10 12 13 15 19 20 22 GND HA32 GND MD0 11 14 16 17 18 21 AC23 MEM VREF MEM VREF MD58 MD62 MD63 GND NC MD2 MD1 MD5 MD4 MCK MAB 10 SWE A# MAB MAA 13 DQM DQS SCAS MECC VCC MAA MAA MAA MAA MAB MAB ΑE MD57 MD61 MD56 GND CS6# CS7# MD41 NC CS0# CS4# GND GND GND MD6 MDLI MECC MECC MAA 9 MAA MAA MAB GND MD60 MD54 MD43 MD45 **GND** CS1# MD38 GND CS5# **GND GND** MD30 **GND** MD25 **GND** MD18 MD17 GND **GND** AF MD51 MD7 MAA 12 MECC DQS 8# MAB SRAS A# MAA 3 MAB 6 MAB 14 MAA 8 MD55 MD50 MD52 MD49 MD42 MD40 CS3# MD39 MD34 MD33 MD36 MD27 MD29 MD22 MD21 MD10 MD15 MD8 MD9 MD3 MECC MECC DQS 3# MAB MAA MAB GND CS2# **GND** GND MD32 GND GND MD31 **GND** MD24 GND MD19 GND GND AΗ GND MD48 MD11 MD12 DQS 5# MAA 11 DQM 8 MAA 14 DQM MAB MAB MECC MECC MAB MAA MAB DQM MD53 MD47 MD46 MD35 MD37 MD26 MD28 MD23 MD16 MD20 MD14 MD13



**Table 1. Pin List (Numerical Order)** 

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin #		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A01		NC	C25	IO	HDBI1#	G28	Ю	HDS0	R26	Ю	HA05	AD02	Ю	MD62	AG09	Ю	MD34
		GCOMPN0	C25	IO	HD26	G29	IO	HDS0#	R27	IO	HA04	AD02 AD03	IO	DQS7# / CKE7	AG10	IO	MD34 MD33
A03		GNDQQ	C27	IO	HD25	H01	IO	GD24	R28	IO	HA11	AD04	O	DQM7 / CKE7	AG11	IO	MD36
A04	P	VCCQQ	C28	IO	HD20	H03	IO	GD25	R29	IO	HA06	AD05	IO	MD63	AG12	O	MAA12
A05	-	NC	C29	Ю	HD31	H04	Ю	GD28	T01	Ю	GD6	AD07	P	MEMVREF	AG13	Ю	MECC3 / CKE3
A06		NC	D01	I	SBS#	H05	I	GRBF#	T02	Ю	GD7	AD08	-	NC	AG14	Ю	DQS8#
A07	-	NC	D02	I	SBS	H25	IO	HD05	T03	IO	GD4	AD12	P	MEMVREF	AG15	O	MAB01
A08	-	NC NC	D03	I	SBA4	H26	IO	HD15	T04	IO	GDS0	AD15	P	GNDMDLL	AG16	0	SRASA#
A09 A10	_	NC NC	D04 D06	I _	SBA3 NC	H29 J01	IO	HD10 GD23	T05 T25	IO	GDS0# HAS0#	AD16 AD17	0	SCASB# SWEB#	AG17 AG18	O IO	MAA03 MD27
A11	_	NC NC	D00 D07	_	NC NC	J02	IO	GDS1#	T27	IO	HA09	AD17	P	MEMVREF	AG19	0	MAB06
A12	_	NC	D08	_	NC	J03	IO	GDS1	T28	IO	HA15	AD19	ō	SRASB#	AG20	Ю	MD29
A13	-	NC	D09	_	NC	J05	О	ST2	T29	IO	HA08	AD23	P	MEMVREF	AG21	О	MAB14
A14	IO	HD61	D10	-	NC	J25	I	HITM#	U01	IO	GD2	AD24	P	VCCMCK	AG22	О	MAA08
		HD58	D11	-	NC	J26	IO	HD06	U03	IO	GD5	AD25	I	MCLKF	AG23	IO	
-	IO	HD56	D12	-	NC	J27	IO	HD02	U04	IO	GPAR	AD26	IO	MD02	AG24	IO	MD21
		HD62 HD48	D13 D14	- IO	NC HD60	J28 J29	IO	HD00 HD08	U05 U26	I IO	GCLK HA16	AD27	IO	MD01	AG25	IO	MD10
-	-	HD48 HD47	D14	IO	HDBI3#	K01	IO	GD21	U28	IO	HA12	AD28 AD29	IO	MD05 MD04	AG26 AG27	IO	MD15 MD09
	-	HD44	D17	IO	HD54	K02	IO	GD19	U29	IO	HA13	AE01	IO	MD57	AG28	IO	MD08
	Ю	HD35	D20	IO	HDS2	K03	Ю	GD20	V01	IO	GD3	AE02	IO	MD61	AG29	Ю	MD03
	Ю	HD40	D22	Ю	HD37	K04	Ю	GD22	V02	Ю	GD0	AE03	Ю	MD56	AH01	Ю	
	IO	HD32	D23	IO	HD30	K05	IO	GBE3#	V03	IO	GD1	AE05	О	CS6#	AH03	Ю	MD48
		HD36	D25	IO	HD21	K25	IO	DBSY#	V05	IO	VBE#	AE06	0	CS7#	AH05	O	DQM5 / CKE5
-	IO	HD16	D27	IO	HD17	K27	IO	RS2#	V24	P	HAVREF	AE07	Ю	MD41	AH06	0	CS2#
-		HD18 HDS1	D28 D29	IO	HD24 HD13	K28 K29	IO IO	RS0# RS1#	V25 V26	IO IO	HA10 HA14	AE08 AE09	ō	NC CS0#	AH08 AH09	O IO	MAB11 DQS4# / CKE4
		HD22	E01	I	SBA5	L01	IO	GD18	V27	Ю	HA19	AE10	ŏ	SCASA#	AH11	IO	MD32
		HD27	E03	Ì	SBA6	L03	IO	GD17	V28	IO	HA18	AE11	ŏ	MAB10	AH12	o	MAA10
B01	О	GGNT#	E04	I	SBA2	L04	Ю	GFRM#	V29	Ю	HA17	AE12	О	CS4#	AH14	Ю	MECC2 / CKE2
	ΑI	GCOMPN1	E05	O	ST0	L05	I	GWBF#	W01	Ю	VAD3	AE13	IO	MECC7 / CKE7	AH15	Ю	MECC4 / CKE4
B05	-	NC	E06	-	NC	L24	P	GTLVREF	W02	IO	VAD5	AE14	0	SWEA#	AH17	O	MAB03
B06	-	NC NC	E07 E08	-	NC NC	L25	O	HLOCK#	W03 W05	IO	VAD1 VAD0	AE15	P	VCCMDLL MAA01	AH18 AH20	IO IO	MD31 DQS3# / CKE3
B07 B08	_	NC NC	E09	_	NC NC	L26 L27	Ю	BREQ# HIT#	W05	IO P	VCCAGP	AE16 AE20	0	MAA06	AH21	IO	MD24
B09	_	NC NC	E10	_	NC NC	L29	IO	BPRI#	W25	Î	TESTIN#	AE21	ŏ	MAA05	AH23	IO	MD19
B10	_	NC	E11	_	NC	M01	Ю	GIRDY#	W27	IO	HA25	AE22	O	MAA07	AH24	Ю	DQS2# / CKE2
B11	-	NC	E12	-	NC	M02 4	IO	GBE2#	W28	IO	HA22	AE23	О	MAB08	AH26	Ю	MD11
B12	-	NC	E13	_	NC	M03	IO	GD16	W29	IO	HA24	AE24	О	MAB07	AH27	О	DQM1 / CKE1
B13		NC	E14	0	CPURST#	M05		NC	Y01	I	UPCMD	AE25	0	MAA13	AH29	IO	MD12
		HD63	E15	IO	HD57	M24	P	GNDHCK	Y03 Y05	I P	UPSTB# VLVREF	AE26	0	MAB13	AJ01	0	DQM6 / CKE6
		HD55 HDS3#	E17 E18	IO IO	HD53 HD52	M25 M26	I IO	HCLK# HTRDY#	Y26	IO	HA30	AE27 AE28	IO	MD06 DQM0 / CKE0	AJ02 AJ03	IO IO	MD53 MD47
		HD49	E19	P	GNDTT	M27	IO	DEFER#	Y27	IO	HAS1#	AE29	Ю	DQS0# / CKE0	AJ03	IO	MD46
		HD46	E20	Ю	HDS2#	M28	Ю	DRDY#	Y29	IO	HA29	AF01	IO	MD51	AJ05	Ю	DQS5# / CKE5
B20	Ю	HD45	E21	IO	HD42	M29	IO	BNR#	AA01	0	DNSTB	AF03	Ю	MD60	AJ06	Ю	MD44
		HD43	E22	IO	HD34	N01	Ю	GD14	AA02	0	DNCMD	AF04	Ю	MD54	AJ07	О	MAA11
		HDBI2#	E27	IO	HD12	N02	IO	GD15	AA03	Ō	DNSTB#	AF05	IO	MD43	AJ08	IO	MD35
		HD39 HD33	E28 E29	IO	HD04 HD07	N03	10	GBE1#	AA04	I IO	UPSTB	AF06	IO	MD45	AJ09	0	DQM4 / CKE4
	IO IO	HD19	F01	IO	GD31	N04 N05	IO IO	GDEVSEL# GD13	AA05 AA25	IO	VAD4 HA23	AF08 AF09	O IO	CS1# MD38	AJ10 AJ11	IO	MD37 MAB12
		HD29	F02	2	NC	N24	P	VCCHCK	AA26	IO	HA26	AF11	0	CS5#	AJ11	ő	MAB00
		HDS1#	F03	I	SBA7	N25	I	HCLK	AA27	IO	HA21	AF12	Õ	MAA00	AJ13	Ю	MECC6 / CKE6
B29	Ю	HD23	F05	O	ST1	N27	IO	HREQ2#	AA28	Ю	HA20	AF14	Ю	MECC1 / CKE1	AJ14	О	DQM8
C01		GREQ#	F16	P	HDVREF	N28	IO	HA07	AA29	IO	HA28	AF15	Ю	MECC0 / CKE0		Ю	
C02		SBA1	F19	P	HDVREF	N29		HA03	AB01		VAD6	AF17	0	MAA04	AJ16	O	MAB02
C03		SBA0	F22	P	HDVREF	P01		GD10	AB02		VAD7	AF18		MD30	AJ17	0	MAA02
C05 C06		NC NC	<b>F24</b> F25	P AI	HDVREF HRCOMP	P03 P04	IO IO	GD11 GD12	AB03 AB04		VAD2 VLCOMP	AF20 AF21	0	MD25 MAB05	AJ18 AJ19	O IO	MAB04 MD26
C07		NC NC	F26	IO	HD03	P05	IO	GTRDY#	AB04 AB05	P	VSUS25	AF23	Ю		AJ20	0	DOM3 / CKE3
C08		NC	F27	IO	HD09	P24	P	GNDTT	AB27	Ю	HA33	AF24		MD17	AJ21	Ю	
C09		NC	F28		HD11	P25	Ю	ADS#	AB28		HA31	AF26	O		AJ22	O	MAA14
C10		NC	F29		HD01	P26	Ю	HREQ4#	AB29	IO	HA27	AF27	О	MAB09	AJ23	Ю	
C12		NC	G01	IO	GD26	P27	IO	HREQ1#	AC01	I	PWROK	AF29		MD07	AJ24	О	DQM2 / CKE2
C13		NC	G02	IO	GD27	P29	IO	HREQ3#	AC03	I	RESET#	AG01	IO	MD55	AJ25	IO	
		HD59	G03	IO	GD29	R01	IO	GBE0#	AC04	I	SUSST#	AG02		MD50	AJ26	IO	
		HDS3 HD51	G04 G05	IO I	GD30 GPIPE#	R02 R03	IO IO	GD9 GD8	AC05 AC24	IO P	MD59 GNDMCK	AG03 AG04		MD52 MD49	AJ27 AJ28	IO	
		HD50	G05	P	AGPVREF	R05	IO	GSTOP#	AC24 AC25	O	MCLK	AG04 AG05		MD49 MD42	AJ28 AJ29		MD13
		HD41	G24	P	HCMPVREF	R06	P	AGPVREF	AC27		HA32	AG06			1.02)		
			G25		HD14	R24	P	HAVREF	AC29		MD00	AG07	o	CS3#	ll	1	
	IO	HD38	023														

VCC25 Pins (26 pins): F9-11,14-15,20-21, H6,24, J6,24, N6, P6, W6,24, Y6,24, AA6, AD9-11,13-14,20-22

VCCMEM Pins (26 pins): V20, W10,20, Y10-20, AA9-20

VCCAGP Pins (19 pins): K6,9, L6,9-10, M6,9-10, N9-10, P9-10, R9-10, T6,9-10, U6, V6

VCCVL (4 pins): U9-10, V9-10, W9, Y9

VTT Pins (25 pins): E16, E23, F17-18,23, K14-20,24, L20, M20, N20, P20, R20,T20,24, U20,24, Y25, AA24, AB24

GND Pins (133 pins): B2,4,16,28, C4,11,14,16,21-22, D5,15,18-19,21,24,26, E2,24-26, F4,6-8,12-13, G26, H2,27-28, J4, K10,26, L2,28,

M4,12-18, N12-18,26, P2,12-18,28, R4,12-18, T12-18,26, U2,12-18,25,27, V4,12-18, W4,26, Y2,4,28, AB6,25-26,

AC2,6,26,28, AD6, AE4,17-19, AF2,7,10,13,16,19,22,25,28, AH2,4,7,10,13,16,19,22,25,28



Table 2. Pin List (Alphabetical Order)

P3   10   ADS	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin #		Pin Names	Pin#		Pin Name
Total   Part   Color   Part		Ю			Ю			Ю		_	P			Ю			_	
																	_	
Month																		
		Ю															_	
	L29	IO	BPRI#	G04	Ю	GD30	H29	IO	HD10	L25	I	HLOCK#	AH11	IO	MD32	D07	_	NC
AFOR   O   CS09	L26			F01	IO	GD31		IO	HD11		ΑI			Ю	MD33	D08	_	NC
AF08   O   CS29					Ю												_	
AHO    O    CS2#					_												_	
According   Acco		-																
APEIL   O CSSS		-															_	
AFIE   O																	_	
ABD6   O   CS6#		-									_							
Ref   O   CS7#		-																
No.   Proceedings   Proceedings   Proceedings   Proceedings   Proceedings   Procedure   Process   Process   Procedure   Process   Proc																	_	
MAZP   10   DEFERE		-															_	
AA03   O DNSTB		Ю			P	GNDMDLL		IO			O	MAA04		Ю			_	
AA08	AA02	О	DNCMD	A03	P	GNDQQ	B29	Ю	HD23	AE21	O	MAA05	AF06	IO	MD45	E12	_	NC
AB28   O   DOMO   CKEO   O   HO   O   GPAR   C26   IO   H1026   AG22   O   MAA09   AG08   O   MO   MAS   MOS   O   NA   A127   O   DOMO   CKEO   H105   I   GRBP#   C24   IO   H1025   AF26   O   MAA09   AG08   IO   MD50   AF68   NA   A227   O   DOMO   CKEO   TO   TO   TO   TO   A247   O   DOMO   CKEO   TO   TO   TO   TO   TO   TO   A247   O   DOMO   CKEO   TO   TO   TO   TO   TO   TO   A247   O   DOMO   CKEO   TO   TO   TO   TO   TO   TO   TO	AA01	O	DNSTB		P	GNDTT					O			Ю	MD46	E13	_	NC
ALPZ   O   DQMT / CKE2		-															_	
A220   O DOMY (CKE2   H05   1 GRBF#   C24   IO   H028   AH12   O   MAA11   AG04   O   O   O   M50   AE08   - NC   AJ09   O DOMY (CKE4   R05   IO   GSTOP#   D23   IO   H030   AG02   O   MAA11   AG04   O   M50   AC03   I   RESER   AJ01   O DOM6 (CKE6   R05   IO   GSTOP#   A23   IO   H030   AG21   O   MAA12   AG03   IO   MD52   AC03   I   RESER   AJ01   O DOM6 (CKE6   R05   IO   GSTOP#   A23   IO   H031   AE25   O   MAA14   AF04   AF04   O   MD53   K.28   IO   RS0#   AJ01   O DOM6 (CKE6   R05   IO   GSTOP#   A23   IO   H033   AL22   O   MAA14   AF04   AF04   O   MD54   K.29   IO   RS0#   AJ01   O DOM6 (CKE6   R05   IO   GSTOP#   A23   IO   H033   AL22   O   MAA14   AF04   A		-			_												_	
A209   O   DOMA! CKE\$4   R05   DO   GSTOP\$#   DO   STOP\$#   DO   H030   AGR   AFO   DO   MD52   AGO   I RESE   AH05   O   DOMA! CKE\$5   L24   P   CTLVREF   C29   IO   H1031   AE25   O   MAA13   AFO   IO   MD52   AGO   I RESE   AH04   O   DOM6! CKE\$6   L05   I   GWBF#   B24   IO   H1032   A222   O   MAA14   AFO   IO   MD54   K28   IO   RSD#   AD04   O   DOM6! CKE\$6   L05   I   GWBF#   B24   IO   H1032   A222   O   MAA14   AFO   IO   MD54   K29   IO   RSD#   AL14   O   DOM8   N.29   IO   HA04   A21   IO   H1034   AGI   IO   MB00   AGO   IO   MD56   C03   I   SBA1   AL28   IO   DOSSI# CKE\$0   R27   IO   HA04   A21   IO   H1036   AH17   O   MAB00   AGO   IO   MD55   K27   IO   RSZ#   AL28   IO   DOSSI# CKE\$0   R27   IO   HA06   D22   IO   H1036   AH17   O   MAB00   AL00   IO   MD55   C02   I   SBA1   AL12   IO   DOSSI# CKE\$1   R29   IO   HA06   D22   IO   H1036   AH17   O   MAB00   AL00   IO   MD55   C02   I   SBA1   AL12   IO   DOSSI# CKE\$1   R29   IO   HA06   D22   IO   H1037   AJ18   O   MAB04   AC05   IO   MD55   C02   I   SBA1   AL10   IO   DOSSI# CKE\$1   R29   IO   HA06   D22   IO   H1037   AJ18   O   MAB04   AC05   IO   MD55   D04   I   SBA3   AL10   IO   DOSSI# CKE\$1   T27   IO   HA08   B23   IO   H1039   AGI   O   MAB04   AC05   IO   MD55   D04   I   SBA3   AL10   IO   DOSSI# CKE\$6   V25   IO   HA09   AL10   AL																	-	
Add		-																
AMO																		
ADD04   O   DOMP / CKE6   F05   IO   GTRDY#   A22   IO   HD33   A12   O   MAB01   A60   IO   MD54   K29   IO   RS1#   A22   ADD04   O   DOMP / CKE6   A25   IO   HD33   A21   O   HD33   A21   O   MAB01   A60   IO   MD55   K27   IO   RS1#   A22   IO   HD34   A21   IO   HD35   A16   O   MAB01   A60   IO   MD55   CC0   I   SBA0   A22   IO   BD35   A16   O   MAB02   A60   IO   MD55   CC0   I   SBA0   A22   IO   BD35   A16   O   MAB03   A20   IO   MD57   CC0   I   SBA0   A12   IO   BD35   A16   O   MAB03   A20   IO   MD58   E04   I   SBA3   A12   IO   BD36   A14   IO   BD36   A14   IO   BD37   A18   O   MAB04   AC05   IO   MD58   E04   I   SBA3   A16   IO   DOS3# / CKE5   T27   IO   HA08   A22   IO   HD36   A24   IO   HD36   A24   IO   HD37   A18   IO   MAB05   A50   IO   MD58   E04   I   SBA3   A16   IO   DOS3# / CKE5   T27   IO   HA08   A22   IO   HD39   A61   IO   MAB05   A50   IO   MD60   D03   I   SBA4   A16   IO   DOS5# / CKE5   T27   IO   HA09   A22   IO   HD40   AE2		-									- 1							
ADD   O DOMY CKEP   LOS   I GWBF#   B24   IO   HD33		-																
Add		-									~ .							
A228   IO   DOSSI#/CKE0   R26   IO   HA04   A21   IO   HB35   A410   O   MAB02   A501   IO   MD55   E04   I   SBA2   A142   IO   DOSSI#/CKE2   R29   IO   HA06   D22   IO   HB35   A417   O   MAB03   A500   IO   MD55   E04   I   SBA2   A142   IO   DOSSI#/CKE2   R29   IO   HA06   D22   IO   HB38   A417   O   MAB04   A605   IO   MD59   D04   I   SBA3   A1420   IO   DOSSI#/CKE4   T29   IO   HA08   B23   IO   HB35   A417   O   MAB05   A605   IO   MD59   D04   I   SBA3   A1400   IO   DOSSI#/CKE4   T29   IO   HA08   B23   IO   HB35   A416   O   MAB05   A605   IO   MD60   D03   I   SBA4   A105   IO   DOSSI#/CKE6   T27   IO   HA09   A22   IO   HB40   A424   O   MAB06   A400   IO   MD62   E03   I   SBA4   A105   IO   DOSSI#/CKE6   V25   IO   HA10   C20   IO   HB41   A424   O   MAB07   A400   IO   MD62   E03   I   SBA6   A401   IO   DOSSI#/CKE6   V25   IO   HA11   C20   IO   HB41   A424   O   MAB06   A405   IO   MD63   E03   I   SBA7   A401   IO   DOSSI#/CKE6   V25   IO   HA12   B21   IO   HB42   A427   O   MAB09   A471   IO   MECC1/CKE1   D01   I   SBA8   A405   IO   MB62   MAB08   A400																		
AP28   10   DOSJ#1/CKE1   R26   10   HA05   A24   10   HD36   A4HI																		
AH20   10   DOSS## (CKES   T29   10   HA06   B23   10   HD38   AF21   0   MAB06   AF03   10   MD60   D03   1   SBA4   AH09   10   DOSS## (CKE5   T27   10   HA09   A22   10   HD40   AE24   0   MAB06   AB02   10   MD61   E03   1   SBA5   AB01   10   DOSS## (CKE5   V25   10   HA11   E21   10   HD41   AF23   0   MAB08   AB05   10   MD63   F03   1   SBA7   AD03   10   DOSS## (CKE6   V25   10   HA11   E21   10   HD41   AF23   0   MAB08   AB06   10   MD63   F03   1   SBA7   AD03   10   DOSS## (CKE6   V25   10   HA11   E21   10   HD42   AF27   0   MAB09   AB05   10   MD63   F03   1   SBA7   AD03   10   DOSS## (CKE6   V25   10   HA11   E21   I0   HD42   AF27   0   MAB08   AB05   10   MD63   F03   1   SBA7   AD03   I0   DOSS## (CKE6   D02   T   SBS   AB04   T   T   T   T   T   T   T   T   T	AJ28			R26	Ю		A24	Ю			O			Ю		E04	I	SBA2
AA05   10   DOS\$#   CKE\$   T27   10   HA08   B23   10   HD39   AG19   0   MAB07   AD02   10   MD66   E01   1   SBA5   AA05   10   DOS\$#   CKE\$   T27   10   HA09   A22   10   HD41   AE23   0   MAB07   AD05   10   MD66   E03   1   SBA6   AA05   10   DOS\$#   CKE\$   R28   10   HA10   C20   10   HD41   AE23   0   MAB08   AB05   10   MD66   E03   1   SBA6   AA05   10   DOS\$#   CKE\$   R28   10   HA11   B21   10   HD43   AE1   0   MAB09   AB15   10   MECC0   CKE\$   D01   1   SBA5   AC14   10   DOS\$#   CKE\$   U29   10   HA12   B21   10   HD43   AE1   0   MAB10   AE1   10   MECC1   CKE\$   D01   1   SB8#   AB10   10   GBE0#   V26   10   HA14   B20   10   HD45   AE1   0   MAB11   AH15   10   MECC2   CKE\$   AB16   0   SCASI   AB10   O   GBE0#   V26   10   HA16   AE2   10   HD45   AE1   0   MAB12   AH15   10   MECC4   CKE\$   AG16   0   SCASI   AB10   O   GBE0#   V26   10   HA16   AE2   10   HD45   AE2   0   MAB12   AH15   10   MECC4   CKE\$   AG16   0   SCASI   AB10   O   GBE0#   V29   10   HA16   AE2   0   HD45   AE2   0   MAB12   AH15   10   MECC4   CKE\$   AG16   0   SCASI   AB10   AB10   AB10   AB11   AH15   AH15	AH24	IO	DQS2# / CKE2	R29	Ю	HA06		IO	HD37	AJ18	O	MAB04	AC05	IO	MD59	D04	I	
Add   IO   DOSS# / CKE5																		
AHOI   IO   DOSCH / CKE6											15.0							
ADD 3   IO   DOS7#   CKE7   R28   IO   HA11   B21   IO   HD42   B21   IO   HD42   B21   IO   HD45   AB11   IO   MABIO   AF14   IO   MECC4 / CKE1   D01   SISS#   M28   IO   DRDY#   U29   IO   HA13   A20   IO   HD44   AH08   O   MABI1   AH14   IO   MECC2 / CKE2   AB16   O   SCASS   M20   IO   GBE0#   U26   IO   HA14   B20   IO   HD45   AB11   O   MABI0   AH14   IO   MECC2 / CKE2   AB16   O   SCASS   M20   IO   GBE2#   U26   IO   HA16   A19   IO   HD47   AC21   O   MABI4   AH15   IO   MECC3 / CKE3   AD16   O   SCASS   M02   IO   GBE3#   U29   IO   HA16   A19   IO   HD47   AC21   O   MABI4   AH15   IO   MECC4 / CKE4   AG16   O   SCASS   M02   IO   GBE3#   U29   IO   HA16   A19   IO   HD47   AC21   O   MABI4   AH15   IO   MECC5 / CKE3   AD16   O   SCASS   M20   IO   GBE3#   U29   IO   HA16   A19   IO   HD47   AC21   O   MABI4   AH15   IO   MECC5 / CKE3   AD16   O   SCASS   M20   IO   GBE3#   U29   IO   HA16   A19   IO   HD47   AC21   O   MABI4   AH15   IO   MECC6 / CKE4   AG16   O   SCASS   M20   IO   M20   IO   M20   M20   IO   M20   M2																		
AG14   10   DQSS#   U28   IO   HA12   B21   IO   HD45   AEI1   O   MABII   AFI14   IO   MECC2 / CKE1   DOI   I   SBS#   M28   IO   DRDY#   U29   IO   HA13   A20   IO   HD45   AIJI   O   MABII   AFI14   IO   MECC2 / CKE2   AEI0   O   SCAS   ROI   IO   GBE0#   T28   IO   HA14   B20   IO   HD45   AIJI   O   MABI2   AGI3   IO   MECC3 / CKE3   AD16   O   SCAS   AD16   O   AD12   O   SCAS   AD16   O   AD12   O   SCAS   AD16   O   AD12   O   SCAS   AD16   O   AD12   O   AD12   O   SCAS   AD16   O   AD12   O   AD12   O   SCAS   AD16   O   AD12																		
M28																		
RO1																		
NOS   10   GBE1#								~										
MO2		-																SRASA#
No.   Column   Colu		-																SRASB#
Roy		Ю			Ю			Ю			О			Ю		E05	О	
Bot   Al   GCOMPN1	U05	I	GCLK	V28	Ю	HA18	B18	Ю		AD25	L	MCLKF	AE13	Ю	MECC7 / CKE7	F05	О	ST1
V02   IO   GD0	A02	ΑI	GCOMPN0	V27	IO					AC29	IO		AD07	P	MEMVREF		О	
V03																		SUSST#
Dot   10   GD2																		
V01		-																
T03																		
U03					~													
T01																		UPSTB#
TO2														_				
R03		-		<i>y</i>				26						_			-	
P01   IO   GD10   AB28   IO   HA31   A17   IO   HD62   A129   IO   MD12   A13   - NC   AA05   IO   VAD4		Ю												_				
P03   IO   GD11														-				
N05																		
N05														_				
N01   IO   GD14   Y27   IO   HAS1#   B22   IO   HDB12#   AJ25   IO   MD16   B07   -   NC   NC   NZ4   P   VCCH																		
N02																		
M03   IO   GD16   V24   P   HAVREF   G28   IO   HDS0   AF23   IO   MD18   B09   -   NC   AD24   P   VCCN														-				
L03   IO   GD17   N25   I   HCLK   G29   IO   HDS0#   AH23   IO   MD19   B10   -   NC   AE15   P   VCCM																		VCCHCK
L01   IO   GD18   M25   I   HCLK#   A27   IO   HDS1   AJ26   IO   MD20   B11   -   NC   A04   P   VCCQ   K02   IO   GD19   G24   P   HCMPVREF   B27   IO   HDS1#   AG24   IO   MD21   B12   -   NC   AB04   AI   VLCO   AB04   AI   VLCO   V05   P   VLVR   AG24   IO   MD21   B13   -   NC   V05   P   VLVR   AB04   AI   VLCO   AB04   AI   VLCO   AB04   AI   VLCO   AB05   P   VLVR   AG24   IO   MD23   AG23   IO   MD23   AG23   IO   MD23   AB05   P   VSUS   AB05   P   VSUS   AB05   P   VSUS   AB05   P   VSUS   AB06   AB05   P   VSUS   AB06																		VCCMDLL
K02   IO   GD19   G24   P   HCMPVREF   B27   IO   HDS1#   AG24   IO   MD21   B12   -   NC   AB04   AI   VLCO   V																		
K03   IO   GD20   J28   IO   HD00   D20   IO   HDS2   AG23   IO   MD22   B13   -   NC   Y05   P   VLVR																		
K01   IO   GD21																		VLVREF
K04   IO   GD22   J27   IO   HD02   C17   IO   HDS3   AH21   IO   MD24   C06   -   NC   NC   J01   IO   GD24   E28   IO   HD04   F16   P   HDVREF   AJ19   IO   MD26   C08   -   NC   NC   HD04   HD04   HD04   HD04   HD04   HD04   HD04   HD04   HD04   HD05   HD04   HD06   HD																		VSUS25
J01   IO   GD23														_		1		
H01   IO   GD24																		
		IO	GD24		Ю	HD04			HDVREF						NC			
	H03	IO	GD25	H25	IO	HD05	F19	P	HDVREF	AG18	IO	MD27	C09		NC	<u></u>	L	

VCC25 Pins (26 pins): F9-11,14-15,20-21, H6,24, J6,24, N6, P6, W6,24, Y6,24, AA6, AD9-11,13-14,20-22

VCCMEM Pins (26 pins): V20, W10,20, Y10-20, AA9-20

 $VCCAGP \ Pins \ (19 \ pins): \quad K6,9, L6,9-10, M6,9-10, N9-10, P9-10, R9-10, T6,9-10, U6, V6$ 

VCCVL (4 pins): U9-10, V9-10, W9, Y9

VTT Pins (25 pins): E16, E23, F17-18,23, K14-20,24, L20, M20, N20, P20, R20,T20,24, U20,24, Y25, AA24, AB24

GND Pins (133 pins): B2,4,16,28, C4,11,14,16,21-22, D5,15,18-19,21,24,26, E2,24-26, F4,6-8,12-13, G26, H2,27-28, J4, K10,26, L2,28, M4,12-18, N12-18,26, P2,12-18,28, R4,12-18, T12-18,26, U2,12-18,25,27, V4,12-18, W4,26, Y2,4,28, AB6,25-26,

AC2,6,26,28, AD6, AE4,17-19, AF2,7,10,13,16,19,22,25,28, AH2,4,7,10,13,16,19,22,25,28



### **PIN DESCRIPTIONS**

**Table 3. Pin Descriptions** 

			CPU Interface								
Signal Name	Pin #	<u>I/O</u>	Signal Description								
HA[33:3]#	(see pinout tables)	IO	<b>Host CPU Address Bus.</b> Connect to the address bus of the host CPU. Inputs during CPU cycles and driven by the VT8753E during cache snooping operations. HA[33:32] are reserved for future use in supporting up to 16 Gbytes of real memory.								
HAS[1:0]#	Y27, T25	IO	<b>Host CPU Address Strobe.</b> Source synchronous strobes used to transfer HA[31:3]# and HREQ[4:0]# at a 2x transfer rate. HAS1# is the strobe for HA[31:17]# and HAS0# is the strobe for HA[16:3] and HREQ[4:0]#.								
HD[63:0]#	(see pinout tables)	IO	Host CPU Data. These signals are connected to the CPU data bus.								
HDBI[3:0]#	D16, B22, C25, G27	IO	Host CPU Dynamic Bus Inversion. Driven along with HD[63:0]# to indicate if the associated signals are inverted or not. Used to limit the number of simultaneously switching signals to 8 for the associated 16-bit data pin group (HDBI3# for HD[63:48]#, HDBI2# for HD[47:32]#, HDBI1# for HD[31:16]#, and HDBI0# for HD[15:0]#). HDBIn# is asserted such that the number of data bits driven low for the corresponding group does not exceed 8.								
HDS[3:0] HDS[3:0]#	C17, D20, A27, G28 B17, E20,	IO	Host CPU Differential Data Strobes. Source synchronous strobes used to transfer HD[63:0]# and HDBI[3:0]# at a 4x transfer rate. HDS3 / HDS3# are the strobes for HD[63:48]# and HDBI3#; HDS2 / HDS2# are the strobes for HD[47:32]# and HDBI2#; HDS1 / HDS1# are the strobes for HD[31:16]# and HDBI1#; and HDS0 / HDS0# are the								
ADS#	B27, G29	IO	strobes for HD[15:0]# and HDBI0#.  Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.								
DBSY#	P25 K25	IO	Data Bus Busy. Used by the data bus owner to hold the data bus for transfers requiring								
DDS1#	1123	10	more than one cycle.								
DRDY#	M28	IO	Data Ready. Asserted for each cycle that data is transferred.								
HIT#	L27	IO	<b>Hit</b> . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.								
HITM#	J25	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address is modified in the L1 cache and needs to be written back.								
HLOCK#	L25	I	<b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.								
HREQ[4:0]#	P26, P29, N27, P27, R25	IO	<b>Request Command</b> . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.								
HTRDY#	M26	Ю	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.								
RS[2:0]#	K27, K29, K28	Ю	Response Signals. Indicates the type of response per the table below:RS[2:0]#Response typeRS[2:0]#Response type000Idle State100Hard Failure001Retry Response101Normal Without Data010Defer Response110Implicit Writeback011Reserved111Normal With Data								


Note: Clocking of the CPU interface is performed with HCLK and HCLK#.

Note: Internal pullup resistors are provided on all AGTL+ interface pins. If the CPU does not have internal pullups, these north bridge internal pullups may be enabled to allow the interface to meet AGTL+ bus interface specifications (see VAD3 strap).



	CPU Interface (continued)										
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description								
BREQ#	L26	О	Bus Request. Bus request output to CPU.								
BPRI#	L29	Ю	<b>Priority Agent Bus Request</b> . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT8753E drives this signal to gain control of the processor bus.								
BNR#	M29	Ю	<b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.								
DEFER#	M27	Ю	<b>Defer</b> . The VT8753E uses a dynamic deferring policy to optimize system performance. The VT8753E also uses the DEFER# signal to indicate a processor retry response.								
CPURST#	E14	О	<b>CPU Reset.</b> Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.								

The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





	DF	RAM	Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
MD[63:0]	(see pin lists)	Ю	<b>Memory Data.</b> These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Rx6D[1-0].
MECC[7:0] / CKE[7:0]	AE13, AJ13, AJ15, AH15, AG13, AH14, AF14, AF15	Ю	DRAM ECC or EC Data: when ECC is enabled. Clock Enables: For each DRAM bank for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control to reduce power usage and for reducing heat/temperature in high-speed memory systems.
MAA[14:0]	AJ22, AE25, AG12, AJ7, AH12, AF26, AG22, AE22, AE20, AE21, AF17, AG17, AJ17, AE16, AF12	О	<b>Memory Address A.</b> DRAM address lines (two sets for better drive). Output drive strength may be set by Device 0 Rx6C[7-6].
MAB[14:0]	AG21, AE26, AJ11, AH8, AE11, AF27, AE23, AE24, AG19, AF21, AJ18, AH17, AJ16, AG15, AJ12	О	<b>Memory Address B.</b> DRAM address lines (two sets for better drive). Output drive strength may be set by Device 0 Rx6C[5-4].
SRASA#, SCASA#, SWEA#	AG16, AE10, AE14	0	Row Address, Column Address and Write Enable Command Indicator Set A. (two sets for better drive). Output drive strength may be set by Device 0 Rx6C[7-6].
SRASB#, SCASB#, SWEB#	AD19, AD16, AD17	Ö	Row Address, Column Address and Write Enable Command Indicator Set B. (two sets for better drive). Output drive strength may be set by Device 0 Rx6C[5-4].
CS[7:0]#	AE6, AE5, AF11, AE12, AG7, AH6, AF8, AE9	O	<b>Chip Select.</b> Chip select of each bank. Output drive strength may be set by Device 0 Rx6D[3-2].
DQM[8], DQM[7:0] / CKE[7:0]	AJ14, AD4, AJ1, AH5, AJ9, AJ20, AJ24, AH27, AE28	0	<b>Data Mask.</b> Data mask of each byte lane plus DQM8 for ECC byte. Output drive strength may be set by Device 0 Rx6D[5-4].
DQS[8], DQS[7:0]# / CKE[7:0]	AG14, AD3, AH1, AJ5, AH9, AH20, AH24, AJ28, AE29	IO	<b>DDR Data Strobe.</b> Data strobe of each byte lane plus DQS8# for ECC byte. Output drive strength may be set by Device 0 Rx6C[3-2].
CKE[7:0] / MECC[7:0] -or- CKE[7:0] / DQM[7:0] -or- CKE[7:0] / DQS[7:0]#	(see above)	O,	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems. See Device 0 Rx78[0] for CKE function enable.



			AGP Bus Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
GD[31:0]	(see pin list)	IO	<b>Address / Data Bus.</b> Address is driven with GDS assertion for AGP-style transfers and with GFRM# assertion for PCI-style transfers.
GBE[3:0]#	K5, M2, N3, R1	Ю	Command / Byte Enable.  AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using GPIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data.  PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
GPAR	U4	IO	<b>AGP Parity.</b> A single parity bit is provided over GD[31:0] and GBE[3:0].
GDS0, GDS0#	T4, T5	Ю	<b>Bus Strobe 0.</b> Source synchronous strobes for GD[15:0] (the agent that is providing the data drives these signals). GDS0 provides timing for 2x data transfer mode; GDS0 and GDS0# provide timing for 4x transfer mode.
GDS1, GDS1#	J3, J2	IO	<b>Bus Strobe 1.</b> Source synchronous strobes for GD[31:16] (i.e., the agent that is providing the data drives these signals). GDS1 provides timing for 2x data transfer mode; GDS1 and GDS1# provide timing for 4x transfer mode.
GFRM#	L4	IO	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
GIRDY#	M1	IO	Initiator Ready.  AGP: For write operations, the assertion of this pin indicates that the master is ready to provide all write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is never allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers.  PCI: Asserted when the initiator is ready for data transfer.
GTRDY#	P5	IO	Target Ready.  AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfer for both read and write transactions.  PCI: Asserted when the target is ready for data transfer.
GSTOP#	R5	IO	<b>Stop (PCI transactions only).</b> Asserted by the target to request the master to stop the current transaction.
GDEVSEL#	N4	Ю	<b>Device Select (PCI transactions only).</b> This signal is driven by the VT8753E when a PCI initiator is attempting to access main memory. It is an input when the VT8753E is acting as PCI initiator. Not used for AGP cycles.
GPIPE#	G5	I	<b>Pipelined Request.</b> Asserted by the master (the external graphics controller) to indicate that a full-width request is to be enqueued by the target VT8753E. The master enqueues one request each rising edge of GCLK while GPIPE# is asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.



		A(	GP Bus Interface (continued)
Signal Name	Pin#	<u>I/O</u>	Signal Description
GRBF#	Н5	I	<b>Read Buffer Full.</b> Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the VT8753E will not return low priority read data to the graphics controller.
GWBF#	L5	I	Write Buffer Full.
SBA[7:0]	F3, E3, E1, D3, D4, E4, C2, C3	I	<b>SideBand Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (VT8753E north bridge logic). These pins are ignored until enabled.
SBS, SBS#	D2, D1	I	<b>Sideband Strobe.</b> Driven by the master to provide timing for SBA[7:0]. SBS is used for AGP 2x while SBS and SBS# are used together for AGP 4x.
ST[2:0]	J5, F5, E5		<ul> <li>Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</li> <li>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</li> <li>001 Indicates that previously requested high priority read data is being returned to the master.</li> <li>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</li> <li>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</li> <li>100 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>101 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>110 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the target (north bridge logic) and inputs to the master (graphics controller).</li> </ul>
GREQ#	C1	I	Request. Master (graphics controller) request for use of the AGP bus.
GGNT#	B1	0	<b>Grant.</b> Permission is given to the master (graphics controller) to use the AGP bus.

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT8753E has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



V-Link Interface								
Signal Name	nal Name Pin # I/O Signal Description							
VAD7,	AB2	IO	Address / Data Bus. Also used to pass st	trap information from the sout	th bridge to	the north		
VAD6,	AB1	IO	bridge (the straps are not on the north brid	lge VAD pins but on the indic	ated south b	oridge pin		
VAD5,	W2	IO	and the information passed to the north brid	dge at reset time on the VAD	pins).			
VAD4,	AA5	IO						
VAD3,	W1	IO		<u>Connection</u>	Register	SB Pin		
VAD2,	AB3	IO	VAD7 – reserved	n/a	n/a	_		
VAD1,	W3	IO	VAD6 – Auto-Configure	L=Disable, H=Enable	Rx54[5]	SDA2		
VAD0	W5	IO	VAD5 – AGTL+ Drive Strength 4x	L=1x, H=4x		SDA1		
			VAD4 – AGTL+ Drive Strength 2x	L=1x, H=2x		SDA0		
			VAD3 – Internal AGTL+ Pullups	L=Enable, H=Disable	Rx52[5]	SA19		
			VAD2 – IOQ Depth Msb	LL=LH=HL=reserved,	Rx50[7]	SA18		
			VAD1 – IOQ Depth Lsb	HH=12-level	Rx50[6]	SA17		
			VAD0 – CPU FSB Frequency	L=100 MHz, H=133 MHz	Rx54[6]	SA16		
VBE#	V5	IO	Byte Enable.					
UPCMD	Y1	I	Command from Client-to-Host.	,				
UPSTB	AA4	I	Strobe from Client-to-Host.					
UPSTB#	Y3	I	Complement Strobe from Client-to-Host	t.				
DNCMD	AA2	О	Command from Host-to-Client.					
DNSTB	AA1	О	Strobe from Host-to-Client.					
DNSTB#	AA3	O	Complement Strobe from Host-to-Client	t.				
DNSTB# AA3 O Complement Strobe from Host-to-Client.								



	Clocks, Resets, Power Control, General Purpose I/O, Interrupts and Test					
Signal Name	Pin #	<u>I/O</u>	Signal Description			
HCLK	N25	I	<b>Host Clock.</b> This pin receives the host CPU clock (100 / 133 MHz). This clock is used by all P4X266E logic that is in the host CPU domain.			
HCLK#	M25	I	Host Clock Complement. Used for Quad Data Transfer on host CPU bus.			
MCLK	AC25	О	emory (SDRAM) Clock. Output from internal clock generator to the external clock affer.			
MCLKF	AD25	I	Memory (SDRAM) Clock Feedback. Input from the external clock buffer.			
GCLK	U5	I	Graphics Clock. Clock for AGP bus interface.			
RESET#	AC3	I	<b>Reset.</b> Input from the South Bridge chip. When asserted, this signal resets P4X266E and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options			
PWROK	AC1	I	Power OK. Connect to South Bridge and Power Good circuitry.			
SUSST#	AC4	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.			
TESTIN#	W25	I	<b>Test In.</b> This pin is used for testing and must be left unconnected or tied high on all board designs.			
NC	(see pin list	_	No Connect.			
	board designs.  NC (see pin - No Connect.					



	Reference Voltages					
Signal Name	Pin#	<u>I/O</u>	Signal Description			
GTLVREF	L24	P	<b>Host CPU Interface AGTL+ Voltage Reference.</b> 2/3 VTT ±2% typically derived using a resistive voltage divider. See P4X266 Design Guide.			
HDVREF	F16, F19, F22, F24	P	<b>Host CPU Data Voltage Reference.</b> 2/3 VTT ±2% typically derived using a resistive voltage divider. See P4X266 Design Guide.			
HAVREF	R24, V24	P	<b>Host CPU Address Voltage Reference.</b> 2/3 VTT ±2% typically derived using a resistive voltage divider. See P4X266 Design Guide.			
HCMPVREF	G24	P	<b>Host CPU Compensation Voltage Reference.</b> 1/3 VTT ±2% typically derived using a resistive voltage divider. See P4X266 Design Guide.			
MEMVREF	AD7, AD12, AD18, AD23	P	<b>Memory Voltage Reference.</b> 1/2 VCC25 ±2% typically derived using a resistive voltage divider. See P4X266 Design Guide.			
VLVREF	Y5	P	<b>V-Link Voltage Reference.</b> 0.9V derived using a resistive voltage divider consisting of 2K $\Omega$ 1% to VCC25 and 1.13K $\Omega$ 1% to ground.			
AGPVREF	G6, R6	P	<b>AGP Voltage Reference.</b> 0.4 VCCQQ (1.32V) when VCCQQ is 3.3V and 0.5 VCCQQ (0.75V) when VCCQQ is 1.5V. Check the VT8753E Design Guide for additional information.			

	Compensation						
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description				
HRCOMP	F25	AI	<b>Host CPU Compensation.</b> Connect $20.5\Omega$ 1% resistor to ground. Used for Host CPU interface I/O buffer calibration.				
VLCOMP	AB4	AI	Vlink P-Channel Compensation. Connect $70\Omega$ 1% resistor to ground.				
GCOMPN0	A2	AI	GP N-Channel Compensation 0.				
GCOMPN1	В3	AI	AGP N-Channel Compensation 1.				

	Analog Power / Ground						
	Analog I owel / Glound						
Signal Name	<u>Pin #</u>	<u>I/O</u>	O Signal Description				
VCCHCK	N24	P	Power for Host CPU Clock PLL (2.5V ±5%)				
GNDHCK	M24	P	Ground for Host CPU Clock Circuitry. Connect to main ground plane through a				
	ferrite bead.						
VCCMCK	AD24	P	Power for Memory Clock PLL (2.5V ±5%)				
GNDMCK	AC24	P	Ground for Memory Clock Circuitry. Connect to main ground plane through a				
			ferrite bead.				
VCCMDLL	AE15	P	Power for Memory Strobe DLL (2.5V ±5%)				
GNDMDLL	AD15	P	Ground for Memory Strobe DLL Circuitry. Connect to main ground plane through				
			a ferrite bead.				



	Digital Power / Ground					
Signal Name	Pin #	<u>I/O</u>	Signal Description			
VTT	E16,23, F17-18,23, K14-20,24, L20, M20, N20, P20, R20, T20,24, U20,24, Y25, AA24, AB24	P	Power for CPU I/O Interface Logic (25 Pins). Voltage is CPU dependent.			
GNDTT	E19, P24	P	Ground for CPU I/O Interface Logic (2 Pins).			
VCCMEM	V20, W10,20, Y10-20, AA9-20	P	<b>Power</b> for Memory I/O Interface Logic (26 Pins). $2.5 / 3.3V \pm 5\%$ .			
VCCVL	U9-10, V9-10, W9, Y9	P	Power for V-Link I/O Interface Logic (6 Pins). 2.5V ±5%			
VCCAGP	K6,9, L6,9-10, M6,9-10, N9-10, P9- 10, R9-10, T6,9-10, U6, V6	P	Power for AGP Bus I/O Interface Logic (19 Pins). 1/5 / 3.3V ±5% (Device 0 RxB2[1] should be set to indicate the voltage).			
VCCQQ	A4	P	<b>AGP Quiet Power.</b> Connect to main AGP power (VCCAGP) through a ferrite bead.			
GNDQQ	A3	P	Ground for AGP Quiet Power. Connect to main ground plane.			
VCC25	F9-11,14-15,20-21, H6,24, J6,24, N6, P6, W6,24, Y6,24, AA6, AD9-11,13-14,20-22	P	Power for Internal Logic (26 Pins). 2.5V ±5%			
VSUS25	AB5	P	Suspend Power. 2.5V ±5%			
GND	B2,4,16,28, C4,11,14,16,21-22, D5,15,18-19,21,24,26, E2,24-26, F4,6-8,12-13, G26, H2,27-28, J4, K10,26, L2,28, M4,12-18, N12-18,26, P2,12-18,28, R4,12-18, T12-18,26, U2,12-18,25,27, V4,12-18, W4,26, Y2,4,28, AB6,25-26, AC2,6,26,28, AD6, AE4,17-19, AF2,7,10,13,16,19,22,25,28, AH2,4,7,10,13,16,19,22,25,28	P	Digital Ground (133 Pins)			
	ALL CO					



## **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the P4X266E. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), RWC (or just WC) (Read / Write 1's to Clear individual bits), and W1 (Write Once then Read / Only after that). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

**Table 4. Registers** 

#### **I/O Ports**

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



#### P4X266E Device 0 Registers - Host Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3128	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 00A0	RO
38-3F	-reserved-	00	

#### **Device-Specific Registers**

<b>Offset</b>	V-Link Control	<u>Default</u>	Acc
40	V-Link Revision ID	00	RO
41	V-Link NB Capability	18	RO
42	V-Link NB Downlink Command	88	RW
44-43	V-Link NB Uplink Status	8280	RW
45	V-Link NB Bus Timer	44	RW
46	V-Link Misc NB Control	00	RW
47	V-Link Control	) 00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	18	RO
4A	V-Link SB Downlink Status	88	RO
4C-4B	V-Link SB Uplink Command	8280	RW
4D	V-Link SB Bus Timer	44	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW

Offset	Host CPU Protocol Control	<u>Default</u>	Acc
50	CPU Interface Request Phase Control	00	RW
51	CPU Interface Basic Control	00	RW
52	CPU Interface Advanced Control	00	RW
53	CPU Interface Arbitration Control	03	RW
54	CPU Frequency	40	RW

#### **Device-Specific Registers (continued)**

Offset	DRAM Control	Default	Acc
55	DRAM Control	00	RW
56-57	(see below)		
59-58	MA Map Type	2222	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
56	Bank 6 Ending (HA[31:24])	01	RW
57	Bank 7 Ending (HA[31:24])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for All Banks	E4	RW
65	DRAM Arbitration Timer	00	RW
66	DRAM Arbitration Control	00	RW
67	DRAM DQS/SDR/MD Read Delay	00	RW
68	DRAM DDR Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	00	RW
6C	DRAM Drive Control 1	00	RW
6D	DRAM Drive Control 2	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	WC

Offset	PCI Bus Control	<u>Default</u>	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	WC
72	-reserved-	00	_
73	PCI Master Control	00	RW
74	-reserved-	00	_
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	_



#### **Device 0 Device-Specific Registers (continued)**

<b>Offset</b>	GART/TLB Control	<b>Default</b>	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85	CPU-to-Memory Write Policy	00	RW
86	CPU-to-Memory Bandwidth Timer	00	RW
87	CPU-to-Memory Bandwidth Limit	00	RW
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
8C-9F	-reserved-	00	

Offset	AGP Control	<u>Default</u>	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	C0	RO
A2	AGP Specification Revision	20	RO
A3	-reserved-	00	
A7-A4	AGP Status	1F00 0201	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	00	RW
AD	AGP Miscelleneous Control	02	RW
AE	AGP Miscellaneous Control	00	RW
AF	-reserved-	00	
B0	AGP Compensation Control / Status	8x	RW
B1	AGP Output Drive Strength	63	RW
B2	AGP Pad Drive & Delay Control	08	RW
В3	AGP Strobe Drive Strength	63	RW

Offset	V-Link Control	<b>Default</b>	Acc
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Drive Control	00	RW
B6-B7	-reserved-	00	
В8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Drive Control	00	RW
BA-BD	-reserved-	00	<b>₽</b>

Offset	DRAM Interface Control	<b>Default</b>	Acc
BE	MECC Drive Strength	-00	RW
BF	MA / SCMD Pad Toggle Reduction	00	RW

Offset	Power Mgt. &Misc. Control	Default	Acc
C0	Power Management Capability	01	RO
C1	Power Management Next Pointer	00	RO
C2	Power Management Capabilities I	02	RO
C3	Power Management Capabilities II	00	RO
C4	Power Management Control/Status	00	RW
C5	Power Management Status	00	RO
C6	PCI-to-PCI Bridge Support Extension	00	RO
C7	Power Management Data	00	RO
C8-CF	-reserved-	00	

#### **Device 0 Device-Specific Registers (continued)**

Offset	ECC Error Control	<b>Default</b>	Acc
D3-D0	ECC Error Address	XX	RO
D4	ECC Error Syndrome Bit	XX	RO
D5-D7	-reserved-	00	

Offset	AGTL+ I/O Control	<u>Default</u>	Acc
D8	Host Address (2x) Pullup Drive	00	RW
D9	Host Address (2x) Pulldown Drive	00	RW
DA	Host Data (4x) Pullup Drive	00	RW
DB	Host Data (4x) Pulldown Drive	00	RW
DC	AGTL+ Output Delay / Stagger Ctrl	00	RW
DD	AGTL+ I/O Control	00	RW
DE	AGTL+ Compensation Status	00	RW
DF	AGTL+ AutoCompensation Offset	00	RW

	<b>Offset</b>	UMA Control	<b>Default</b>	Acc
	E0	CPU Direct Access FB Base	00	RW
I	E1	CPU Direct Access FB Size	00	RW
	E2	VGA Arbitration Timer 1	00	RW
9	E3	VGA Arbitration Timer 2	00	RW

Offset	<b>DRAM Above 4G Control</b>	<b>Default</b>	Acc
E4	Low Top Address Low	00	RW
E5	Low Top Address High	FF	RW
E6	SMM / APIC Decoding	01	RW
E7-EF	-reserved-	00	

	Offset	Test, BIOS Scratch, Miscellaneous	<b>Default</b>	Acc
1	F0-F2	Reserved (Do Not Program)	00	RW
7	F3-F4	BIOS Scratch Registers	00	RW
	F5-FF	Reserved (Do Not Program)	00	RW



#### P4X266E Device 1 Registers - PCI-to-PCI Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc		Offset	AGP Bus Control
1-0	Vendor ID	1106	RO		40	CPU-to-AGP Flow Contr
3-2	Device ID	B091	RO		41	CPU-to-AGP Flow Contr
5-4	Command	0007	RW		42	AGP Master Control
7-6	Status	0230	WC		43	AGP Master Latency Tin
8	Revision ID	nn	RO		44	Reserved (Do Not Progra
9	Program Interface	00	RO		45	Fast Write Control
A	Sub Class Code	04	RO		47-46	PCI-to-PCI Bridge Devic
В	Base Class Code	06	RO		48-7F	-reserved-
С	-reserved-	00			80	Capability ID
D	Latency Timer	00	RO		81	Next Pointer
Е	Header Type	01	RO		82	Power Management Capa
F	Built In Self Test (BIST)	00	RO		83	Power Management Capa
10-17	-reserved-	00			84	Power Management Cont
18	Primary Bus Number	00	RW		85	Power Management Statu
19	Secondary Bus Number	00	RW		86	PCI-PCI Bridge Support
1A	Subordinate Bus Number	00	RW		87	Power Management Data
1B	Secondary Latency Timer	00	RO		88-FF	-reserved-
1C	I/O Base	F0	RW		K	
1D	I/O Limit	00	RW			
1F-1E	Secondary Status	0000	RO			
21-20	Memory Base	FFF0	RW			
23-22	Memory Limit (Inclusive)	0000	RW			
25-24	Prefetchable Memory Base	FFF0	RW			
27-26	Prefetchable Memory Limit	0000	RW			
28-33	-reserved-	00	_			
34	Capability Pointer	80	RO			
	-reserved-	00	_		7	
3F-3E	PCI-to-PCI Bridge Control	00	RW			
				/		

#### **Device-Specific Registers**

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	-reserved-	00	_
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	-reserved-	00	



#### Miscellaneous I/O

One I/O port is defined in the P4X266E: Port 22.

of Device 0 Configuration Register 78.

Port 22	2 – PCI / AGP Arbiter DisableRW
7-2	<b>Reserved</b> always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#
This po	ort can be enabled for read/write access by setting bit-7

#### **Configuration Space I/O**

All registers in the P4X266E (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Do not respond to GREQ# signal		
Arbiter Disable	D . C	
Respond to all REQ# signalsdefault	Port Cl	FB-CF8 - Configuration AddressRW
Do not respond to any REQ# signals,	31	Configuration Space Enable
including PREQ#		0 Disableddefault
be enabled for read/write access by setting bit-7		1 Convert configuration data port writes to
onfiguration Register 78.		configuration cycles on the PCI bus
	30-24	<b>Reserved</b> always reads 0
	23-16	PCI Bus Number
		Used to choose a specific PCI bus in the system
	15-11	Device Number
		Used to choose a specific device in the system
		(devices 0 and 1 are defined for the P4X266E)
	10-8	Function Number
		Used to choose a specific function if the selected
	K	device supports multiple functions (only function 0 is
		defined for the P4X266E).
	7-2	Register Number (also called the "Offset")
		Used to select a specific DWORD in the P4X266E
		configuration space
	1-0	<b>Fixed</b> always reads 0
	Port Cl	FF-CFC - Configuration DataRW
		PCI Bus Specification Version 2.2 for further details ation of the above configuration registers.
	on open	ation of the above configuration registers.
,		



#### **Device 0 Register Descriptions**

#### **Device 0 Host Bridge Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and <u>device number</u> equal to <u>zero</u>.

<b>Device</b>	0 Offs	et 1-0 - Vendor ID (1106h)RO		
15-0	<b>15-0 ID Code</b> (reads 1106h to identify VIA Technologies)			
Device 0 Offset 3-2 - Device ID (3128h)RO				
15-0		ode (reads 3128h to identify the P4X266E)		
13-0	шс	ode (reads 312811 to identify the 14A200E)		
<b>Device</b>	0 Offs	et 5-4 -Command (0006h)RW		
15-10				
9	Fast	Back-to-Back Cycle EnableRO		
	0	Fast back-to-back transactions only allowed to		
		the same agentdefault		
	1	Fast back-to-back transactions allowed to		
		different agents		
8		R# EnableRO		
	0	SERR# driver disableddefault		
	1	SERR# driver enabled		
		R# is used to report ECC errors).		
7		ress / Data SteppingRO		
	0	Device never does steppingdefault		
	1	Device always does stepping		
6		y Error ResponseRW		
	0	Ignore parity errors & continuedefault		
	1	Take normal action on detected parity errors		
5		Palette SnoopRO		
	0	Treat palette accesses normallydefault		
	1	Don't respond to palette accesses on PCI bus		
4		ory Write and Invalidate CommandRO		
	0	Bus masters must use Mem Writedefault		
_	1	Bus masters may generate Mem Write & Inval		
3	-	ial Cycle MonitoringRO		
	0	Does not monitor special cyclesdefault		
_	1	Monitors special cycles		
2		Bus MasterRO		
	0	Never behaves as a bus master		
4	1	Can behave as a bus masterdefault		
1		ory SpaceRO		
	0	Does not respond to memory space		
•	1	Responds to memory spacedefault		
0		Space RO		
	0	Does not respond to I/O spacedefault		
	1	Responds to I/O space		

<b>Device</b>	Offset 7-6 – Status (0210h)RWC
15	<b>Detected Parity Error</b>
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6)write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
10.0	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01 10 Slow
	10 Slow 11 Reserved
8	Data Parity Error Detected
0	0 No data parity error detected
	1 Error detected in data phase. Set only if error
	response enabled via command bit-6 = 1 and
	P4X266E was initiator of the operation in
	which the error occurredwrite one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capablealways reads 0
4	<b>Supports New Capability list</b> always reads 1
3-0	<b>Reserved</b> always reads 0
Device	Offset 8 - Revision ID (0nh)RO
7-0	Chip Revision Codealways reads 0nh
, ,	
<b>Device</b>	Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
Device	Offset A - Sub Class Code (00h)RO
7-0	Sub Class Codereads 00 to indicate Host Bridge
7-0	Sub Class Code leads 00 to indicate Host Bridge
<b>Device</b>	Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
Dovice	O Offset D - Latency Timer (00h)RW
-	s the latency timer value in PCI bus clocks.
7-3	Guaranteed Time Slice for CPUdefault=0
2-0	Reserved (fixed granularity of 8 clks) always read 0
	These bits are writeable but read 0 for PCI
	specification compatibility. The programmed value may be read back in Rx75[6-4] (PCI Arbitration 1).
	may be read back in Kx/3[0-4] (PCI Arbitration 1).



#### **Device 0 Host Bridge Header Registers (continued)**

Device 0 Offset E - Header Type (00h)RO		
7-0	Header Type Code reads 00: single function	
Device	0 Offset F - Built In Self Test (BIST) (00h)RO	
7	BIST Supportedreads 0: no supported functions	
6-0	Reserved always reads 0	

#### <u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h) ......RW

31-28 Upper Programmable Base Address Bits ...... def=0
27-20 Lower Programmable Base Address Bits ...... def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) (Gr Aper Size) 3 2 1 RW RW RW RW RW RW RW 1M RWRWRWRWRWRW 0 2MRWRWRWRWRW 0 4M RWRWRWRW 0 0 8M 0 RWRWRWRW 0 16M RWRWRW 0 0 32M RWRW 0 0 0 64M 0 0 0 0 0 0 128M RW 0 0 0 0 256M

register are prefetchable.

<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1</u>

**15-0 Subsystem Vendor ID** ......default = 0 This register may be written once and is then read only.

Device 0 Offset 2F-2E – Subsystem ID (0000h)......R/W1

**15-0** Subsystem ID ......default = 0 This register may be written once and is then read only.

#### Device 0 Offset 37-34 - Capability Pointer (000000A0h) RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer ...... always reads A0h



#### **Device 0 Host Bridge Device-Specific Registers**

These registers are normally programmed once at system initialization time.

#### V-Link Control

<b>Device</b>	<u> 0 Offset 40 – V-Link Specification ID (00h)RO</u>
7-0	Specification Revision always reads 00
Davica	0 Offset 41 – NB V-Link Capability (18h)RO
7-6	Reserved always reads 0
5	16-bit Bus Width SupportedRO
	0 Not Supporteddefault
	1 Supported
4	8-Bit Bus Width SupportedRO
	0 Not Supported
	1 Supporteddefault
3	4x Rate SupportedRO
	0 Not Supported
	1 Supporteddefault
2	2x Rate SupportedRO
	0 Not Supporteddefault
	1 Supported
1-0	<b>Reserved</b> always reads 0
<b>Device</b>	0 Offset 42 – NB Downlink Command (88h)RW
7-4	<b>DnCmd Max Request Depth</b> (0=1 DnCmd) . def = 8
3-0	<b>DnCmd Write Buffer Size</b> (doublewords) def = 8
<b>Device</b>	0 Offset 44-43 – NB Uplink Status (8280h)RO
15-12	<b>UpCmd P2C Write Buffer Size</b> (max lines) def = 8
11-8	<b>UpCmd P2P Write Buffer Size</b> (max lines) def = 2
7-4	UpCmd Max Request Depth (0=1 UpCmd) . def = 8
3-0	Reserved always reads 0

evice	0 Offset 45 –NB V-Link Bus Timer (44h) RW
7-4	Timer for Normal Priority Requests from SB
	0000 Immediate
	0001 1*4 VCLKs
	0010 2*4 VCLKs
	0011 3*4 VCLKs
	0100 4*4 VCLKs default
	0101 5*4 VCLKs
	0110 6*4 VCLKs
	0111 7*4 VCLKs
	1000 8*4 VCLKs
	1001 16*4 VCLKs
V	1010 32*4 VCLKs
	1011 64*4 VCLKs
)	11xx Own the bus for as long as there is a request
3-0	Timer for High Priority Requests from SB
N.	0000 Immediate
	0001 1*2 VCLKs
	0010 2*2 VCLKs
	0011 3*2 VCLKs
	0100 4*2 VCLKs default
	0101 5*2 VCLKs
	0110 6*2 VCLKs
	0111 7*2 VCLKs
	1000 8*2 VCLKs
	1001 16*2 VCLKs
7	1010 32*2 VCLKs
	1011 64*2 VCLKs

11xx Own the bus for as long as there is a request



<b>Device</b>	0 Offset 46 - NB V-Link Misc Control (00h)RW	<b>Device</b>	0 Offset 48 – NB/SB V-Link Configuration (18h)RW
7	Downstream High Priority	7	<b>Reserved</b> always reads 0
	0 Disable High Priority Down Commandsdef	6	Rest Bus Width Supported
	1 Enable High Priority Down Commands		0 Not Supported default
6	Downlink Priority		1 Supported
	0 Treat Downlink Cycles as Normal Priority.def	5	16-bit Bus Width Supported
	1 Treat Downlink Cycles as High Priority		0 Not Supported default
5-4	Combine Multiple STPGNT Cycles Into One V-		1 Supported
	Link Command	4	8-Bit Bus Width Supported
	00 Compatible, 1 command per V-Link cmddef		0 Not Supported
	01 2 commands per V-Link command		1 Supported default
	10 3 commands per V-Link command	3	4x Rate Supported
	11 4 commands per V-Link command		0 Not Supported
3-2	V-Link Master Access Ordering Rules		1 Supporteddefault
	00 High priority read, pass normal read (not pass	2	2x Rate Supported
	write)default		0 Not Supported default
	01 Read (high/normal) pass write (HR>LR>W)		1 Supported
	1x Read / write in order	1-0	Reservedalways reads 0
1-0	Reserved always reads 0		0.000 + 40 CD V I I G   100 (401)   DO
D	0.000 47 V.I.'-1. Control (00h)		0 Offset 49 – SB V-Link Capability (18h)
Device	0 Offset 47 – V-Link Control (00h)RW	7 (	
		7-6	<b>Reserved</b> always reads 0
7-3	Reserved always reads 0	5	16-bit Bus Width SupportedRO
7-3 2	<b>Reserved</b> always reads 0 <b>Auto-Disconnect</b>		16-bit Bus Width SupportedRO  0 Not Supporteddefault
	Reserved always reads 0 Auto-Disconnect 0 Disable default		16-bit Bus Width SupportedRO  0 Not Supporteddefault 1 Supported
2	Reserved always reads 0 Auto-Disconnect 0 Disable default 1 Enable		16-bit Bus Width SupportedRO 0 Not Supporteddefault 1 Supported 8-Bit Bus Width SupportedRO
	Reserved always reads 0 Auto-Disconnect 0 Disable default 1 Enable V-Link Disconnect Cycle for HALT cycle		16-bit Bus Width Supported RO  0 Not Supported default 1 Supported  8-Bit Bus Width Supported RO  0 Not Supported
2	Reserved always reads 0 Auto-Disconnect 0 Disable default 1 Enable V-Link Disconnect Cycle for HALT cycle 0 Disable default	5	16-bit Bus Width Supported
1	Reserved always reads 0 Auto-Disconnect  0 Disable default 1 Enable  V-Link Disconnect Cycle for HALT cycle 0 Disable default 1 Enable		16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported default 4x Rate Supported RO
2	Reserved always reads 0 Auto-Disconnect 0 Disable default 1 Enable V-Link Disconnect Cycle for HALT cycle 0 Disable default 1 Enable V-Link Disconnect Cycle for STPGNT Cycle	5	16-bit Bus Width Supported RO  0 Not Supported default 1 Supported RO  8-Bit Bus Width Supported RO  0 Not Supported default 1 Supported default 4x Rate Supported RO  0 Not Supported RO
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5	16-bit Bus Width Supported RO  0 Not Supported default 1 Supported RO  8-Bit Bus Width Supported RO  0 Not Supported default 4x Rate Supported RO  0 Not Supported default 4x Rate Supported RO  1 Supported default
1	Reserved always reads 0 Auto-Disconnect 0 Disable default 1 Enable V-Link Disconnect Cycle for HALT cycle 0 Disable default 1 Enable V-Link Disconnect Cycle for STPGNT Cycle	5	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 8-Bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported RO
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 8-Bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 8-Bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported 8-Bit Bus Width Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported 8-Bit Bus Width Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported 8-Bit Bus Width Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported 8-Bit Bus Width Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default
1	Reserved always reads 0  Auto-Disconnect  0 Disable default  1 Enable  V-Link Disconnect Cycle for HALT cycle  0 Disable default  1 Enable  V-Link Disconnect Cycle for STPGNT Cycle  0 Disable default	5 4 3	16-bit Bus Width Supported RO 0 Not Supported default 1 Supported RO 0 Not Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported default 4x Rate Supported RO 0 Not Supported RO 0 Not Supported RO 0 Not Supported default 2x Rate Supported RO 0 Not Supported default 1 Supported default 1 Supported default



<b>Device</b>	0 Offset 4A – SB Downlink Status (88h)RO	Device 0 Offset 4E - CCA Master Priority (
7-4	<b>DnCmd Max Request Depth</b> (0=1 DnCmd) . def = 8	7 1394 High Priority
3-0	<b>DnCmd Write Buffer Size</b> (doublewords) def = 8	0 Low priority
ъ.	A COM LAGAR CRAY II I G LOCADON DAY	1 High priority
	0 Offset 4C-4B – SB Uplink Command (8280h).RW	6 LAN / NIC High Priority
	<b>UpCmd P2C Write Buffer Size</b> (max lines) def = 8	0 Low priority
11-8	<b>UpCmd P2P Write Buffer Size</b> (max lines) $def = 2$	1 High priority
7-4	<b>UpCmd Max Request Depth</b> (0=1 UpCmd) . def = 8	5 Reserved
3-0	Reserved always reads 0	4 USB High Priority
Dovino	0 Offset 4D – SB V-Link Bus Timer (44h)RW	0 Low priority
-		1 High priority
7-4	Timer for Normal Priority Requests from SB	3 Reserved
	0000 Immediate	2 IDE High Priority
	0001 1*4 VCLKs	0 Low priority
	0010 2*4 VCLKs	1 High priority
	0011 3*4 VCLKs	1 AC97-ISA High Priority
	0100 4*4 VCLKsdefault	0 Low priority
	0101 5*4 VCLKs	1 High priority
	0110 6*4 VCLKs	0 PCI High Priority
	0111 7*4 VCLKs	0 Low priority
	1000 8*4 VCLKs	1 High priority
	1001 16*4 VCLKs	Davies 0 Office 4E CD V Link Miss Control
	1010 32*4 VCLKs	Device 0 Offset 4F – SB V-Link Misc Control
	1011 64*4 VCLKs	7 Upstream Command High Priority
2.0	11xx Own the bus for as long as there is a request	0 Disable high priority up comma
3-0	Timer for High Priority Requests from SB 0000 Immediate	1 Enable high priority up comma
	0000 Immediate 0001 1*2 VCLKs	6-1 Reserved
	0001 1.2 VCLKs 0010 2*2 VCLKs	0 Down Cycle Wait for Up Cycle
	0010 2 2 VCLKs 0011 3*2 VCLKs	(Except Down Cycle Post Write)
	0110 4*2 VCLKsdefault	0 Disable
	0100 4 2 VCLKs	1 Enable
	0101 5 2 VCLKs 0110 6*2 VCLKs	
	0110 0 2 VCLKs 0111 7*2 VCLKs	
	1000 8*2 VCLKs	
	1000 6 2 VCLKs 1001 16*2 VCLKs	
	1010 32*2 VCLKs	
	1010 32 2 VCLKs 1011 64*2 VCLKs	
	11xx Own the bus for as long as there is a request	
	11721 Own the out for us folig as there is a request	

evice (	0 Offset 4E – CCA Master Priority (00h)RW
7	1394 High Priority
	0 Low prioritydefault
	1 High priority
6	LAN / NIC High Priority
	0 Low prioritydefault
	1 High priority
5	<b>Reserved</b> always reads 0
4	USB High Priority
	0 Low prioritydefault
	1 High priority
3	<b>Reserved</b> always reads 0
2	IDE High Priority
	0 Low prioritydefault
	1 High priority
1	AC97-ISA High Priority
	0 Low prioritydefault
	1 High priority
0	PCI High Priority
	0 Low prioritydefault
,	1 High priority
ovica	0 Offset 4F – SB V-Link Misc Control (00h) RW
7	Upstream Command High Priority  0 Disable high priority up commands default
6-1	- Salparan, ap resistant
0	Down Cycle Wait for Up Cycle Write Flush (Except Down Cycle Post Write)
	0 Disabledefault
	1 Enable
	1 Ellault



#### **Host CPU Control**

Device	0 Offset 50 – Request Phase Control (00h)RW	Device	0 Offset 51 – CPU Interface Basic Control (00h)RW
7-6	CPU Hardwired IOQ (In Order Queue) Size	7	CPU Read DRAM Fast Ready
	Default set from the inverse of the strap information		0 Medium / Slow Ready (see bit 0) default
	passed from the south bridge via VAD2 and VAD1.		1 Fast Ready (bit-0 of this register is ignored)
	00 -reserved- (both straps pulled high)	6	Read Around Write
	01 -reserved-		0 Disabledefault
	10 -reserved-		1 Enable
	11 12-Level (both straps pulled low)	5	DRQ Control
5	Fast DRAM Access		0 Non pipelined similar to VT8633 default
	0 Disabledefault		1 Pipelined
	1 Enable	4	CPU to PCI Read Defer
4-0	Dynamic Defer Snoop Stall Count		0 Disabledefault
	(granularity = $2T$ , normally set to $01000b$ )		1 Enable
		3	Two Defer / Retry Entries
			0 Disabledefault
			1 Enable
		2	Two Defer / Retry Entries Shared
			0 Each entry is dedicated to 1 CPU default
			1 Each entry is shared by 2 CPUs
		<b>40</b> 1	PCI Master Pipelined Access  0 Disabledefault
			1 Enable
		0	CPU Read DRAM Medium Ready
		U	(this bit is ignored if bit- $7 = 1$ )
			0 Slow Readydefault
			1 Medium Ready
			1 Wediam Ready
	Y A		
		,	
	<b>&gt;</b>		



Device	0 Offset 52 – CPU Interface Advanced Ctrl (00h)RW	<b>Device</b>	0 Offset 54 – CPU Frequency (40h) RW
7	CPU RW DRAM 0WS for Back-to-Back Pipeline	7	Reservedalways reads 0
	Access	6	CPU FSB Frequency Set from VAD0 Strap
	0 Disabledefault		0 100 MHz (strap pulled low)
	1 Enable		1 133 MHz (strap pulled high) default
6	HREQ High Priority		(The 8753 was fixed to 100 MHz FSB)
	0 Disabledefault	5	Auto Configure Set from VAD6 Strap
	1 Enable		0 Disable (strap pulled low)
5	AGTL+ Pullups (VT8753E Only)		1 Enable (strap pulled high). AGTL+ Drive
	Default set from the inverse of the VAD3 strap.		settings and other chip configuration settings
	Bit-5 of this register was reserved in the VT8753 (the		are stored in ROM, transferred from the south
	function of this bit was performed by Rx50[6])		bridge (via the V-Link bus), and loaded into
	0 Disable (strap pulled high)		the VT8753E automatically after system reset.
	1 Enable (strap pulled low)		Refer to the VT8753E BIOS Porting Guide for
4	Dynamic Snoop Stall for CPU FIFO Full		layout of the AutoConfigure settings in ROM
	0 Disabledefault		and for recommended bit settings.
	1 Enable	4	SDRAM Burst Length of 8
3	Write Retire Policy After 2 Writes		0 Disabledefault
_	0 Disabledefault		1 Enable
	1 Enable	3	<b>Rx85, 86, and 87 Writable (VT8753E Only)</b>
2	Reservedalways reads 0		0 Disabledefault
1	Consecutive Speculative Read	20	1 Enable
	0 Disabledefault	2	PCI Master 8QW Operation
	1 Enable	_ 	0 Disabledefault
0	Speculative Read		1 Enable
	0 Disabledefault	1	AGP Capability Header Support
	1 Enable		0 Disabledefault
			1 Enable
<b>Device</b>	0 Offset 53 – CPU Arbitration Control (03h)RW	0	VPX Mode
7-4	<b>Host Timer</b> default = 0		0 Disable (AGP Mode)default
3-0	<b>BPRI Timer</b> (units of 4 HCLKs) default = 3		1 Enable (VPX Mode)
		1	,
		,	



#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT8753E BIOS porting guide for details).

Table 5. System Memory Map

Space DOS	Start 0	<u>Size</u> 640K	Address Range 00000000-0009FFFF	<u>Comment</u> Cacheable	3	1 Enable <b>DQM Remov</b>
VGA	640K	128K	000A0000-000BFFFF	Used for SMM	3	0 Disable
BIOS BIOS BIOS BIOS BIOS BIOS BIOS	800K 816K 832K 848K 864K 880K 896K	16K 16K 16K 16K 16K 16K 16K	000C0000-000C3FFF 000C4000-000C7FFF 000C8000-000CBFFF 000CC000-000CFFFF 000D0000-000D3FFF 000D4000-000D7FFF 000D8000-000DBFFF 000DC000-000DFFFF 000E0000-000EFFFF	Shadow Ctrl 1 Shadow Ctrl 1 Shadow Ctrl 1 Shadow Ctrl 1 Shadow Ctrl 2 Shadow Ctrl 3 Shadow Ctrl 3	0	1 Enable DQS Output 0 Disable 1 Enable Auto Precha 0 Disable 1 Enable Write Recove 0 1T 1 2T
BIOS Sys Bus Init	960K 1MB D Top 4G-64K	64K — 64K	000F0000-000FFFFF 00100000-DRAM Top DRAM Top-FFFEFFFF FFFEFFFF-FFFFFFFFFFFFFFFFFFFF	Shadow Ctrl 3 Can have hole 000Fxxxx alias		

Device	0 Offs	et 55 – DRAM Control (00h)RW
7	0WS	Back-to-Back Write to Different DDR Bank
	0	Disabledefault
	1	Enable
6	Rese	rvedalways reads 0
5	DQS	Input DLL Adjustment
	0	Disabledefault
	1	Enable
4	DQS	Output DLL Adjustment
	0	Disabledefault
	1	Enable
3	DQN	I Removal (Always Perform 4-Burst RW)
	0	Disabledefault
	1	Enable
2	DQS	Output
	0	Disabledefault
. 0	7 1	Enable
1	Auto	Precharge for TLB Read or CPU WriteBack
<b>Y</b>	0	Disabledefault
0	1	Enable
0	Writ	e Recovery Time
	0	1Tdefault
	1	2T
	7	



100

101

110

111

256Mb

25<u>6Mb</u>

256Mb

Device	0 Offset 59-	58 - DRAM MA Map Type (2222h).RW									
15-13	Bank 5/4 N	MA Map Type (see Table 6 below)									
12	Bank 5/4 1	T Command Rate									
	0 2T C	Commanddefault									
	1 1T C	Command									
11-9	<b>Bank 7/6 N</b>	MA Map Type (see Table 6 below)									
8	Bank 7/6 1	T Command Rate									
	0 2T C	Commanddefault									
	1 1T C	Command									
7-5	<b>Bank 1/0 N</b>	MA Map Type (see Table 6 below)									
4	Bank 1/0 1	T Command Rate									
	0 2T C	Commanddefault									
	1 1T C	Command									
3-1	Bank 3/2 N	MA Map Type (see Table 6 below)									
0	Bank 3/2 1	T Command Rate									
	0 2T C	Commanddefault									
	1 1T C	Command									
Table 6. MA Map Type Encoding											
000	<u>16Mb</u>	8-bit, 9-bit, 10-bit Column Address									
001	64/128Mb	8-bit Column Addressdefault									
010	64/128Mb	9-bit Column Address									
011	<u>64/128Mb</u>	10/11-bit Column Address									

-reserved-

8-bit Column Address

9-bit Column Address

#### **Device 0 Offset 5F-5A – DRAM Row Ending Address:**

Offset 5A - Bank 0 Ending (HA[31:24]) (01h)	RW
Offset 5B - Bank 1 Ending (HA[31:24]) (01h)	RW
Offset 5C - Bank 2 Ending (HA[31:24]) (01h)	RW
Offset 5D – Bank 3 Ending (HA[31:24]) (01h)	RW
Offset 5E – Bank 4 Ending (HA[31:24]) (01h)	RW
Offset 5F – Bank 5 Ending (HA[31:24]) (01h)	RW
Offset 56 – Bank 6 Ending (HA[31:24]) (01h)	
Offset 57 – Bank 7 Ending (HA[31:24]) (01h)	

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

#### Device 0 Offset 60 - DRAM Type (00h).....RW

- DRAM Type for Bank 7/6
- DRAM Type for Bank 5/4
- 3-2 DRAM Type for Bank 3/2
- 1-0 DRAM Type for Bank 1/0
  - 00 SDR SDRAM......default
  - 01 -reserved- (do not program)
  - 10 DDR SDRAM
  - -reserved-

#### Table 7. Memory Address Mapping Table

#### **SDR / DDR SDRAM** (x4 DRAMs supported by SDR only)

on comminations	7 .					-				_		_					
10/11-bit Column Address	MA:	14	13	12	11	10	9	8	7	6	<u>5</u>	4	3	2	1	0	
	16Mb		24	6.	13	12	11	14	22	21	20	19	18	17	16	15	12 row
	(000)	4			13	PC	24	23	10	9	8	7	6	5	4	3	10,9,8 col
	64/128Mb		S	4													x16 (14,8)
	2K page	14	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (14,8)
	001		27	14	13	PC	26	25	10	9	8	7	6	5	4	3	x8 (14,9)
	4K page	14	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (14,9)
	010		27	14	13	PC	26	11	10	9	8	7	6	5	4	3	x4 (14,10)
	8K page	14	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x8 (14,10)
	011		27	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (14,11)
	256Mb																
	2K page	25	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (15,8)
	101		27	14	13	PC	26	25	10	9	8	7	6	5	4	3	
	4K page	26	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (15,9)
	110		27	14	13	PC	26	11	10	9	8	7	6	5	4	3	
Y	8K page	27									20	19	18	17	16	15	x8 (15,10)
	111		28	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (15,11)



Device	0 Offs	et 61 - Shadow RAM Control 1 (00h)RW	<b>Device</b>	0 Offs	et 63 - Shadow RAM	Control 3 (00h)	RW
7-6	CC00	00h-CFFFFh	7-6	E000	0h-EFFFFh		
	00	Read/write disabledefault			Read/write disable	de	fault
	01	Write enable		01	Write enable		
	10	Read enable		10	Read enable		
	11	Read/write enable		11	Read/write enable		
5-4		0h-CBFFFh	5-4	F000	0h-FFFFFh		
	00	Read/write disabledefault		00	Read/write disable	de	fault
	01	Write enable		01	Write enable		
	10	Read enable		10	Read enable		
		Read/write enable		11	Read/write enable		
3-2		0h-C7FFFh	3-2	Mem	ory Hole		
	00	Read/write disabledefault			None	de	fault
	01	Write enable		01	512K-640K		
	10	Read enable		10	15M-16M (1M)		
	11	Read/write enable		11	14M-16M (2M)		
1-0		0h-C3FFFh	1-0	SMI	Mapping Control		
		Read/write disabledefault		, )	SMM	Non-SMM	
		Write enable		9	Code Data	Code Data	
		Read enable	0, (2)	00	DRAM DRAM	PCI PCI	
	11	Read/write enable		01	DRAM DRAM	DRAM DRAM	
Dovice	0 Offe	et 62 - Shadow RAM Control 2 (00h)RW		10		PCI PCI	
		00h-DFFFFh		11	DRAM DRAM	DRAM DRAM	
/-0		Read/write disabledefault					
	01	Write enable					
		Read enable					
		Read/write enable					
5-4		Oh-DBFFFh			<b>Y</b>		
J <b>-4</b>		Read/write disabledefault					
		Write enable			<b>&gt;</b>		
		Read enable			,		
		Read/write enable					
3-2		0h-D7FFFh					
3-2		Read/write disabledefault					
	01	Write enable					
		Read enable					
		Read/write enable					
1-0		0h-D3FFFh					
	00	Read/write disabledefault					
		Write enable					

	01	Write enab	le						
	10	Read enable	e						
	11	Read/write	enable						
5-4	4 F0000h-FFFFFh								
	00 Read/write disabledefault								
	01 Write enable								
	10	Read enable	e						
	11	Read/write	enable						
3-2	Mem	ory Hole							
	00	None				default			
	01	512K-640K							
	10	15M-16M (	(1M)						
	11	14M-16M (	(2M)						
1-0	SMI	Mapping Co							
		SM	<u>M</u>		<u>SMM</u>				
	7	<u>Code</u>	<u>Data</u>	<u>Code</u>	<u>Data</u>				
	00	DRAM		PCI	PCI				
	01		DRAM						
	10	DRAM	_	PCI	PCI				
	11	DRAM	DRAM	DRAM	DRAM				
	10								

10 Read enable 11 Read/write enable



Device	0 Offset 64 - DRAM Timing for All Banks (E4h)RW	Device	0 Offset 67 – DDR Strobe
7	<b>Precharge Command to Active Command Period</b>		DDR:
	$0  T_{RP} = 2T$	7-6	CS Early Clock Select
	1 $T_{RP} = 3T$ default	5-0	DQS Input Delay
6	Active Command to Precharge Command Period		(if Rx66[7]=0, read DLL
•	$0  \text{T}_{\text{RAS}} = 5\text{T}$		(
	1 $T_{RAS} = 6T_{AB}$ default		
5-4	CAS Latency		SDR:
J <b>-4</b>	SDR DDR	7-5	Reserved
	00 1T -	4	<b>MD Latch Clock Select</b>
	01 2T 2T		0 Internal clock
			1 External feedback
	10 3T 2.5Tdefault	3	Reserved
	11 - 3T	2-0	MD Latch Delay
3	<b>Reserved</b> always reads 0	2-0	VID Laten Delay
2	ACTIVE to CMD		
	0 2T	Device	0 Offset 68 – DDR Strobe
	1 3Tdefault	7-0	DDR DQS Output Delay
1-0	Bank Interleave		and the state of t
	00 No Interleavedefault		7
	01 2-way		
	10 4-way		
	11 Reserved		
	For 16Mb SDRAMs bank interleave is always 2-way		.60
		<u>}</u>	
<b>Device</b>	0 Offset 65 - DRAM Arbitration Timer (00h) RW		
7-4	<b>AGP Timer</b> (units of 4 MCLKs) default = $0$		
3-0	<b>CPU Timer</b> (units of 4 MCLKs) default = 0		
Device	0 Offset 66 - DRAM Arbitration Control (00h)RW		
7	SDR – Feedback Clock Select		
,	DDR - DQS Input Delay Setting		
	0 Auto (Rx67 reads DLL calibration result)def		
	1 Manual (Rx67 reads DQS input delay)		
6	VT8753: DDR - DQS Output Delay Setting	,	
U	0 Autodefault		
	1 Manual		
6			
6	VT8753E: DRAM Access Timing		
	0 2Tdefault		
	1 3T (set this bit for 133 MHz DRAM clock)		
5-4	Arbitration Parking Policy		
	00 Park at last bus ownerdefault		
	01 Park at CPU		
	10 Park at AGP		
	11 -reserved-		
3-0	AGP / CPU Priority (units of 4 MCLKs)		

Device	Device 0 Offset 67 – DDR Strobe Input Delay (00h) RW					
	DDR:					
7-6	<b>CS Early Clock Select</b> default = 0					
5-0	<b>DQS Input Delay</b> default = 0					
	(if Rx66[7]=0, read DLL calibration result)					
	CDD					
	SDR:					
7-5	Reservedalways reads 0					
4	MD Latch Clock Select					
	0 Internal clockdefault					
	1 External feedback clock					
3	<b>Reserved</b> always reads 0					
2-0	MD Latch Delay					
Device 0 Offset 68 – DDR Strobe Output Delay (00h) RW						
7-0	<b>DDR DQS Output Delay</b> default = 0					



<b>Device</b>	0 Offset 69 – DRAM Clock Select (00h)RW	Device 0 Offset 6A - Refresh Counter (00h)RW
7	Reserved (Do Not Program) (VT8753E) default = $0$	<b>7-0 Refresh Counter</b> (in units of 16 MCLKs)
6	DRAM Operating Frequency Faster Than CPU	00 DRAM Refresh Disableddefault
U	0 DRAM Same As or Equal to CPUdefault	01 32 MCLKs
	DRAM Faster Than CPU by 33 MHz	02 48 MCLKs
	1 DRAW Faster Than CFO by 33 MHZ	
	CDIT / DD ANA D CALCI	03 64 MCLKs
	CPU / DRAM Rx54[6]	04 80 MCLKs
	0 100 / 100 0default	05 96 MCLKs
	1 100 / 133 0	
	0 133 / 133 1	The programmed value is the desired number of 16-
	All other combinations are reserved.	MCLK units minus one.
5	Dynamic CKE (VT8753)	Device 0 Offset 6B - DRAM Arbitration Control (00h) RW
	0 Disabledefault	7 Fast Read to Write Turn-around
	1 Enable	0 Disabledefault
4	Reserved (VT8753) always reads 0	1 Enable
	,	6 Page Kept Active When Cross Bank
5	DRAM Ctrlr Queue Greater Than 2 (VT8753E)	0 Disabledefault
	0 Disabledefault	1 Enable
	1 Enable	5 Burst Refresh
4	DRAM Ctrlr Queue Not Equal To 4 (VT8753E)	0 Disabledefault
7	0 Disabledefault	
		1 Enable
	1 Enable	4 CKE Function
	PRINCE P. II.	0 Disabledefault
3	DRAM 8K Page Enable	1 Enable
	0 Disabledefault	3 HA14 / HA22 Swap
	1 Enable	0 Normal default
2	DRAM 4K Page Enable	1 Swap to improve performance
	0 Disabledefault	2-0 SDRAM Operation Mode Select
	1 Enable	000 Normal SDRAM Mode default
1	DIMM Type	001 NOP Command Enable
	0 Unbuffereddefault	010 All-Banks-Precharge Command Enable
	1 Registered	(CPU-to-DRAM cycles are converted
0	Multiple Page Mode	to All-Banks-Precharge commands).
	0 Disable default	011 MSR Enable
	1 Enable	CPU-to-DRAM cycles are converted to
	1 Billione	•
		commands and the commands are driven on
		MA[14:0]. The BIOS selects an appropriate
		host address for each row of memory such that
	,	the right commands are generated on
		MA[14:0].
		100 CBR Cycle Enable (if this code is selected,
		CAS-before-RAS refresh is used; if it is not
		selected, RAS-Only refresh is used)
		101 Reserved
		11x Reserved



<b>Device</b>	0 Offse	et 6C - DRAM Drive Control 1 (00h)RW
7-6	SDR	AM A Drive – SRASA/SCASA/SWEA, MAA
	00	Lowestdefault
	01	
	10	
	11	Highest
5-4	SDR	AM B Drive – SRASB/SCASB/SWEB, MAB
	00	Lowestdefault
	01	
	10	
	11	Highest
3-2	DDR	DQS Drive
	00	Lowestdefault
	01	
	10	
	11	Highest
1-0	MD/N	MECC/DQM/CKE Early Clock Select
	00	Latestdefault
	01	
	10	
	11	Earliest

Note: Refer to the VT8753E BIOS Porting Guide for SDRAM configuration algorithms and recommended settings for these bits for typical memory system configurations.

Note: Refer to SDRAM configuration to these bits for the second properties and the second properties are the second properties and the second properties are the second

Device	0 Offse	et 6D – DRAM Drive Control 2 (00h) RW
7-6	Early	Clock Select for SCMD, MA Output (for 1T
	Comr	nand)
	00	Latestdefault
	01	
	10	
	11	Earliest
5-4	DQM	[ Drive
	00	Lowest default
	01	
	10	
	11	Highest
3-2	CS# 1	Drive
	00	Lowestdefault
	01	
	10	
	11)	Highest
1-0	Mem	ory Data Drive (MD, MECC)
	00	Lowest default
	01	
7	10	
7	- 11	Highest

Note: Refer to the VT8753E BIOS Porting Guide for SDRAM configuration algorithms and recommended settings for these bits for typical memory system configurations.



#### 

- 3 ECC / EC Enable Bank 7/6 (DIMM 3)
  - $0\quad \ Disable\ (no\ ECC\ or\ EC\ for\ banks\ 7/6)...default$
  - 1 Enable (ECC or EC per bit-7)

1 Assert SERR# for single-bit errors

- 2 ECC / EC Enable Bank 5/4 (DIMM 2)
  - 0 Disable (no ECC or EC for banks 5/4)...default
  - 1 Enable (ECC or EC per bit-7)
- 1 ECC / EC Enable Bank 3/2 (DIMM 1)
  - 0 Disable (no ECC or EC for banks 3/2)...default
  - 1 Enable (ECC or EC per bit-7)
- 0 ECC / EC Enable Bank 1/0 (DIMM 0)
  - 0 Disable (no ECC or EC for banks 1/0)...default
  - 1 Enable (ECC or EC per bit-7)

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-3 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-3 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-3 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

<u>Bit-7</u>	Bits 3-0	$\underline{\mathbf{RMW}}$	Error Checking	<b>Error Correction</b>
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

<b>Device</b>	e 0 Offset 6F - ECC Status (00h)	RWC
7	Multi-bit Error Detected	write of '1' resets
6-4	Multi-bit Error DRAM Bank	default=0
	Encoded value of the bank with the	multi-bit error.
3	Single-bit Error Detected	write of '1' resets
2-0	Single-bit Error DRAM Bank	default=0
	Encoded value of the bank with the	single-bit error.

(see RxD0-4 for ECC Error Address and Error Syndrome)

Table 8. DIMM Module Configuration

Rx6B	Rx6E	Rx6E	<b>Rx55</b>				
[4]	[3-0]	[6]	[3]	DIMM	MECC	DQM	DQS#
CKE	ECC	RMW	No	Module	[7-0]	[8-0]	[8-0]
<u>Ena</u>	<u>Ena</u>	<u>Ena</u>	<u>DQM</u>	Configuration	<u>Pins</u>	<u>Pins</u>	<u>Pins</u>
1	1	0	1	DDR Only x8 with ECC	<b>MECC[7-0]</b>	CKE[7-0]	DQS[8-0]#
1	0	0	0	DDR Only x8 no ECC	CKE[7-0]	DQM[7-0]	DQS[7-0]#
0	0	0	0	184-Pin DDR/SDR Mix	CKE[7-0]	DQM[8-0]	DQS[8-0]#
1	1	X	0	168-Pin SDR Only	MECC[7-0]	DQM[8-0]	CKE[7-0]
1	0	0	1	2 DDR + 2 SDR (SDR Installed)	CKE[7-0]	-	DQS[7-0]#
1	0	0	0	2 DDR + 2 SDR (DDR Installed)	CKE[7-0]	DQM[7-0]	DQS[7-0]#



#### **PCI Bus Control**

These registers are normally programmed once at system initialization time.

DXX

<b>Device</b>	0 Offse	et 70 - PCI Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	Reser	rvedalways reads 0
5-4	PCI I	Master to DRAM Prefetch
	00	Always prefetchdefault
	<b>x</b> 1	Never prefetch
	10	Prefetch only for Enhance command
3-2	Reser	rvedalways reads 0
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Resei	rvedalways reads 0
<u>Device</u>		et 71 - CPU to PCI Flow Control (48h) RWC
7	Retry	StatusRWC
	0	No retry occurreddefault
	1	Retry occurred
6	•	Timeout Action
	0	Retry forever (record status only)
	1	Flush buffer or return FFFFFFFh for reads
	_	default
5-4		Count and Retry Backoff
	00	
	01	Retry 16 times
	10	Retry 4 times
		Retry 64 times
3	PCI I	11101
	0	Disable
	1	Enabledefault
2		rvedalways reads 0
1		patible Type#1 Configuration Cycles
	0	Disable (fixed AD31)default
0	l IDCE	Enable
0		L Control
	0	AD11, AD12default

W	Device	0 Offs	et 73 - P	CI Master (	Control (00	h)RW
	7	Rese				always reads 0
alt	6	PCI	Master 1	-Wait-State	Write	•
		0	Zero wa	ait state TRE	OY# respons	se default
0 3		1	One wa	it state TRD	Y# respons	e
	5	PCI :	Master 1	-Wait-State	Read	
alt		0	Zero wa	ait state TRE	OY# respons	se default
		1	One wa	it state TRD	Y# respons	e
	4	WSC	C#			
0 0		0	Disable			default
		1	Enable			
ult	3-1	Rese	y			always reads 0
	0			Broken Time		
0 3		$\sim 0$				default
		1				when there is no
<u>'C</u>		4	FRAMI	E# 16 PCICI	LK's after t	he grant.
	0					
ılt						
	X					
			2	,		
ılt						
311						
ult						
, i						
1	7					
X Z						

AD30, AD31



7	Arbitration Mode	7	I/O Port 22 Access
	0 REQ-based (arbitrate at end of REQ#)default		0 CPU access to I/O address 22h is passed on to
	1 Frame-based (arbitrate at FRAME# assertion)		the PCI bus default
6-4 3	<b>Latency Timer</b> read only, reads Rx0D bits 2:0 <b>Reserved</b> always reads 0		1 CPU access to I/O address 22h is processed internally
2-0	PCI Master Bus Time-Out	6	Reservedalways reads 0
	(force into arbitration after a period of time)	5-4	Master Priority Rotation Control
	000 Disabledefault		00 Disabledefault
	001 1x16 PCICLKs		01 Grant to CPU after every PCI master grant
	010 2x16 PCICLKs		10 Grant to CPU after every 2 PCI master grants
	011 3x16 PCICLKs		11 Grant to CPU after every 3 PCI master grants
	100 4x16 PCICLKs		Setting 01: the CPU will always be granted access
			after the current bus master completes, no matter how
	111 7x16 PCICLKs		many PCI masters are requesting.
			Setting 10: if other PCI masters are requesting during
			the current PCI master grant, the highest priority
			master will get the bus after the current master
			completes, but the CPU will be guaranteed to get the
			bus after that master completes.
			Setting 11: if other PCI masters are requesting, the
		7	highest priority will get the bus next, then the next
			highest priority will get the bus, then the CPU will
			get the bus.
			In other words, with the above settings, even if
	10,		In other words, with the above settings, even if multiple PCI masters are continuously requesting the
		e n	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every
		en	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10)
	chino,	e II	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).
	c echino i	3-2	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).  Select REQn# to REQ4# mapping
	e chine in	3-2	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).  Select REQn# to REQ4# mapping  00 REQ4#
		3-2	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).  Select REQn# to REQ4# mapping  00 REQ4#
		3-2	In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).  Select REQn# to REQ4# mapping  00 REQ4#

.....always reads 0

0 Disable.....default

Reserved

Enable

**REQ4#** is High Priority Master



#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the P4X266E.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the P4X266E contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

Device (	0 Offset 83-80 - GART/TLB Control (00000000h) RW
31-16	<b>Reserved</b> always reads 0
15-8	Reserved (test mode status)RO
7	Flush Page TLB
	0 Disabledefault
	1 Enable
6-0	<b>Reserved</b> always reads 0

Note: For any master access to the Graphics Aperture range, snoop will not be performed.

#### Device 0 Offset 84 - Graphics Aperture Size (00h)...... RW

7-0 Graphics Aperture Size

11111111 1M 1111000 16M 11111110 2M 1110000 32M 111111100 4M 11000000 64M 11111000 8M 10000000 128M 00000000 256M

#### (See Next Page for Rx85-87)

#### Offset 8B-88 - GA Translation Table Base (00000000h) RW

31-12 Graphics Aperture Translation Table Base.

Pointer to the base of the translation table in system memory used to map addresses in the aperture range (the pointer to the base of the "Directory" table).

11-2 Reserved .....always reads 0

1 Graphics Aperture Enable

0 Disable.....default

1 Enable

Note: To disable the Graphics Aperture, set this bit to 0 and set all bits of the Graphics Aperture Size to 0. To enable the Graphics Aperture, set this bit to 1 and program the Graphics Aperture Size to the desired aperture size.

**0 Reserved** .....always reads 0



#### **CPU-to-Memory Access Control**

Offset 8	85 - CPU-to-Memory Write PolicyRO / RW†
Bits 7 a	and 3 of this register are only available in the VT8753E
7-4	Write Request Limit default = 0
3-0	Write Request Base default = 0
When the	he number of outstanding write requests is eqaul to the
"limit",	the P4X266E will put a priority on decreasing write
requests	s until the number pending is equal to the "base".
Offset 8	86 – CPU-to-Memory Bandwidth TimerRO / RW†
This roo	The state of the s
11115 105	gister is only available in the VT8753E
-	gister is only available in the V18/53E <b>Host Bandwidth Timer</b> default = 0
-	<b>Host Bandwidth Timer</b> default = 0
7-4 3-0	Host Bandwidth Timer default = 0 DRAM Bandwidth Timer default = 0
7-4 3-0	<b>Host Bandwidth Timer</b> default = 0
7-4 3-0 Offset 8	Host Bandwidth Timer default = 0 DRAM Bandwidth Timer default = 0

- 2-1 Bandwidth Limit
  - 00 Disable (same operation as VT8753).....default
  - 01 Fixed DRAM bandwidth limit
  - 10 Fixed CPU bandwidth limit
  - 11 Dynamically toggle between two CPU / DRAM bandwidth limits (two timers Rx86[7-4] and Rx86[3-0] are used)
- 0 CPU Access DRAM Read After Write
  - 0 Normal ......default
  - 1 Improved

Rx85, 86 and 87 should be programmed to optimum values recommended by VIA to increase system performance.

† Rx85, 86 and 87 are Write Enabled via Rx54[3]



### **AGP Control**

<b>Device</b>	0 Offset A3-A0 - AGP Capability Identifier	Device 0 Offset AC - AGP Control (00h)RW
(0020C)	002h)RO	7 AGP Disable RO
	Reserved always reads 00	0 Disable default
	Major Specification Revision always reads 0010	1 Enable
23 20	Major rev # of AGP spec to which device conforms	This bit is latched from MA9 at the rising edge of
10_16	Minor Specification Revision always reads 0000	RESET#.
19-10	Minor rev # of AGP spec to which device conforms	6 AGP Read Synchronization
15 0	Pointer to Next Item always reads C0h (last item)	0 Disabledefault
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)	
/-0	(always reads 02 to indicate it is AGP)	
Device	0 Offset A7-A4 - AGP Status (1F000201h)RO	5 AGP Read Snoop DRAM Post-Write Buffer 0 Disabledefault
31-24	Maximum AGP Requestsalways reads 1F	1 Enable
-	Max # of AGP requests the device can manage (32)	4 GREQ# Priority Becomes Higher When Arbiter is
23-10	<b>Reserved</b>	Parked at AGP Master
9	Supports SideBand Addressing always reads 1	0 Disabledefault
8-6	Reserved always reads 0	1 Enable
5	4G Supported (can be written at RxAE[5]	3 2X Rate Supported
4	Fast Write Supported (can be written at RxAE[4]	0 Disabledefault
3	Reservedalways reads 0	
2	4X Rate Supportedalways reads 0	1 Enable
1	2X Rate Supported always reads 0	2 Fence/Flush
0	1X Rate Supportedalways reads 1	0 Disable – low priority requests may be
U	1A Rate Supported always leads 1	executed out of orderdefault
		1 Enable – all normal priority AGP operations
		will be executed in order
<b>Device</b>	0 Offset AB-A8 - AGP Command (00000000h)RW	1 AGP Grant Parking Policy
	Request Depth (reserved for target) always reads 0s	0 Non-Parking Grant – if GFRM# or GPIPE# is
	Reservedalways reads 0s	asserted, GGNT# is deasserted default
9	SideBand Addressing Enable	1 Parking Grant – if GFRM# or GPIPE# is
	0 Disabledefault	asserted, GGNT# is not de-asserted until
	1 Enable	GREQ# is deasserted or timeout
8	AGP Enable	0 AGP to PCI Master or CPU to PCI Turnaround
Ū	0 Disabledefault	Cycle
	1 Enable	0 2T or 3T Timingdefault
7-6	Reservedalways reads 0s	1 1T Timing
5	4G Enable	
3	0 Disable default	
	4 P 11	
4	I Enable Fast Write Enable	
4	0 Disabledefault	
•		
3	Reserved always reads 0s	
2	4X Mode Enable	
	0 Disabledefault	
	1 Enable	
1	2X Mode Enable always reads 0 (disable)	
0	<b>1X Mode Enable</b> always reads 0 (disable)	



## **AGP Control (continued)**

<b>Device</b>	0 Offset AD – AGP Miscellaneous Control (02h)RW	<b>Device</b>	0 Offset B1 – AGP Drive Strength (63h)RW
7-6	Reserved always reads 0	7-4	AGP Output Buffer Drive Strength N Ctrldef=6
5	Input on AGP GD / GBE Pads	3-0	AGP Output Buffer Drive Strength P Ctrl def=3
	0 Disabledefault		1
	1 Enable		
4	<b>Choose First or Last Ready of DRAM</b>	<b>Device</b>	0 Offset B2 – AGP Pad Drive & Delay Ctrl (08h)RW
	0 Last ready chosendefault	7	<b>GD/GDS/GDS#/GBE Pad Control</b> default = 0
	1 First ready chosen		SA / SBS = GD / GBE / GDS
3-0	<b>AGP Data Phase Latency Timer</b> default = 02h		0 VDDQ=1.5V: Normal Normal
	·		VDDQ=3.3V: Delayed Normal
<b>Device</b>	0 Offset AE – AGP Miscellaneous Control (00h)RW		1 VDDQ=1.5V: Normal Delayed
7-6	<b>Reserved</b> always reads 0		VDDQ=3.3V Delayed Delayed
5	4G Supported	6-5	<b>Reserved</b> always reads 0
	0 4G not supporteddefault	4	GD[31:16] Output Stagger Delay
	1 4G supported		0 No delay default
4	Fast Write Supported		1 Delay GD[31:16] by 1 ns
	0 Fast Write not supporteddefault	3	GD, GDS, GDS# Slew Rate Control
	1 Fast Write supported		0 Disable
3	Reserved always reads 0		1 Enabledefault
2	4X Rate Supported	2	GD, GDS, GDS# Preamble Control
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
1-0	Reserved always reads 0	1	AGP Bus Voltage
Dovino	0 Offset B0 – AGP Pad Control / Status (8xh) RW		0 1.5Vdefault
			1 3.3V
7	AGP 4x Strobe VREF Control	0	GDS Output Delay
	This bit is valid only when $RxA8[2] = 1$ (4x transfer		0 No delay default
	mode enabled), otherwise, STB VREF is AGPVREF.		1 Delay GDS by 400 ps
	0 STB VREF is STB# and vice versa		(GDS & GDS# will be delayed 1 ns more if bit- $4 = 1$ )
	1 STB VREF is AGPVREFdefault		
	The reference voltage is also determined by setting of		
	RxB2[1] (AGP Bus Voltage): AGP Voltage This Bit Strobe Reference Voltage	Device	0 Offset B3 – AGP Strobe Drive Strength (63h) RW
	$\frac{\text{AGI Voltage}}{3.3\text{V}} \frac{\text{Inis Bit}}{\text{don't care}} \frac{\text{Strobe Reference Voltage}}{\text{AGPVREF}} = 0.4 \times 3.3\text{V}$	7-4	
	1.5V don't care AGI VREF = $0.4 \times 3.5$ V AGPVREF = $0.5 \times 1.5$ V	3-0	AGP Strobe Output Drive Strength P Ctrldef=3
	1.5V 1 AGI VKEI = 0.5 X 1.5V 1.5V 0 STB / STB#		iioi siioii s aipii ziii s aisiigii i siiiiiiiii s
6	AGP 4x Strobe & GD Pad Drive Strength		
U	0 Drive strength set to compensation circuit		
	defaultdefault		
	1 Drive strength controlled by RxB1[7-0]		
5-3	AGP Compensation Circuit N Control Output.RO		
2-0	AGP Compensation Circuit P Control Output.RO		



#### V-Link Control

Device	0 Offset B4 – V-Link NB Compensation Ctrl (00h)RW	Device	0 Offset B8 – V-Link SB Compensation Ctrl (00h)RW
7-6	V-Link Autocomp Output Value always reads 0	7-6	V-Link Autocomp Output Value always reads 0
5	Pullup Compensation Selection	5	Pullup Compensation Selection
	0 Auto Comp (use values in bits 7-6)default		0 Auto Comp (use values in bits 7-6) default
	1 Manual Comp (use values in bits 3-2)		1 Manual Comp (use values in bits 3-2)
4	Pulldown Compensation Selection	4	Pulldown Compensation Selection
	0 Auto Comp (use values in bits 7-6)default		0 Auto Comp (use values in bits 7-6) default
	1 Manual Comp (use values in bits 1-0)		1 Manual Comp (use values in bits 1-0)
3-2	Pullup Compensation Manual Setting def = 0	3-2	Pullup Compensation Manual Settingdef = 0
1-0	Pulldown Compensation Manual Setting def = 0	1-0	Pulldown Compensation Manual Settingdef = 0
	•		
	0 Offset B5 – V-Link NB Drive Control (00h)RW		0 Offset B9 – V-Link SB Drive Control (00h) RW
7-6	NB V-Link Strobe Pullup Manual Setting	7-6	SB V-Link Strobe Pullup Manual Setting
5-4	NB V-Link Strobe Pulldown Manual Setting	5-4	SB V-Link Strobe Pulldown Manual Setting
3-1	Reserved always reads 0	3-1	Reservedalways reads 0
0	NB V-Link Slew Rate Control	0	SB V-Link Slew Rate Control
	0 Disabledefault	20	0 Disabledefault
	1 Enable		1 Enable



### **DRAM Interface Control**

<b>Device</b>	<u> 0 Offset BE – MECC Drive Stren</u>	gth (00h)RW
7-6	MECC Drive Strength	default = 0
5-0	Reserved	
<b>Device</b>	0 Offset BF – DRAM Pad Toggle	Reduction (00h)RW
7	MA / SCMD Pin Toggle Reducti	on
	0 Disable	default
	1 Enable (MA and S com	mand pins won't
	toggle if not accessed)	
6	Slew Rate Control for MA / SCN	AD Group A
	0 Disable	default
	1 Enable	
5	Slew Rate Control for MA / SCN	AD Group B
	0 Disable	default
	1 Enable	
4	Reserved	always reads 0
3	DIMM #3 MAA / MAB Select	
	0 MAA	default
	1 MAB	
2	DIMM #2 MAA / MAB Select	
	0 MAA	default
	1 MAB	<b>O Y</b>
1	DIMM #1 MAA / MAB Select	
	0 MAA	default
	1 MAB	
0	DIMM #0 MAA / MAB Select	
	0 MAA	default
	1 MAR	

### **Power Management**

Device	<u> U Offset CU – Power Management Capability IDRO</u>
7-0	Capability IDalways reads 01h
Device	0 Offset C1 – Power Management Next Pointer. RO
7-0	Next Pointer always reads 00h ("Null" Pointer)
Device	0 Offset C2 – Power Mgmt Capabilities IRO
7-0	<b>Power Management Capabilities</b> always reads 02h
Device	0 Offset C3 – Power Mgmt Capabilities II RO
7-0	Power Management Capabilities always reads 00h
Device	0 Offset C4 – Power Mgmt Control / Status RW
7-2	<b>Reserved</b> always reads 0
1-0	Power State
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot
0.	0.000 v.C. P
	0 Offset C5 – Power Management StatusRO
7-0	Power Management Statusalways reads 00h
Device	<u> 0 Offset C6 – PCI-to-PCI Bridge Support Ext RO</u>
7-0	<b>P2P Bridge Support Extensions</b> always reads 00h
Device	0 Offset C7 – Power Management DataRO
7-0	

#### ECC Error Control

Device 0 Offset D3-	D0 - ECC Error	Address (	xxh)	RO
-				
Device 0 Offset D4	- ECC Error Svi	ndrome (xx	xh)	RO



## **AGTL+ I/O Control**

Device	0 Offset D8 – Host Address (2x) Pullup DriveRW	Device 0	Offset DD – AGTL+ I/O Control (00h) RW
7	Reserved always reads 0	7	AGTL+ 4x Input Increase Delay to Filter Noise
6-4	<b>Strobe Pullup Drive (HAS#)</b> default = 0		0 Disabledefault
3	<b>Reserved</b> always reads 0		1 Enable
2-0	<b>Address Pullup Drive (HA,HREQ#)</b> default = 0	6	AGTL+ 2x Input Increase Delay to Filter Noise
	• • • • • • • • • • • • • • • • • • • •		0 Disabledefault
<b>Device</b>	0 Offset D9 – Host Address (2x) Pulldown DriveRW		1 Enable
7	<b>Reserved</b> always reads 0	5 .	AGTL+ Slew Rate Control
6-4	<b>Strobe Pulldown Drive (HAS#)</b> default = 0		0 Disabledefault
3	<b>Reserved</b> always reads 0		1 Enable
2-0	<b>Address Pulldown Drive (HA,HREQ#)</b> . $default = 0$	4	Reservedalways reads 0
Davias	0 Offset DA Hest Date (Av.) Bullum Drive DW	3	Input Pullup
	0 Offset DA – Host Data (4x) Pullup DriveRW		0 Disabledefault
7	Reservedalways reads 0		1 Enable
6-4	Strobe Pullup Drive (HDS,HDS#) default = 0	2	AGTL+ Strobe Internal Termination Pullups
3	Reserved always reads 0		0 Disabledefault
2-0	<b>Address Pullup Drive (HD,HDBI#)</b> default = 0	• 0	1 Enable
Device	0 Offset DB – Host Data (4x) Pulldown DriveRW	1 .	AGTL+ Data Internal Termination Pullups
7	Reservedalways reads 0	20	0 Disabledefault
6-4	Strobe Pulldown Drive (HDS,HDS#) default = 0		1 Enable
3	Reserved	0	AGTL+ Dynamic Compensation
2-0	Address Pulldown Drive (HD,HDBI#) default = 0		0 Disabledefault
			1 Enable
Note:	Refer to the VT8753E BIOS Porting Guide for	Device 0	Offset DE – AGTL+ Comp Status (00h) RW
racamn	anded actions for these bits for trunical greature		
	nended settings for these bits for typical system		
	arations.		Select AutoCompensation Drive
configu	urations.		Select AutoCompensation Drive 0 Disabledefault
configu Device	orations.  O Offset DC – Output Delay / Stagger ControlRW		Select AutoCompensation Drive  0 Disable
configu	o Offset DC – Output Delay / Stagger ControlRW  Data / Strobe Relative Delay	7	Select AutoCompensation Drive  0 Disable
configu Device	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault	6-4	Select AutoCompensation Drive  0 Disable
configu Device	Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  Data delay = strobe delay	6-4	Select AutoCompensation Drive  0 Disable
configu Device	Data delay = strobe delay - 150 psecdefault  Data delay = strobe delay	6-4	Select AutoCompensation Drive  0 Disable
Device 7-6	Data delay = strobe delay - 150 psec 11 Data delay = strobe delay - 300 psec 11 Data delay = strobe delay - 300 psec	6-4	Select AutoCompensation Drive  0 Disable
configu Device	Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger	6-4	Select AutoCompensation Drive  0 Disable
Device 7-6	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault  01 Data delay = strobe delay  10 Data delay = strobe delay - 150 psec  11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  0 No delaydefault	6-4	Select AutoCompensation Drive  0 Disable
Device 7-6	Data / Strobe Relative Delay  O Data delay = strobe delay  Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  No delay	6-4 3	Select AutoCompensation Drive  0 Disable
Device 7-6	Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  No delay	6-4 3	Select AutoCompensation Drive  0 Disable
Device 7-6	Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  No delay	6-4 3	Select AutoCompensation Drive  0 Disable
Device 7-6	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault 01 Data delay = strobe delay 10 Data delay = strobe delay - 150 psec 11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger 0 No delaydefault 1 1 nsec delay  HA[31:17] Output Stagger 0 No delay	7 6-4 3 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Select AutoCompensation Drive  0 Disable
Device 7-6 5	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault  01 Data delay = strobe delay  10 Data delay = strobe delay - 150 psec  11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  0 No delay	7 6-4 3 2 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Select AutoCompensation Drive  0 Disable
Device 7-6 5	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault 01 Data delay = strobe delay 10 Data delay = strobe delay - 150 psec 11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger 0 No delaydefault 1 1 nsec delay  HA[31:17] Output Stagger 0 No delay	7 6-4 3 2 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Select AutoCompensation Drive  0 Disable
Device 7-6 5	Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  O Data delay = strobe delay - 150 psec  I Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  O No delay	7 6-4 3 2 1 0 Device 0	Select AutoCompensation Drive  0 Disable
Device 7-6 5	Data / Strobe Relative Delay  O Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  O Data delay = strobe delay  Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  No delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable
Device 7-6 5	Data / Strobe Relative Delay  O Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  O Data delay = strobe delay  Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  No delay default  I nsec delay  HA[31:17] Output Stagger  No delay default  I nsec delay  HDS / HDS# Output Extra Delay  No delay default  O No delay default  1 150 psec delay  10 300 psec delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable
5 4 3-2	Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay  O Data delay = strobe delay - 150 psec  Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  O No delay default  1 nsec delay  HA[31:17] Output Stagger  O No delay default  1 nsec delay  HDS / HDS# Output Extra Delay  ON delay default  ON Desec delay  ON Desec delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable
5 4 3-2	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault 01 Data delay = strobe delay - 150 psec 11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  0 No delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable
5 4 3-2	Data / Strobe Relative Delay / Stagger ControlRW  Data / Strobe Relative Delay  00 Data delay = strobe delay + 150 psecdefault 01 Data delay = strobe delay - 150 psec 11 Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  0 No delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable
5 4 3-2	Data / Strobe Relative Delay  O Data / Strobe Relative Delay  O Data delay = strobe delay + 150 psecdefault  O Data delay = strobe delay - 150 psec  I Data delay = strobe delay - 300 psec  HD[63:48, 31:16], HDBI[3,1]# Output Stagger  O No delay	7 6-4 3 2 1 0 Device 0 7-4	Select AutoCompensation Drive  O Disable



### **Frame Buffer Control**

<b>Device</b>	0 Offset E0 – CPU Direct Access FB Base (00h) RW	D
7-1	CPU Direct Access FB Base Address[27:21] . def=0	
0	<b>CPU Direct Access Frame Buffer</b>	
	0 Disabledefault	
	1 Enable	
Device	0 Offset E1 – CPU Direct Access FB Size (00h)RW	
7	Internal VGA	
,	0 Disabledefault	
	1 Enable	
6-4	Frame Buffer Size	<u>D</u>
	000 Nonedefault	
	001 Reserved	
	010 Reserved	<u>D</u>
	011 8MB	
	100 16MB	
	101 32MB	•
	11x -reserved-	2
3-0	CPU Direct Access FB Base Address[31:28] . def=0	
<b>Device</b>	0 Offset E2 – VGA Arbitration Timer 1 (00h)RW	7
7-4	VGA High Priority Timer (units of 16 MCLKs)def=0	
3-0	<b>VGA Timer</b> (units of 16 MCLKs) default = $0$	
Device	0 Offset E3 – VGA Arbitration Timer 2 (00h) RW	0
7-4	Timer to Promote Graphics Priority	
/ <del>- 4</del>	(units of 16 MCLKs) default = 0	
3-2	Reserved	
1-0	Probing Signal Select default = 0	
	Y	В
		<u>D</u>

#### **DRAM Above 4G Control**

<b>Device</b>	0 Offse	et E4 – Low Top Address Low (00h) RW	
7-4	<b>Low Top Address Low</b> default = 0		
3-0	DRA	M Granularity	
	0	16M Total DRAM less than 4G default	
	1	32M Total DRAM less than 8G	
	2	64M Total DRAM less than 16G	
	3	128M Total DRAM less than 32G	
	4	256M Total DRAM less than 64G	
	5-7	-reserved-	
Device	0 Offse	et E5 – Low Top Address High (FFh) RW	
7-0		Top Address Highdefault = FFh	
, 0			
<b>Device</b>	0 Offs	et E6 – SMM / APIC Decoding (01h) RW	
7-6	Reser	r <b>ved</b> always reads 0	
5	Reser	rved (Do Not Program)default = 0	
4	I/O A	APIC Decoding	
	0	FECxxxxx accesses go to PCI default	
	1	FEC00000 to FEC7FFFF accesses go to PCI	
9		FEC80000 to FECFFFFF accesses go to AGP	
3	MSI	(Processor Message) Support	
X	0	Disable (master access to FEExxxxx will go to	
		PCI) default	
	1	Enable (master access to FEExxxxx will be	
		passed to host side to do snoop)	
2	Top S	SMM	
	0	Disabledefault	
	1	Enable	
1	High	SMM	
	0	Disabledefault	
	1	Enable	
. 0	Comp	patible SMM	
	0	Disable	
	1	Enabledefault	

#### **BIOS Scratch**

<b>Device</b>	0 Offset F3-F4 – BIOS Scratch Reg	istersRW
7.0	No hardware function	default - 0



## **Device 1 Register Descriptions**

<b>Device</b>	1 PCI-to-PCI Bridge Header Registers	<b>Device</b>	1 Offset 7-6 - Status (Primary Bus) (0230h)RWC
All reg	isters are located in PCI configuration space. They	15	<b>Detected Parity Error</b> always reads 0
	be programmed using PCI configuration mechanism 1	14	Signaled System Error (SERR#)always reads 0
	CF8 / CFC with bus number of 0 and function number	13	Signaled Master Abort
	0 and device number equal to one.		0 No abort received default
	·		1 Transaction aborted by the master with
Device	1 Offset 1-0 - Vendor ID (1106h)RO		Master-Abort (except Special Cycles)
	ID Code (reads 1106h to identify VIA Technologies)		write 1 to clear
13-0	To Code (reads 1700ii to identify VIA reciniologies)	12	Received Target Abort
<b>Device</b>	1 Offset 3-2 - Device ID (B091h)RO		0 No abort received default
	ID Code (reads B091h to identify the P4X266E PCI-		1 Transaction aborted by the target with Target-
10 0	to-PCI Bridge device)		Abort write 1 to clear
	to I of Bridge de (100)	11	Signaled Target Abortalways reads 0
<b>Device</b>	1 Offset 5-4 – Command (0007h)RW	10-9	DEVSEL# Timing
15-10	<b>Reserved</b> always reads 0		00 Fast
9	Fast Back-to-Back Cycle EnableRO		01 Mediumalways reads 01
	0 Fast back-to-back transactions only allowed to	0, (2)	10 Slow
	the same agentdefault		11 Reserved
	1 Fast back-to-back transactions allowed to	8	<b>Data Parity Error Detected</b> always reads 0
	different agents	7	Fast Back-to-Back Capablealways reads 0
8	SERR# EnableRO	6	<b>User Definable Features</b> always reads 0
	0 SERR# driver disableddefault	5	66MHz Capable always reads 1
	1 SERR# driver enabled	4	Supports New Capability listalways reads 1
	(SERR# is used to report ECC errors).	3-0	<b>Reserved</b> always reads 0
7	Address / Data SteppingRO	Davies	1 Offset 9 Devision ID (00h)
	0 Device never does steppingdefault		1 Offset 8 - Revision ID (00h) RO
	1 Device always does stepping	7-0	<b>P4X266E Chip Revision Code</b> (00=First Silicon)
6	Parity Error ResponseRW	Device	1 Offset 9 - Programming Interface (00h)RO
	0 Ignore parity errors & continuedefault		gister is defined in different ways for each Base/Sub-
	1 Take normal action on detected parity errors		ode value and is undefined for this type of device.
5	Reservedalways reads 0	7	••
4	Memory Write and Invalidate Command RO	7-0	Interface Identifieralways reads 00
	0 Bus masters must use Mem Writedefault	Device	1 Offset A - Sub Class Code (04h)RO
	1 Bus masters may generate Mem Write & Inval		Sub Class Code reads 04 to indicate PCI-PCI Bridge
3	Special Cycle MonitoringRO	7-0	Sub Class Code. Teads 04 to indicate 1 CI-1 CI Bridge
	O Does not monitor special cyclesdefault	<b>Device</b>	1 Offset B - Base Class Code (06h)RO
	1 Monitors special cycles	7-0	Base Class Code reads 06 to indicate Bridge Device
2	Bus MasterRW		_
	0 Never behaves as a bus master	<b>Device</b>	1 Offset D - Latency Timer (00h)RO
	1 Enable to operate as a bus master on the	7-0	Reservedalways reads 0
	primary interface on behalf of a master on the		•
	secondary interfacedefault	<b>Device</b>	1 Offset E - Header Type (01h)RO
1	Memory SpaceRW	7-0	Header Type Codereads 01: PCI-PCI Bridge
	O Does not respond to memory space	Devise	1 Officet E Duilt In Colf Test (DIST) (00h)
•	1 Enable memory space accessdefault		1 Offset F - Built In Self Test (BIST) (00h) RO
0	I/O SpaceRW	7	BIST Supported reads 0: no supported functions
	0 Does not respond to I/O space	6	Start Test write 1 to start but writes ignored

Enable I/O space access .....default

5-4 Reserved

.....always reads 0

**3-0 Response Code**.........0 = test completed successfully



Device 1 Offset 18 - Primary Bus Number (00h)RW	Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control
<b>7-0 Primary Bus Number</b> default = 0	(0000h)
This register is read write, but internally the chip always uses	15-4 Reservedalways reads 0
bus 0 as the primary.	3 VGA-Present on AGP 0 Forward VGA accesses to PCI Bus default
Device 1 Offset 19 - Secondary Bus Number (00h)RW	1 Forward VGA accesses to FCI Bus default
	Note: VGA addresses are memory A0000-BFFFFh
<b>7-0 Secondary Bus Number</b> default = 0 Note: AGP must use these bits to convert Type 1 to Type 0.	and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
Note. AGF must use these ons to convert Type I to Type 0.	3DFh (10-bit decode). "Mono" text mode uses
Device 1 Offset 1A - Subordinate Bus Number (00h) RW	B0000-B7FFFh and "Color" Text Mode uses B8000-
7-0 <b>Primary Bus Number</b>	BFFFFh. Graphics modes use Axxxxh. Mono VGA
Note: AGP must use these bits to decide if Type 1 to Type 1	uses I/O addresses 3Bx-3Cxh and Color VGA uses
command passing is allowed.	3Cx-3Dxh. If an MDA is present, a VGA will not
tommand passing is ano noun	use the 3Bxh I/O addresses and B0000-B7FFFh
Device 1 Offset 1B – Secondary Latency Timer (00h)RO	memory space; if not, the VGA will use those
<b>7-0 Reserved</b>	addresses to emulate MDA modes.
·	2 Block / Forward ISA I/O Addresses
Device 1 Offset 1C - I/O Base (f0h)RW	0 Forward all I/O accesses to the AGP bus if
<b>7-4 I/O Base AD[15:12]</b> default = 1111b	they are in the range defined by the I/O Base
<b>3-0 I/O Addressing Capability</b> default = 0	and I/O Limit registers (device 1 offset 1C-1D)
Device 1 Offset 1D - I/O Limit (00h)RW	default
7-4 I/O Limit AD[15:12]	1 Do not forward I/O accesses to the AGP bus
3-0 I/O Addressing Capability default = 0	that are in the 100-3FFh address range even if
3-0 1/0 Addressing Capability default 10	they are in the range defined by the I/O Base
Device 1 Offset 1F-1E - Secondary StatusRO	and I/O Limit registers.
15-0 Secondary Status	1-0 Reservedalways reads 0
Rx44[4] = 0: these bits read back 0000h	
Rx44[4] = 1: these bits read back same as $Rx7-6$	
Device 1 Offset 21-20 - Memory Base (fff0h)RW	
15-4 Memory Base AD[31:20]default = FFFh	
3-0 Reservedalways reads 0	
	<b>Y</b>
Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW	
<b>15-4 Memory Limit AD[31:20]</b> default = 0	
<b>3-0 Reserved</b> always reads 0	
Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW	
15-4 Prefetchable Memory Base AD[31:20]default = FFFh	
3-0 Reservedalways reads 0	
3-0 Reserved arways reads 0	
<b>Device 1 Offset 27-26 - Prefetchable Memory Limit</b>	
(0000h)RW	
15-4 Prefetchable Memory Limit $AD[31:20]$ . default = 0	
<b>3-0 Reserved</b> always reads 0	
D 1 40% (44 G 1111) D 1 (62)	
Device 1 Offset 34 - Capability Pointer (80h)RO	
Contains an offset from the start of configuration space.	
7-0 AGP Capability List Pointer always reads 80h	



## **Device 1 PCI-to-PCI Bridge Device-Specific Registers**

### **AGP Bus Control**

<u>Device</u>	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	<b>CPU-AGP Post Write</b>
	0 Disabledefault
	1 Enable
6	<b>Reserved</b> always reads 0
5	<b>CPU-AGP One Wait State Burst Write</b>
	0 Disabledefault
	1 Enable
4-3	Read Prefetch Control
	00 Always prefetchdefault
	x1 Never prefetch
	10 Prefetch only for Enhance command
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable
Ta	able 9. VGA/MDA Memory/IO Redirection
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

<u>40[2]</u>	<u>VGA</u>	MDA	Axxxx,	B0000	<u>3Cx,</u>	
MDA <sup>e</sup>	<u>is</u>	is	B8xxx	-B7FFF	3Dx	<u>3Bx</u>
Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
-	PCI	PCI	PCI	PCI	PCI	PCI
0	AGP	AGP	AGP	AGP	AGP	AGP
1	AGP	PCI	AGP	PCI	AGP	PCI
	MDA Pres.	MDA is on on PCI O AGP	MDA Pres.         is on on on           - PCI PCI           0 AGP AGP	MDA         is         is         B8xxx           Pres.         on         on         Access           -         PCI         PCI         PCI           0         AGP         AGP         AGP	MDA Pres.         is on on Access         B8xxx Access         B7FFF Access           - PCI PCI PCI PCI PCI AGP AGP         PCI AGP AGP AGP	Pres.         on         on         Access         Access         I/O           -         PCI         PCI         PCI         PCI         PCI           0         AGP         AGP         AGP         AGP         AGP

<b>Device</b>	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
	0 Disable
	1 Enabledefault
2	<b>Reserved</b> always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
	Buffered Read Data
	0 Disable default
K	
0	1 Enable Reservedalways reads 0
<b>Device</b>	1 Offset 42 - AGP Master Control (00h)RW
7	<b>Reserved (Must Be Programmed to 1)</b> $def = 0$
	When this bit is set, the P4X266E will automatically
O	resolve the problem of AGP master cycles being
	blocked by PCI Master Cycles.
6	AGP Master One Wait State Write
	0 Disabledefault
	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	<b>Break Consecutive PCI Master Accesses</b>
	0 Disabledefault
	1 Enable
3	<b>Reserved</b> always reads 0
2	Claim I/O R/W and Memory Read Cycles
	0 Disabledefault
	1 Enable
1	Claim Local APIC FEEx xxxx Cycles
	0 Disabledefault
	1 Enable
0	Snoop Write Enable 2T Rate, Support Host Side
	Snoop Cycles at 2T Rate
	0 Disabledefault
	1 Enable



Device 1 Offset 43 - ACP Master Latency Timer (22h) RW

Device	1 Ons	et 45 - AGF Master Latency Timer (2211) KW	Device	1 Offset 45 – Fast Write Co
7-4	Host	to AGP Time slot	7	Force Fast Write Cycle to
	0	Disable (no timer)		(if Rx45[6] = 0)
	1	16 GCLKs		0 Disable
	2	32 GCLKsdefault		1 Enable
		•••	6	Merge Multiple CPU Tr
	F	128 GCLKs		Write Burst Transaction
3-0	AGP	Master Time Slot		0 Disable
	0	Disable (no timer)		1 Enable
	1	16 GCLKs	5	Merge Multiple CPU W
	2	32 GCLKsdefault		Offset 23-20 Into Fast Wi
		•••		(if Rx45[6] = 0)
	F	128 GCLKs		0 Disable
				1 Enable
			4	Merge Multiple CPU
				Prefetchable Memory
				Write Burst Cycles (if Rx

Offse	et 43 - AGP Master Latency Timer (22h) RW	<b>Device</b>	1 Offset 45	– Fast Writ	e Control (72h) RW
Host	to AGP Time slot	7	Force Fas	t Write Cyc	le to be QW Aligned
0	Disable (no timer)		(if Rx45[6	•	- 0
1	16 GCLKs		0 Dis	able	default
2	32 GCLKsdefault		1 Ena	ble	
		6	Merge M	ultiple CPU	<b>Transactions Into One Fast</b>
F	128 GCLKs		Write Bu	rst Transact	ion
<b>AGP</b>	Master Time Slot		0 Disa	able	
0	Disable (no timer)		1 Ena	ble	default
1	16 GCLKs	5	Merge M	ultiple CPU	Write Cycles To Memory
2	32 GCLKsdefault		Offset 23-	20 Into Fast	Write Burst Cycles
			(if Rx45[6	]=0)	
F	128 GCLKs		0 Disa	able	
			1 Ena	ble	default
		4	Merge	Multiple	CPU Write Cycles To
			Prefetcha	ble Memor	y Offset 27-24 Into Fast
			Write Bui	rst Cycles (if	Rx45[6] = 0
			0 Dis		
			1 Ena	ble	default
		3	Reserved		always reads 0
		2			Max (No Slave Flow Control)
		9			default
			1 Ena		
		1)		e Fast Back	to Back
				able	
					default
		0			ck 1 Wait State
		<b>Y</b>			default
			1 Ena	ble	
				CPU Write	
	Y	Bits	Address	Address	
		<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
		x1xx	=	-	QW aligned, burstable
		0000	-	-	DW aligned, nonburstable
		x010	0	0	n/a
		0010	0	1	DW aligned, non-burstable
		x010	1	-	QW aligned, burstable
		x001	0	0	n/a
	7	x001	-	1	QW aligned, burstable
		0001	1	0	DW aligned, non-burstable
		x011	0	0	n/a
		v011	1	_	OW aligned hurstable

Bits	Address	Address	
<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
x1xx	-	-	QW aligned, burstable
0000	-	-	DW aligned, nonburstable
x010	0	0	n/a
0010	0	1	DW aligned, non-burstable
x010	1	-	QW aligned, burstable
x001	0	0	n/a
x001	-	1	QW aligned, burstable
0001	1	0	DW aligned, non-burstable
x011	0	0	n/a
x011	1	-	QW aligned, burstable
x011	0	1	QW aligned, burstable
1000	-	-	QW aligned, non-burstable
1010	0	1	QW aligned, non-burstable
1001	1	0	QW aligned, non-burstable



<b>Device</b>	1 Offset 47-46 – PCI-to-PCI Bridge Device IDRW	<b>Device</b>	1 Offset 84 – Power Mgmt C
15-0	<b>PCI-to-PCI Bridge Device ID</b> default = 0000	7-2	Reserved
		1-0	Power State
			00 D0
<b>Device</b>	1 Offset 80 – Capability ID (01h)RO		01 -reserved- 10 -reserved-
7-0	Capability IDalways reads 01h		11 D3 Hot
<b>Device</b>	1 Offset 81 – Next Pointer (00h)RO	Device	1 Offset 85 – Power Mgmt S
7-0	Next Pointer: Null always reads 00h	7-0	Power Mgmt Status
		Device	1 Offset 86 – P2P Br. Suppor
Dovido	1 Offcot 92 Power Mant Canabilities 1 (02h) DO	7-0	P2P Bridge Support Extension
7-0	1 Offset 82 – Power Mgmt Capabilities 1 (02h)RO Power Mgmt Capabilitiesalways reads 02h	ъ.	
7-0	Tower right Capabilities arways reads 0211		1 Offset 87 – Power Manage
<b>Device</b>	1 Offset 83 – Power Mgmt Capabilities 2 (00h)RO	7-0	Power Management Data
7-0	Power Mgmt Capabilities always reads 00h		<b>Y</b>
		20	
		10	
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		
		,	
	>		

<b>Device</b>	Device 1 Offset 84 – Power Mgmt Ctrl/Status (00h) RW					
7-2	<b>Reserved</b> always reads 0					
1-0	Power State					
	00 D0default					
	01 -reserved-					
	10 -reserved-					
	11 D3 Hot					
Device	1 Offset 85 – Power Mgmt Status (00h)RO					
7-0	Power Mgmt Statusdefault = 00					
Device	1 Offset 86 – P2P Br. Support Extensions (00h). RO					
7-0	P2P Bridge Support Extensionsdefault = 00					
Device	1 Offset 87 – Power Management Data (00h) RO					
7-0	Power Management Data default = 00					



# **FUNCTIONAL DESCRIPTION**

## **Configuration Strapping**

**TBD** 





# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

**Table 10. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit	Notes
$T_{\rm C}$	Case operating temperature	0	85	оС	1
$T_{S}$	Storage temperature	-55	125	oC	1
$V_{\mathrm{IN}}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V <sub>OUT</sub>	Output voltage	-0.5	V <sub>RAIL</sub> + 10%	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2.  $V_{RAIL}$  is defined as the  $V_{CC}$  level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only. AGP can be 1.5V (4x transfer mode) or 3.3V (2x transfer mode).

### **DC Characteristics**

 $T_C = 0-85^{\circ}C$ ,  $V_{RAIL} = V_{CC} + -5\%$ ,  $V_{CORE} = 2.5V + -5\%$ , GND=0V

**Table 11. DC Characteristics** 

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input Low Voltage	-0.50	0.8	V	
$V_{\mathrm{IH}}$	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
$V_{OL}$	Output Low Voltage	-	0.55	V	I <sub>OL</sub> =4.0mA
$V_{OH}$	Output High Voltage	2.4		V	I <sub>OH</sub> =-1.0mA
${ m I}_{ m IL}$	Input Leakage Current	1	+/-10	uА	$0 < V_{IN} < V_{CC}$
$I_{OZ}$	Tristate Leakage Current	- 7	+/-20	uA	0.55 <v<sub>OUT<v<sub>CC</v<sub></v<sub>

Drive strength for selected output pins is programmable. See Device 0 Rx6D, B0[6], B1, B3, BE[7-6] and straps VAD4-5 for details.



# **Power Characteristics**

 $T_C = 0-85^{\circ}C$ ,  $V_{RAIL} = V_{CC}$  +/- 5%,  $V_{CORE} = 2.5V$  +/- 5%, GND=0V

Table 12. Power Characteristics – Internal and Interface Digital Logic

Symbol	Parameter	Тур	Max	Unit	Condition	
$I_{TT}$	Power Supply Current – VTT			mA	Full-On Operation	
I <sub>TTPOS</sub>	Power Supply Current – VTT			mA	POS	
I <sub>TTSTR</sub>	Power Supply Current – VTT			mA	STR	
$I_{TTSOF}$	Power Supply Current – VTT			mA	Soft-Off	
$I_{CCG}$	Power Supply Current – VCCAGP			mA	Full-On Operation	
I <sub>CCGPOS</sub>	Power Supply Current – VCCAGP			mA	POS	
$I_{CCGSTR}$	Power Supply Current – VCCAGP			mA	STR	
$I_{CCGSOF}$	Power Supply Current – VCCAGP			mA	Soft-Off	
$I_{CCV}$	Power Supply Current – VCCVL			mA	Full-On Operation	
I <sub>CCVPOS</sub>	Power Supply Current – VCCVL		<b>&gt;</b>	mA	POS	
$I_{CCVSTR}$	Power Supply Current – VCCVL			mA	STR	
I <sub>CCVSOF</sub>	Power Supply Current – VCCVL			mA	Soft-Off	
$I_{CCM}$	Power Supply Current – VCCMEM		. 60	mA	Full-On Operation	
I <sub>CCMPOS</sub>	Power Supply Current – VCCMEM	K		mA	POS	
$I_{CCMSTR}$	Power Supply Current – VCCMEM			mA	STR	
$I_{CCMSOF}$	Power Supply Current – VCCMEM			mA	Soft-Off	
$I_{CC25}$	Power Supply Current – VCC25			mA	Full-On Operation	
I <sub>CC25POS</sub>	Power Supply Current – VCC25	<b>V</b>		mA	POS	
I <sub>CC25STR</sub>	Power Supply Current – VCC25		,	mA	STR	
I <sub>CC25SOF</sub>	Power Supply Current – VCC25			mA	Soft-Off	
$I_{SUS25}$	Power Supply Current – VSUS25			mA	Full-On Operation	
I <sub>SUS25POS</sub>	Power Supply Current – VSUS25			mA	POS	
I <sub>SUS25STR</sub>	Power Supply Current – VSUS25			mA	STR	
I <sub>SUS25SOF</sub>	Power Supply Current – VSUS25			mA	Soft-Off	
$I_{CCQQ}$	Power Supply Current – VCCQQ			mA	Max operating frequency	
$P_{\mathrm{D}}$	Power Dissipation			W	Max operating frequency	



Table 13. Power Characteristics – Analog and Reference Voltages

Symbol	Parameter	Тур	Max	Unit	Condition	
$I_{CCGTL}$	Power Supply Current – GTLVREF			mA	Max operating frequency	
I <sub>CCHAREF</sub>	Power Supply Current – HAVREF			mA	Max operating frequency	
I <sub>CCHDREF</sub>	Power Supply Current – HDVREF			mA	Max operating frequency	
I <sub>CCHCREF</sub>	Power Supply Current – HCMPVREF			mA	Max operating frequency	
I <sub>CCMREF</sub>	Power Supply Current – MEMVREF			mA	Max operating frequency	
I <sub>CCGREF</sub>	Power Supply Current – AGPVREF			mA	Max operating frequency	
I <sub>CCVLREF</sub>	Power Supply Current – VLVREF			mA	Max operating frequency	
$I_{CCHCK}$	Power Supply Current – VCCHCK			mA	Max operating frequency	
I <sub>CCMCK</sub>	Power Supply Current – VCCMCK		.0	mA	Max operating frequency	
I <sub>CCMDLL</sub>	Power Supply Current – VCCMDLL			mA	Max operating frequency	

# **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 14. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (I/O Pads, VCCQ for 2x transfer mode)	3.135	3.465	Volts
2.5V Power (Internal Logic)	2.375	2.625	Volts
1.5V Power (VCCQ for 4x transfer mode)	1.425	1.575	Volts
Case Temperature	0	85	оС

Drive strength for selected output pins is programmable and may effect AC timing specifications. See Device 0 Rx6D, B0[6], B1, B3, BE[7-6] and straps VAD4-5 for details.



## MECHANICAL SPECIFICATIONS




Figure 4. Mechanical Specifications - 664-Pin Ball Grid Array Package