

Data Sheet

VT8237R Plus South Bridge

Preliminary Revision 1.26 March 23, 2009

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2005-2009 VIA Technologies, Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

Trademark Notice:



VT8235M, VT8237R and VT8237R Plus may only be used to identify products of VIA Technologies.

VIA C3™ is a registered trademark of VIA Technologies.

AMD-K7™ and Athlon™ are registered trademarks of Advanced Micro Devices.

Celeron™, Pentium™, Pentium-II™, Pentium-III™, Pentium-4™, MMX™ and Intel™ are registered trademarks of Intel Corporation.

PS/2™ is a registered trademark of International Business Machines Corporation.

Windows XP TM, Windows 2000™, Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corporation.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

 I^2C^{TM} is a trademark of Philips Electronics.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated Taiwan Office:

1st Floor, No. 531 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

VIA Technologies Incorporated USA Office:

940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com



REVISION HISTORY

Document Release	Date	Revision	Initials
1.0	4/18/05	Initial internal release	SV
1.01	5/3/05	Updated offset 3D in D15F0~F1, D16F1~F4, D17F5~F6 and D18F0	SV
		Corrected AC97 to be MC97 on page 144	
1.02	7/5/05	Fixed Device ID of D17 F0 in "Function Summary"	CY
		Removed descriptions related to "SUSST1# assertion supported for C3"	
		Added wordings "for Intel platforms" when referring "Host Stop bit is	
		enabled to put CPU into Stop Clock State"	
		Updated pin descriptions of VCCAO, VCCAS, VCCATS and VCCA33 in	
		"Serial ATA Pin Descriptions" table	
1.03	9/9/05	Fixed typo "PCI" in "Dual Channel Serial ATA / RAID Controller" section of	CY
		"Product Features"	
		Updated IO attribute of pins SMBCK1, SMBCK2, SMBDT1 and SMBDT2	
		from IO to OD in "System Management Bus (SMB) Interface (I2C Bus)"	
		signal description table	
		Updated pin name—PWROK# to PWROK—in "Pin List" and "Resets,	
		Clocks, and Power Status" signal description tables	
		Fixed strapped high & low functions information of EEDI, and attribute of	
		EXTSMI#	
	2/11/05	Updated D17F0 Rx94[3]	~ .
1.04	2/14/06	Updated CMOS Register Offset 06 in table 8	SV
1.05	2/27/06	Updated attribute of APICD0 and APICD1 in pin description table	CT.
1.05	2/27/06	Updated table 6	SV
		Updated registers description of SATA I/O registers Rx3-0, Rx7-4 and RxB-8	
1 1	4/24/06	Added SATA I/O registers Rx40-4B and Rx80-8B	CM
1.1	4/24/06	Reserved B0D15F0 Rx40[7:4]	CY
		Added B0D15F1 Rx45[7]	
		Reserved B0D17F0 Rx66[7:4] Removed "SMI look" footure from D0D17F0 DMIO Bv0[5] Bv4[2] Bv28[5]	
		Removed "SMI lock" feature from B0D17F0 PMIO Rx0[5], Rx4[2], Rx28[5] and Rx2C[8,1]	
1.11	5/22/06	Updated IO attribute of GPO10 and GPO11 from O to OD	IC
1.11	7/23/07	Updated product features: Dual Channel Serial ATA / RAID Controller	SV
1,2	1123/01	Removed external S-ATA PHY support and RAID Level 0+1	v
		Removed figure: Bock Diagram with 4 Serial ATA Devices	
		Reserved D15F0 Rx49[7:4] and Rx4E[7:4]	
		Reserved D15F0 Rx4A, Rx4B, Rx50, Rx57 and Rx5B	
1.21	10/25/07	Added package thermal simulation table	SV
1.22	12/26/07	Added chip compression force limit value	SV
1.23	1/23/08	Package Thermal Simulation	SV
	2. 25, 30	Added "Heat sink is recommended for this chip"	~ '
1.24	8/27/08	Updated the cover page and legal page	SY
		Updated register bit descriptions of D17F0 Rx95[0] and PMIO Rx20[14]	
1.25	12/8/08	Added Total Green Package under Mechanical Specification	LW
1.26	3/23/09	Updated the legal page	LW
		Updated the description of D17F0 Rx40[2]	



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	V
LIST OF TABLES	VI
PRODUCT FEATURES	1
VT8237R PLUS SYSTEM OVERVIEW	4
PINOUTS	6
PIN LISTS	
PIN DESCRIPTIONS	
V-Link Pin Descriptions	
CPU, APIC and CPU Control Pin Descriptions	
PCI Bus Pin Descriptions	
MII, Serial EEPROM and Low Pin Count Pin Descriptions	
USB, SMB Pin Descriptions	
Enhanced IDE Interface Pin Descriptions	
Serial ATA Pin Descriptions	
AC'97 Audio and Modem Pin Descriptions Serial IRQ and PC / PCI DMA Pin Descriptions	
Internal Keyboard Controller and Speaker Pin Descriptions	
Programming Chip Selects Pin Descriptions	
General Purpose Inputs Pin Descriptions	
General Purpose Outputs Pin Descriptions	
Power Management and Event Pin Descriptions	
Clocks, Resets, Power Status, Power and Ground Pin Descriptions	
Strap Pin Descriptions	
REGISTERS	23
Register Overview	23
REGISTER DESCRIPTIONS	
Legacy I/O Ports	
Keyboard Controller I/O Registers	
DMA Controller I/O Registers	
Interrupt Controller I/O Registers	
Timer / Counter Registers	
CMOS / RTC I/O Registers Keyboard / Mouse Wakeup Index / Data Registers	
Keyboard / Mouse Wakeup Registers	
Memory Mapped I/O APIC Registers	
Indexed I/O APIC Registers	
Configuration Space I/O	
Device 15 Function 0 Registers – Serial ATA Controller	
PCI Configuration Space Header	52
SATA-Controller-Specific Configuration Registers.	54
SATA Transport Control Registers	
SATA Link Control Registers SATA PHY Control Registers	
Transport Status Registers	
PHY Status Registers	



Channel Control Registers.	
Power Management Control Registers	
Miscellaneous Control Registers	
SATA I/O Registers	
Device 15 Function 1 Registers - Enhanced IDE Controller	
PCI Configuration Space Header	
IDE-Controller-Specific Configuration Registers	
IDE Power Management Registers	
IDE Back Door Registers	
IDE I/O Registers	
Device 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1	
PCI Configuration Space Header	
USB 1.1-Specific Configuration Registers	
USB 1.1 Ports 0-1 I/O Registers.	
Device 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3	
PCI Configuration Space Header	
USB 1.1-Specific Configuration Registers.	
USB 1.1 Ports 2-3 I/O Registers.	
Device 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5	
PCI Configuration Space Header	
USB 1.1-Specific Configuration Registers	
USB 1.1 Ports 4-5 I/O Registers.	
Device 16 Function 3 Registers - USB 1.1 UHCI Ports 6-7	79
PCI Configuration Space Header	79
USB 1.1-Specific Configuration Registers	
USB 1.1 Ports 6-7 I/O Registers.	
Device 16 Function 4 Registers - USB 2.0 EHCI	
PCI Configuration Space Header	
USB 2.0-Specific Configuration Registers	
EHCI USB 2.0 I/O Registers	
Device 16 Function 5 Registers - USB Direct Device Communications	
PCI Configuration Space Header	
USB-Device-Communications-Specific Registers	
USB Device Controller Interface (UDCI) Memory Mapped I/O Registers	
Device 17 Function 0 Registers – Bus Control and Power Management	
PCI Configuration Space Header	96
ISA Bus Control	
LPC Firmware Memory Control	
Miscellaneous Control.	99
Function Control	
Serial IRQ, LPC and PC/PCI DMA Control	101
Plug and Play Control - PCI	
GPIO and Miscellaneous Control	
Programmable Chip Select Control	
Output Control	
High Precision Event Timers (HPET)	
ISA Decoding Control	
Power Management-Specific Configuration Registers.	
System Management Bus-Specific Configuration Registers	
SMB GPIO Slave Command Codes	
General Purpose I/O Control Registers	
Watchdog Timer Registers	
Power Management I/O-Space Registers	
System Management Bus I/O-Space Registers	
Device 17 Function 5 Registers - AC97 Audio Controller	
PCI Configuration Space Header	
Audio-Specific PCI Configuration Registers	
Audio-Specific PCI Configuration Registers	131
I/O Base 0 Regs – Audio Scatter / Gather DMA	131
I/O Base 0 Regs – Audio Scatter / Gather DMA	131 133 142
I/O Base 0 Regs – Audio Scatter / Gather DMA Device 17 Function 6 Registers - MC97 Modem Controller. PCI Configuration Space Header	131 133 142
I/O Base 0 Regs – Audio Scatter / Gather DMA	131 142 142 143



PCI Configuration Space Header	148
LAN-Specific PCI Configuration Registers	148
LAN I/O Registers	150
FUNCTIONAL DESCRIPTIONS	162
POWER MANAGEMENT	162
Power Management Subsystem Overview	
Processor Bus States	
System Suspend States and Power Plane Control	163
General Purpose I/O Ports	164
Power Management Events	
System and Processor Resume Events	
Legacy Power Management Timers	
System Primary and Secondary Events	
Peripheral Events	
ELECTRICAL SPECIFICATIONS	167
ABSOLUTE MAXIMUM RATINGS	167
DC CHARACTERISTICS	167
REGISTER BITS POWERED BY VBAT	168
REGISTER BITS POWERED BY VSUS25	
Power Requirements	
PACKAGE THERMAL SIMULATION	
PACKAGE MECHANICAL SPECIFICATIONS	171



LIST OF FIGURES

FIGURE 1. PC SYSTEM CONFIGURATION USING THE VT8237R PLUS	4
FIGURE 2. BLOCK DIAGRAM WITH 2 SERIAL—ATA DEVICES	5
FIGURE 3. BALL DIAGRAM (TOP VIEW)	<i>6</i>
FIGURE 4. POWER MANAGEMENT SUBSYSTEM BLOCK DIAGRAM	
FIGURE 5. SYSTEM BLOCK DIAGRAM USING THE PT800 NORTH BRIDGE.	165
FIGURE 6. MECHANICAL SPECIFICATIONS – 539 PIN BALL GRID ARRAY PACKAGE	171
FIGURE 7. ROHS AND TOTAL GREEN MECHANICAL SPECIFICATIONS – 539 PIN BALL GRID ARRAY PACKAGE	172



LIST OF TABLES

Table 1. Pin List (Listed by Pin Number)	7
Table 2. Pin List (Listed by Pin Name)	8
TABLE 3. MEMORY MAPPED REGISTERS	23
Table 4. Function Summary	23
Table 5. System I/O Map	23
Table 6. Registers	24
Table 7. Keyboard Controller Command Codes	44
Table 8. CMOS Register Summary	47
Table 9. APIC Fixed IRQ Routing	99
Table 10. PnP IRQ Routing Table	101
Table 11. Package Thermal Simulation	



VT8237R PLUS

"ULTRA V-LINK" SERIAL ATA SOUTH BRIDGE

16-BIT V-LINK FOR HIGH BANDWIDTH NORTH BRIDGE DATA TRANSFER,
DUAL CHANNEL SERIAL ATA / RAID CONTROLLER,
ULTRADMA-133/100/66/33 MASTER MODE EIDE CONTROLLER,
INTEGRATED FAST ETHERNET AND EIGHT PORT USB 2.0,
DIRECT SOUND AC97 AUDIO, KEYBOARD / MOUSE CONTROLLER,
RTC, LPC, SMBUS, SERIAL IRQ, PLUG AND PLAY, ACPI,
AND PC2001 COMPLIANT ENHANCED POWER MANAGEMENT

PRODUCT FEATURES

• Inter-operable with a wide variety of existing VIA North Bridges

- Combines with PT890 / K8T890 for high performance Pentium 4 / Athlon 64 (Opteron) based server / workstation / desktop designs
- Combines with PT880 / KT600 / KT880 / K8T800 for performance Pentium 4 / Athlon / Athlon 64 (Opteron) based desktop designs
- Combines with PM880 / PM800 / KM400A for value Pentium 4 / Athlon based desktop designs
- Combines with PN880 / PN800 / KN400A for complete Pentium 4 / Athlon based mobile designs
- Combines with CN400 for complete featured, power efficient VIA C3 based desktop / mobile embedded designs

High Bandwidth 1GB/sec 16-bit"Ultra V-Link" Client Controller

- Supports 16-bit, 66 MHz, 4x and 8x transfer modes, Ultra V-Link interface with 1 GB/sec total bandwidth
 - Full duplex, with separate 8-bit Up and Down data path and command / strobe, in 8x mode
 - Half duplex, with 16-bit data path, in 4x mode
- Request / Data split-transaction
- Transaction assurance for V-Link Host-to-Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to minimize data wait-state and throttle transfer latency to avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead

Integrated Peripheral Controllers

- Dual channel Serial ATA / RAID controller
- Dual channel UltraDMA-133 / 100 / 66 / 33 master mode EIDE controller
- Integrated Fast Ethernet Controller with 1 / 10 / 100 Mbit capability
- Integrated USB 2.0 Controller with four root hubs and eight function ports
- AC-link interface for AC-97 audio codec and modem codec
- HSP modem support
- Integrated DirectSound compatible digital audio controller
- LPC interface for Low Pin Count interface to Super-I/O or ROM

Integrated Legacy Functions

- Integrated Keyboard Controller with PS2 mouse support
- Integrated DS12885-style Real Time Clock with extended 256 byte CMOS RAM and Day/Month Alarm for ACPI
- Integrated DMA, timer, and interrupt controller
- Serial IRQ for docking and non-docking applications
- Fast reset and Gate A20 operation



• UltraDMA-133 / 100 / 66 / 33 Master Mode EIDE (Parallel ATA) Controller

- Dual channel master mode hard disk controller supporting four Enhanced IDE devices
- Transfer rate up to 133MB/sec to cover PIO mode 4, multi-word DMA mode 2 drives and UltraDMA-133 interface
- Increased reliability using UltraDMA-133/100/66 transfer protocols
- Thirty-two levels (doublewords) of prefetch and write buffers
- Dual DMA engine for concurrent dual channel operation
- Bus master programming interface for SFF-8038i rev.1.0 and Windows-95 compliant
- Full scatter gather capability
- Support ATAPI compliant devices including DVD devices
- Support PCI native and ATA compatibility modes
- Complete software driver support

• Dual Channel Serial ATA / RAID Controller

- Complies with Serial ATA Specification Revision 1.0
- Dual Channel master mode
- On-chip two-channel Serial ATA (S-ATA) PHY for support of up to two S-ATA devices directly
- S-ATA devices can be configured in multiple RAID configurations supports RAID Level 0, RAID Level 1 and JBOD
- S-ATA drive transfer rate is capable of up to 150 MB/s per channel (serial speed of 1.5 Gbit/s)
- External Crystal input for Serial ATA port operation

• Fast Ethernet Controller

- High performance PCI master interface with scatter / gather and bursting capability
- Standard MII interface to external PHYceiver
- 1 / 10 / 100 MHz full and half duplex operation
- Independent 2K byte FIFOs for receive and transmit
- Flexible dynamically loadable EEPROM algorithm
- Physical, Broadcast and Multicast address filtering using hashing function
- Magic packet and wake-on-address filtering
- Software controllable power down

• Universal Serial Bus Controller

- USB v2.0 and Enhanced Host Controller Interface (EHCI) v1.0 compatible
- USB v1.1 and Universal Host Controller Interface (UHCI) v1.1 compatible
- Four root hubs and eight functional ports
- Integrated physical layer transceivers with optional over-current detection status on USB inputs
- Port 0 support of direct communication via built-in device controller
- Eighteen level (doublewords) data FIFO with full scatter and gather capability
- Legacy keyboard and PS/2 mouse support

Direct Sound Ready AC97 Digital Audio Controller

- AC-Link access to 4 CODECs (AC97 + AMC97 + MC97)
- Multichannel Audio
- Bus Master Scatter / Gather DMA
- Dedicated read and write channels supporting simultaneous stereo playback and record
- Dedicated read and write channels supporting simultaneous modem receive and transmit
- 1 stereo DirectSound channel with source / volume control / mixer
- 1 shared FM / SPDIF PCM read channel
- 1 dedicated channel supporting multi-channel audio
- 32-byte line-bufers for each SGD channel
- Programmable 8bit / 16bit mono / stereo PCM data format support
- AC97 2.3 compliant



• System Management Bus Interface

- Host interface for processor communications
- Slave interface for external SMBus masters

Concurrent PCI Bus Controller

- 33 MHz operation
- Supports up to six PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec (North Bridge data transfer via high speed V-Link)
- PCI master snoop ahead and snoop filtering
- Eight DW of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Four lines of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs

Sophisticated PC2001-Compatible Mobile Power Management

- Supports both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power management
- ACPI v2.0 and APM v1.2 Compliant
- CPU clock throttling and clock stop control for complete ACPI C0 to C3 state support
- PCI bus clock run, Power Management Enable (PME) control, and PCI/CPU clock generator stop control
- Supports multiple system suspend types: power-on suspends with flexible CPU/PCI bus reset options,
 Suspend to DRAM, and suspend to disk (soft-off), all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- One idle timer, one peripheral timer and one general purpose timer, plus 24/32-bit ACPI compliant timer
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
- System event monitoring with two event classes
- Primary and secondary interrupt differentiation for individual channels
- Dedicated input pins for power and sleep buttons, external modem ring indicator, and notebook lid open/close for system wake-up
- 32 general purpose input ports and 32 output ports
- Multiple internal and external SMI sources for flexible power management models
- Enhanced integrated real time clock (RTC) with date alarm, month alarm and century field
- Thermal alarm on external temperature sensing circuit
- I/O pad leakage control

Plug and Play Controller

- PCI interrupts steerable to any interrupt channel
- Steerable interrupts for integrated peripheral controllers: USB, floppy, serial, parallel and audio
- Microsoft Windows XP[™], Windows NT[™], Windows 2000[™], Windows 98[™] and plug and play BIOS compliant

Built-in NAND-tree pin scan test capability

- 0.22um, 2.5V, low power CMOS process
- Single chip 27 x 27 mm, 1.0 mm ball pitch, 539 pin BGA



VT8237R PLUS SYSTEM OVERVIEW

The VT8237R Plus South Bridge is a high integration, high performance, power-efficient and high compatibility device that supports Intel and non-Intel based processor to V-Link bus bridge functionality to make a complete Microsoft PC2001-compliant PCI/LPC system. The VT8237R Plus includes standard intelligent peripheral controllers:

- a) Serial ATA dual channel controller with RAID capability.
- b) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands. Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT8237R Plus also supports the UltraDMA-133, 100, 66 and 33 standards to allow reliable data transfer at rates up to 133 MB/sec. The IDE controller is SFF-8038i v1.0 and Microsoft Windows-family compliant.
- c) IEEE 802.3 compliant 10 / 100 Mbps PCI bus master Ethernet MAC with standard MII interface to external PHYceiver.
- d) Universal Serial Bus controller that is USB v2.0 / 1.1 and Universal HCI v2.0 / 1.1 compliant. The VT8237R Plus includes four root hubs with eight function ports with integrated physical layer transceivers. The USB controller allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support. The controller also implements legacy keyboard and mouse support so legacy software can run transparently in a non-USB-aware OS environment.
- e) Integrated bus-mastering dual full-duplex direct-sound AC97-link-compatible sound system.
- f) Full System Management Bus (SMBus) interface.
- g) Keyboard controller with PS2 mouse support.
- h) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI standard.
- i) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-based event handling, general purpose I/O, chip select and external SMI.
- j) Plug and Play controller that allows complete steerability of all PCI interrupts and interrupts / DMA channels to any interrupt channel. One additional steerable interrupt channel is provided to allow plug and play and reconfigurability of onboard peripherals for Windows family compliance.




Figure 1. PC System Configuration Using the VT8237R Plus



The VT8237R Plus also enhances the functionality of standard integrated peripherals. The integrated interrupt controller supports both edge and level triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to standard ISA DMA modes. Compliant with the PCI-2.2 specification, the VT8237R Plus supports delayed transactions and remote power management so that slower internal ISA peripherals do not block the traffic of the PCI bus. Special circuitry is built in to allow concurrent operation without causing deadlock even in a PCI-to-PCI bridge environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to internal ISA bus devices to further enhance overall system performance.

The high performance Serial ATA RAID Controller in the VT8237R Plus supports RAID Level 0, RAID Level 1 and JBOD. The internal PCI interface of the Serial ATA controller complies with PCI Specification Revision 2.2. The chip also complies with revision 1.0 of the scatter / gather host DMA mechanism of "Programming Interface for Bus Master IDE Controller". The VT8237R Plus complies with Serial ATA Specification Revision 1.0 and includes two internal Serial ATA direct interfaces (i.e., a two-channel S-ATA PHY is provided on-chip) plus two Parallel ATA channels (primary and secondary).




Figure 2. Block Diagram with 2 Serial-ATA Devices



PIN	OUTS									F	igure	3. Ba	ll Dia	gram	(Top	View)										
Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GND	INTG# GPIO14	INT A#	REQ 0#	GNT 0#	MD CK	MRX D2	MTX D3	MTX D0	M CRS	EE DI	USB GND	USB P7+	USB GND	USB P5+	USB GND	USB P3+	USB GND	USB P1+	USB GND	USB VCC	VCC UPLL	USB OC5#	USB OC7#	USB OC6#
В	GND	GND	INTH# GPIO15	INT B#	INT C#	REQ 1#	MD IO	MRX D1	MTX D2	MTX D1	$\mathop{\mathrm{COL}}^{\mathrm{M}}$	EE DO	USB GND	USB P7–	USB GND	USB P5-	USB GND	USB P3-	USB GND	USB P1–	USB GND	USB VCC	VCC UPLL	USB OC4#	USB REXT	USB OC2#
C	CBE 1#	SERR#	PERR#	INT D#	REQ 2#	GNT 2#	MRX D3	MRX D0	MRX CLK	MTX CLK	MTX ENA	EE CK	USB GND	USB GND	USB VCC	GND UPLL	VSUS USB	USB OC3#	USB OC0#							
D	AD11	AD13	AD14	INTE# GPIO12	REQ 3#	GNT 1#	PHY RST#	MRX DV	MII VCC	MRX ERR	EE CS#	MII VCC25	USB GND	USB P6+	USB GND	USB P4+	USB GND	USB P2-	USB GND	USB P0-	USB GND	USB VCC	GND UPLL	USB OC1#	UPEN# GPO9	UPWR GPI9
E	AD8	CBE 0#	AD10	INTF# GPIO13	GNT 3#	LAN GND	LAN VCC	GND	MII VCC	MII VCC	MII VCC	MII VCC25	USB GND	USB P6–	USB GND	USB P4–	USB GND	USB P2+	USB GND	USB P0+	USB GND	USB VCC	USB CLK	VD 08	VD 13	VD 12
F	AD4	AD7	AD15	PAR	F5	GND	GND	F8	9	10	11	12	13	14	15	16	17	18	19	20	F21	USB VCC	NC	V PAR	GND	VD 04
G	AD5	AD0	AD9	AD12	G5	G6	G7		LAN	Pins							USB	Pins		V- Link	G21	NC	VD 09	VBE 0#	VD 05	VD 01
Н	T RDY#	DEV SEL#	AD3	AD6	Н5				VCC 33	VCC 33	VCC 33	VCC 33	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND		Pins	H21	VL VREF	GND	DN STB#	VD 0	DN STB
J	FRM#	ī	AD2	AD1	GND	J6		VCC 33	VCC 25	VCC 25	VCC 25	VCC 25	USB VCC	USB VCC	USB VCC	USB VCC	USB VCC	USB VCC	L	J20	GND	VL COMP	VD 03	UP STB#	GND	UP STB
K	AD19	AD18	AD16	STOP#	GND	K6	PCI	VCC 33	VCC 25	K10	11	12	13	14	15	16	K17	GND	GND	K	VCC VK	VD 06	UP CMD	VD 07	DN CMD	VD 02
L	AD23	AD21	AD17	CBE 2#	L5		Pins	VCC 33	VCC 25	L	GND	GND	GND	GND	GND	GND	L	VCC 25	VCC VK	L	VCC VK	V CLK	VCC VK	VD 14	VD 11	VD 10
M	AD25	AD24	CBE 3#	AD20	M5	ļ		VCC 33	VCC 25	M	GND	GND	GND	GND	GND	GND	M	VCC 25	VCC VK	M	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK	VD 15
N	AD29	AD28	AD27	AD22	N5			VCC 33	VCC 25	N	GND	GND	GND	GND	GND	GND	N	VCC 25	VCC VK	N	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
P	AD30	AD31	REQ 4#	AD26	GND	P6		VCC 33	VCC 25	P	GND	GND	GND	GND	GND	GND	P	VCC 25	VCC VK	P	DP SLP#	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
R	PCI RST#	GNT5# GPO7	REQ5# GPI7	GNT 4#	GND	R6		VCC 33	VCC 25	R	GND	GND	GND	GND	GND	GND	R	VCC 25	VCC 33	R	GND	GHI#	PCI CLK	STP CLK#	APICD0 GPIO10	INIT#
Т	AC BTCK	AC SYNC	AC RST#	VSUS 25	T5	AC97		VCC 33	VCC 25	T10	GND	GND	GND	GND	GND	GND	Т	VCC 25	VCC 33	Т	GND	PLL VCC	APICD1 GPIO11	IGN NE#	INTR	NMI
U	AC SDI2	AC SDOUT	AC SDI0	VSUS 25	U5		9	VCC 33	VCC 25	U10	11	12	13	14	15	16	U17	VCC 25	VCC 33	U	U21	PLL GND	APICCK GPI9	FERR#	SMI#	A20M#
V	KB DT	AC SDI1	AC SDI3	BAT LOW#	GND	V6	KB /MS	VCC 33	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 33	\mathbf{v}	VCC 33	PD CS1#	PD CS3#	PD DAK#	PD A1	SLP#
W	MS CK	MS DT	KB CK	PME#	GND	W6	PM	VCC 33	VCC 33	VCC 33	VCC 33	VCC ATS	VCC ATS	VCC ATS	VCC ATS	VCC ATS	VCC 33	VCC 33	VCC 33	\mathbf{W}	VCC 33	GND	PD A0	PD A2	GND	PD IOR#
Y	CPU MISS	RING#	SUS ST#	AOLGI THRM#	Y5	PM	LPC	Pwr	9	10			SATA	Pins			•	SIDE	PIDE	Y	VCC 33	PD RDY	PD DRQ	PD D1	PD IOW#	PD D14
AA	EXT SMI#	SUSA# GPO2	GPO 0	VSUS 33	AA5	6	7	8	GND	GND	11	12	13	14	15	16	17	18	19	AA20	GND	PD D0	PD D15	PD D13	PD D3	PD D2
AB	SMB ALRT#	SMB	SUS CLK	VSUS 33	VSUS 33	VSUS 33	PCK RUN#	OSC	VDSLP GPIO29	GND AO	VCC AS	GND AS	STX 1+	GND ATS	STX 2+	GND AS	VCC AO	GND	GND	SD D1	SD COMP	GND	PD D12	PD D11	GND	PD D4
AC	LID#	GPI 1	SMB CK2	SMB CK1	PWR	GPIOD PCGNTB	CPU	VIDSEL GPIO28	VGATE	VCC AO	VCC AS	GND AS	STX 1-	GND ATS	STX 2-	GND AS	VCC AO	GND	SD VREF	SD D0	SD D2	SDA1 strap	PD D6	PD D9	PD D10	PD D5
AD	SMB DT2	PWR BTN#	SUSB#	RSM RST#	GPIOB PCREQB	PCI STP#	L AD3	L AD0		AGBZ# GPI6	SR EXT	GND ATS	GND ATS	GND ATS	GND ATS	GND ATS	SD DRQ	SD D5	SDD6	SD D10	SD D13	SD D14	SD DAK#	IRQ 14	PD D7	PD D8
AE	IN TRUD#	GPI	GPO 1	RTC X1	GPIOA PCREQA	L REQ 0 #	L AD2	L REQ1#	TEST	S XO	VCC A33	GND ATS	SRX 1+	GND ATS	SRX 2+	GND ATS	GND	SD D3	GND	SD D8	SD D11	GND	SD IOW#	SDA2 strap	GND	IRQ 15
AF	PWR OK#	SUS C#	RTC X2	V	GPIOC PCGNTA	L FRM#	L AD1	SPKR strap	TPO	S XI	GND A33	GND ATS	SRX 1-	GND ATS	SRX 2-	GND ATS	SD RDY	SD D4	SD D7	SD D9	SD D12	SD D15	SD IOR#	SDA0 strap	SD CS1#	SDCS3#



Pin Lists

Table 1. Pin List (Listed by Pin Number)

Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name	Pin #	Pin Name
	INTG# / GPIO14	E03	AD10			11/22	DD 4.0 / 4		
					VCCVK	W23			LAD3
A04 A05	INTA# REQ0#	E04 E05	INTF# / GPIO13 GNT3#	M21 M22	VCCVK VCCVK	W24	PDA2 / strap	AD08	LAD0 SERIRQ
A06	GNT0#	E05	LANGND	M23	VCCVK	W20 V01	CDIMISS / CDI17	AD10	AGPBZ# / GPI6
	MDCK	E07	LANVCC		VCCVK	Y02	RING# / GPI3	AD10	SREXT
	MRXD2	E09	MIIVCC		VCCVK	Y03	RING# / GPI3 SUSST1# / GPO3 AOLGPI / THRM# / GPI18	AD11	GNDATS
	MTXD3	E10	MIIVCC	M26	VD15	Y 04	AULUPL/ HK W# / UPLIX	AD13	GNDATS
	MTXD0	E11	MIIVCC	N01	AD29	Y22	PDRDY	AD14	GNDATS
	MCRS	E12	MIIVCC25	N02	AD28	Y23	PDDRQ		GNDATS
	EEDI / strap	E14	USBP6-	N03	AD27	Y24	PDD01		GNDATS
	USBP7+	E16	USBP4-	N04	AD22	Y25	PDIOW#	AD17	SDDRQ
	USBP5+	E18	USBP2+	N19	VCCVK	Y 26	PDD14 EVTSMI# / CDI2	ADI8	SDD05 SDD06
	USBP3+ USBP1+	E20 E23	USBP0+ USBCLK	N21 N22	VCCVK	A A 0 2	CLICA#/GDO2	AD19	SDD06 SDD10
	VCCUPLL	E24	VD08	N23	VCCVK	AA03	GPO0		SDD10 SDD13
	USBOC5#	E25	VD13	N24	VCCVK	AA04	VSUS33		SDD14
	USBOC7#	E26	VD12	N25	VCCVK	AA22	PDD00		SDDACK#
	USBOC6#	F01	AD04	N26	VCCVK	AA23	PDD15		IRQ14
	INTH# / GPIO15	F02	AD07	P01	AD30	AA24	PDD13		PDD07
	INTB#	F03	AD15	P02	AD31	AA25	PDD03	AD26	PDD08
	INTC#	F04	PAR	P03	REQ4#	AA26	PDD02	AE01	INTRUD# / GPI16
	REQ1# MDIO	F23 F24	NC VPAR	P04	ADZ0 VCCVK	ABO	PDRDY PDDRQ PDD01 PDIOW# PDD14 EXTSMI# / GPI2 SUSA# / GPO2 GPO0 VSUS33 PDD00 PDD15 PDD13 PDD03 PDD03 PDD02 SMBALRT# SMBDT1 SUSCLK / GPO4 VSUS33 VSUS33 VSUS33 VSUS33 VSUS33 PCKRIN##	AE02 AE03	GPI0 GPO1
	MRXD1	F24 F26	VPAR VD04	P19 P21	DPSLP#/GPIO23	AB02	SINDULI	AE03	RTCX1
	MTXD2	G01	AD05	P22	VCCVK	AB04	VSUS33	AE04	GPIOA / PCREQA / strap
	MTXD1	G02	AD00	P23	VCCVK	AB05	VSUS33		LREQ0#
	MCOL	G03	AD09	P24	VCCVK	AB06	VSUS33	AE07	LAD2
B12	EEDO	G04	AD12	P25	VCCVK VCCVK VCCVK VCCVK VCCVK PCIRST#	AB07	PCKRUN#	AE08	LREQ1#
	USBP7-	G22	NC	P26	VCCVK	AB08	OSC	AE09	TEST SXO VCCA33
	USBP5-	G23	VD09	R01	PCIRST#	AB09	VRDPSLP/GPIO29	AE10	SXO
	USBP3-	G24	VBE#	R02	GNT5# / GPO7	AB10	GNDAO	AE11	VCCA33
	USBP1-	G25	VD05 VD01	R03 R04	REQ5# / GPI /	ABII	CNDAS		GNDATS SRX1+
	VCCUPLL USBOC4#	G26 H01	TRDY#	R04 R22	GN14# GHI# / GPIO22	AB12	GNDAS STY1+		GNDATS
	USBREXT		DEVSEL#	R23	PCICLK	AB13	GNDA120	AE14	SRX2+
	USBOC2#	H03	AD03	R24	STPCLK#	AB15	STX2+		GNDATS
C01	CBE1#	H04	AD06	R25	APICD0 / GPIO10	AB16	GNDAO VCCAS GNDAS STX1+ GNDA120 STX2+ GNDAS VCCAS SDD01 SDCOMP PDD12 PDD11 PDD04 LID#/GPI4 GPI1 SMBCK2/GPI027 SMBCK1 PWRGD GPI0D/PCGNTB/strap	AE18	SDD03
C02	SERR#	H22	VLVREF	R26	INIT#	AB17	VCCAS		SDD08
	PERR#	H24	DNSTB#	T01	ACBITCLK	AB20	SDD01		SDD11
	INTD#	H25	VD00	T02	ACSYNC / strap	AB21	SDCOMP		SDIOW#
	REQ2#	H26 J01	DNSTB FRAME#	T03 T04	ACKS1#	AB23	PDD12	AE24	
	GNT2# MRXD3	J01 J02	IRDY#	T22	VSUS25 DLLVCC	AB24	PDD04	AE20	IRO15
	MRXD0	J03	AD02	T23	APICD1 / GPIO11	AC01	LID# / GPI4	AF02	PWROK SUSC# RTCX2 VBAT GPIOC / PCGNTA / strap LFRM# LAD1 SDVR / strap
	MRXCLK	J04	AD01	T24	IGNNE#	AC02	GPI1	AF03	RTCX2
	MTXCLK	J22	VLCOMP	T25	INTR	AC03	SMBCK2 / GPIO27	AF04	VBAT
	MTXENA	J23	VD03	T26	NMI	AC04	SMBCK1	AF05	GPIOC / PCGNTA / strap
	EECK	J24	UPSTB#	U01	ACSDI2	AC05	PWRGD	AF06	LFRM#
	GNDUPLL	J26	UPSTB	U02	ACSDOUT / strap	AC06	GPIOD / PCGNTB / strap	AF07	LAD1
C24	VSUSUSB	K01	AD19	U03	ACSDINU VCUC25	AC09	VIDSEL / GIO29	AF08	SPKR / strap
	USBOC3# USBOC0#	K02	AD16	1122	PLLCND	AC00	VGATE / GPIOS	AF10	SPKR / strap TPO SXI
	AD11	K04	STOP#	U23	APICCLK / GPI19	AC10	VCCAO	AF11	GNDA33
	AD13	K21	AD18 AD16 STOP# VCCVK VD06 UPCMD	U24	ACSDOUT / strap ACSDOUT / strap ACSDIN0 VSUS25 PLLGND APICCLK / GPI19 FERR# SMI#	AC11	CPUSTP# / GPOS VIDSEL / GIO28 VGATE / GPIO8 VCCAO VCCAS GNDAS STX1-	AF12	GNDATS
D03	AD14	K22	VD06	U25	SMI#	AC12	GNDAS	AF13	SRX1- GNDATS
	INTE# / GPIO12	K23	UPCMD	U26	A20M#	AC13	SIXI-		
	KEQ3#	K24	VD0/	V01	KBDT	AC14	GNDATS		SRX2-
	GNT1#		DNCMD	V02	ACSDIN1		STX2-		GNDATS
	PHYRST#	K26 L01	VD02 AD23	V03	ACSDI3 BATLOW# / GPI5	AC16	GNDAS		SDRDY
	MRXDV MIIVCC	L01 L02	AD23 AD21		PDCS1# / strap		SDVREF		SDD04 SDD07
	MRXERR	L03	AD17		PDCS1# / strap		SDD00		SDD07 SDD09
	EECS#	L04	CBE2#				SDD00		SDD12
	MIIVCC25	L19	VCCVK	V25	PDA1 / strap	AC22	SDA1		SDD15
	USBP6+	L21	VCCVK				PDD06		SDIOR#
	USBP4+	L22	VCLK				PDD09		SDA0
	USBP2-	L23	VCCVK	W02	MSDT		PDD10		SDCS1#
	USBP0-	L24 L25	VD14 VD11		KBCK PME#		PDD05 SMBDT2 / GPIO26	Ar26	SDCS3#
	GNDUPLL USBOC1#	L25 L26	VD11 VD10		VCCATS		PWRBTN#		
	UDPEN# / GPO9	M01	AD25		VCCATS		SUSB#	1	
	UDPWR / GPI9	M02	AD24		VCCATS		RSMRST#		
E01	AD08	M03	CBE3#	W15	VCCATS		GPIOB / PCREQB / strap		
E02	CBE0#	M04	AD20	W16	VCCATS	AD06	PCISTP# / GPO6 / strap		

VCC33 pins (28 pins):

(29 pins): (71 pins): VCC25 pins

H9-12, J8, K8, L8, M8, N8, P8, R8,19, T8,19, U8,19, V8,19, 21 W8-11,17-19, 21, Y21
J9-12, K9, L9,18, M9,18, P9,18, R9,18, R9,18, H9,18, U9,18, U9,18, U9,18
A1-2, B1-2, E8, F6-7,25, H23, J5,21,25, K5,18-19, L11-16, M11-16, N11-16, P5,11-16, R5,11-16,21, T11-16,21, V5, W5,22,25, A49-10,21, AB18-19,22,25, AC18, AE17,19,22,25
A22, B22, C22, D22, E22, F22, J13-18
A13,15,17,19,21, B13,15,17,19,21, C13-21, D13,15,17,19,21, E13,15,17,19,21, H13-18 GND pins

USBVCC pins (12 pins):

USBGND pins (35 pins):



Table 2. Pin List (Listed by Pin Name)

Pin#	Pin Name	Pin#	Pin Name	Pin	Pin Name	Pin#	Pin Name	Pin#	Pin Name
U26	A20M#	-	GNDATS	A10	MTXD0	AF21	SDD12	K26	VD02
T01	ACBITCLK		GNDATS	B10	MTXD1		SDD12 SDD13	J23	VD03
T03	ACRST#		GNDATS		MTXD2		SDD13	F26	VD04
U03	ACSDIN0		GNDATS		MTXD3		SDD15	G25	VD05
V02	ACSDIN1	AD16	GNDATS	C11	MTXENA	AD23	SDDACK#	K22	VD06
U01	ACSDI2/IO20/PCS0#	AE12	GNDATS	T26	NMI		SDDRQ	K24	VD07
V03	ACSDI3 /IO21/PCS1# /SLPB#		GNDATS	AB08			SDIOR#	E24	VD08
U02	ACSDOUT / strap		GNDATS	F04	PAR		SDIOW#	G23	VD09
T02 G02	ACSYNC / strap AD00		GNDATS	AB07 R23	PCKRUN# PCICLK		SDRDY SDVREF	L26 L25	VD10 VD11
J04	AD00 AD01		GNDATS GNDATS		PCIRST#		SERIRO	E26	VD11 VD12
J03	AD02		GNDUPLL		PCISTP#/O6/strap	C02	SERR#	E25	VD12 VD13
H03	AD03		GNDUPLL		PDA0 / strap		SLP#	L24	
F01	AD04	A06	GNT0#		PDA1 / strap		SMBALRT#	M26	VD15
G01	AD05		GNT1#		PDA2 / strap		SMBCK1		VBAT
H04	AD06	C06	GNT2#	V22	PDCS1# / strap		SMBCK2 / GPIO27		VBE#
F02 E01	AD07 AD08		GNT3#		PDCS3# / strap		SMBDT1		VCCA33
G03	AD08 AD09	R04 R02	GNT4# GNT5# / GPO7		PDD00 PDD01		SMBDT2 / GPIO26 SMI#		VCCAO VCCATS
E03	AD10	AE02			PDD02		SPKR / strap		VCCATS
D01	AD11	AC02			PDD03		SREXT		VCCATS
G04	AD12	AE05	GPIOA / PCREQA / strap	AB26	PDD04	AF13	SRX1-	W15	VCCATS
D02	AD13	AD05	GPIOB / PCREQB / strap	AC26	PDD05	AE13	SRX1+	W16	VCCATS
D03	AD14		GPIOC / PCGNTA / strap		PDD06		SRX2-		VCCAS
F03	AD15		GPIOD / PCGNTB / strap		PDD07		SRX2+		VCCAS
K03 L03	AD16 AD17		GPO0 GPO1		PDD08 PDD09		STX1- STX1+		VCCAS VCCAS
K02	AD18	T24	IGNNE#		PDD10		STX2-		VCCUPLL
K01	AD19	R26	INIT#		PDD11		STX2+		VCCUPLL
M04	AD20	A04	INTA#		PDD12		STOP#		VCCVK
L02	AD21		INTB#		PDD13		STPCLK#		VCCVK
N04	AD22	B05	INTC#		PDD14		SUSA# / GPO2	L21	
L01 M02	AD23 AD24		INTD#		PDD15		SUSB#	L23	
M01	AD24 AD25		INTE# / GPIO12 INTF# / GPIO13	V24	PDDACK# / strap PDDRO	AF02	SUSC# SUSCLK / GPO4		VCCVK VCCVK
P04	AD26	-	INTG# / GPIO14		PDIOR#		SUSST1# / GPO3		VCCVK
N03	AD27		INTH# / GPIO15	Y25	PDIOW#	AF10		M23	
N02	AD28		INTR		PDRDY	AE10			VCCVK
N01	AD29		INTRUD# / GPI16		PERR#	AE09			VCCVK
P01 P02	AD30 AD31		IRDY# IRO14	D07 U22	PHYRST# PLLGND	AF09 H01	TRDY#	N19 N21	
AD10	AGPBZ# / GPI6		IRQ14 IRQ15		PLLVCC		UDPEN# / GPO9	N21 N22	
Y04	AOLGPI / THRM# / GPI18		KBCK		PME#	D26	UDPWR / GPI9	N23	VCCVK
U23	APICCLK / GPI19	V01	KBDT	AD02	PWRBTN#	K23	UPCMD	N24	
R25	APICD0 / GPIO10		LAD0		PWRGD		UPSTB		VCCVK
T23	APICD1 / GPIO11		LAD1		PWROK		UPSTB#	N26	
V04 E02	BATLOW# / GPI5 CBE0#		LAD2 LAD3		REQ0#		USBCLK USBOCO#	P19 P22	VCCVK VCCVK
C01	CBE1#		LANGND		REQ1# REQ2#	C26 D24	USBOC0# USBOC1#	P22 P23	VCCVK
L04	CBE2#		LANVCC		REQ3#	B26	USBOC2#	P24	VCCVK
M03	CBE3#	AF06	LFRM#	P03	REQ4#	C25	USBOC3#	P25	VCCVK
Y01	CPUMISS / GPI17		LID# / GPI4		REO5# / GPI7	B24	USBOC4#		VCCVK
	CPUSTP# / GPO5 DEVSEL#		LREQ0#		RING# / GPI3	A24	USBOC5#		VCLK
	DNCMD		LREQ1# MCOL		RSMRST# RTCX1	A26 A25	USBOC6# USBOC7#		VGATE / GPIO8 VIDSEL / GIO28
	DNSTB		MCRS		RTCX1	D20	USBP0-		VLCOMP
H24	DNSTB#		MDCK		SDA0		USBP0+		VLVREF
P21	DPSLP# / GPIO23	B07	MDIO	AC22	SDA1	B20	USBP1-	F24	VPAR
C12	EECK		MIIVCC		SDA2	A20	USBP1+		VRDPSLP/GPIO2
D11	EECS# EEDI / strap		MIIVCC		SDCOMP	D18	USBP2-		VSUS25
A12 B12	EEDI / strap EEDO	E10 E11	MIIVCC MIIVCC		SDCS1# SDCS3#	E18 B18	USBP2+ USBP3-		VSUS25 VSUS33
	EXTSMI# / GPI2		MIIVCC25		SDD00		USBP3+		VSUS33
	FERR#	E12	MIIVCC25		SDD00	E16	USBP4-		VSUS33
	FRAME#	C09	MRXCLK	AC21	SDD02	D16	USBP4+	AB06	VSUS33
	GHI# / GPIO22		MRXD0		SDD03	B16	USBP5-	C24	VSUSUSB
	GNDA33 GNDAG		MRXD1		SDD04	A16	USBP5+		
	GNDAO GNDAS		MRXD2 MRXD3		SDD05 SDD06	E14 D14	USBP6- USBP6+		
	GNDAS		MRXDV		SDD00 SDD07		USBP7-		
	GNDAS		MRXERR		SDD07		USBP7+		
AC16	GNDAS		MSCK	AF20	SDD09	B25	USBREXT		
	GNDATS		MSDT		SDD10	H25	VD00		
AC14	GNDATS	C10	MTXCLK	AE21	SDD11	G26	VD01	<u> </u>	1

(28 pins): (29 pins): (71 pins):

VCC33 pins VCC25 pins

H9-12, J8, K8, L8, M8, N8, P8, R8, 19, T8,19, U8,19, V8,19, 21, W8-11,17-19, 21, Y21

J9-12, K9, L9,18, M9,18, P9,18, R9,18, T9,18, U9,18, V9-18

A1-2, B1-2, E8, F6-7,25, H23, J5,21,25, K5,18-19, L11-16, M11-16, N11-16, P5,11-16, R5,11-16,21, T11-16,21, V5, W5,22,25, AA9-10,21, AB18-19,22,25, AC18, AE17,19,22,25 GND pins

USBVCC pins (12 pins): USBGND pins (35 pins): NC pins (2 pins): A22, B22, C22, D22, E22, F22, J13-18
A13,15,17,19,21, B13,15,17,19,21, C13-21, D13,15,17,19,21, E13,15,17,19,21, H13-18

G22, F23



PIN DESCRIPTIONS

V-Link Pin Descriptions

			V-Link Interface
Signal Name	Pin #	I/O	Signal Description
VD[15:0]	(see pin list)	Ю	Data Bus. All bits 15-0 are implemented for use with VIA North Bridge chips which support this capability (if not, only bits 7-0 are used). VD[7:0] are also used to send strap information to the chipset North Bridge (see strap table below for details). The specific interpretation of these straps is North Bridge chip design dependent.
VPAR	F24	Ю	Parity. If the VPAR function is implemented in a compatible manner on the North Bridge, this pin should be connected to the North Bridge VPAR pin (KT400 / KM400, PT400, PT600). If VPAR is not implemented in the North Bridge chip or is incompatible with the VT8237R Plus (4x V-Link North Bridges) connect this pin to an 8.2K pullup to 2.5V (Pro266, Pro266T, KT266, KT266A, KT333, P4X266, PN266, KN266, KM266, P4M266, P4N266). See app note AN222 for details.
VBE#	G24	IO	Byte Enable. Connect to same named pin on North Bridge.
VCLK	L22	I	V-Link Clock. 66 MHz. Supplied by clock generator.
UPCMD	K23	О	Command from Client-to-Host. Connect to same named pin on North Bridge.
DNCMD	K25	I	Command from Host-to-Client. Connect to same named pin on North Bridge.
UPSTB	J26	О	Strobe from Client-to-Host. Connect to same named pin on North Bridge.
UPSTB#	J24	О	Complement Strobe from Client-to-Host. Connect to same named pin on North Bridge.
DNSTB	H26	I	Strobe from Host-to-Client. Connect to same named pin on North Bridge.
DNSTB#	H24	I	Complement Strobe from Host-to-Client. Connect to same named pin on North Bridge.



CPU, APIC and CPU Control Pin Descriptions

			CPU Interface
Signal Name	Pin #	I/O	Signal Description
A20M#	U26	OD	A20 Mask. Connect to A20 mask input of the CPU to control address bit-20 generation. Logical combination of the A20GATE input (from internal or external keyboard controller) and Port 92 bit-1 (Fast_A20).
FERR#	U24	Ι	Numerical Coprocessor Error. This signal is tied to the coprocessor error signal on the CPU. Internally generates interrupt 13 if active. Input voltage swing is programmable to 1.5V or 2.5V by Device 17 Function 0 Rx67[2].
IGNNE#	T24	OD	Ignore Numeric Error. This pin is connected to the CPU "ignore error" pin.
INIT#	R26	OD	Initialization. The VT8237R Plus asserts INIT# if it detects a shut-down special cycle on the PCI bus or if a soft reset is initiated by the register
INTR	T25	OD	CPU Interrupt. INTR is driven by the VT8237R Plus to signal the CPU that an interrupt request is pending and needs service.
NMI	T26	OD	Non-Maskable Interrupt. NMI is used to force a non-maskable interrupt to the CPU. The VT8237R Plus generates an NMI when PCI bus SERR# is asserted.
SLP#	V26	OD	Sleep. Used to put the CPU to sleep.
SMI#	U25	OD	System Management Interrupt. SMI# is asserted by the VT8237R Plus to the CPU in response to different Power-Management events.
STPCLK#	R24	OD	Stop Clock. STPCLK# is asserted by the VT8237R Plus to the CPU to throttle the processor clock.

Note: Connect each of the above signals to 150 Ω pullup resistors to VCC_CMOS (see Design Guide).

			CPU Speed Control Interface
Signal Name	Pin #	I/O	Signal Description
VGATE / GP18 / GPO8	AC9	Ι	Voltage Gate. Signal from the CPU voltage regulator. High indicates the voltage regulator output is stable. This pin performs the VGATE function if Device 17 Function 0 RxE5[4] = 1 and E4[3] = 0.
VIDSEL / GPI28 / GPO28	AC8	OD	Voltage Regulator ID Select. Connected to the CPU voltage regulator. Low selects the voltage ID from the CPU; high selects a different fixed voltage ID (the lower voltage used for CPU deep sleep mode). This pin performs the VIDSEL function if Device 17 Function 0 RxE5[3] = 0.
VRDSLP/ GPI29 / GPO29	AB9	OD	Voltage Regulator Deep Sleep. Connected to the CPU voltage regulator. High selects the proper voltage for deep sleep mode. This pin performs the VRDPSLP function if Device 17 Function 0 RxE5[3] = 0.
GHI# / GPI22 / GPO22	R22	OD	CPU Speed Select. Connected to the CPU voltage regulator, used to select high speed (L) or low speed (H). This pin performs the GHI# function if Device 17 Function 0 RxE5[3] = 0.
DPSLP# / GPI23 / GPO23	P21	OD	CPU Deep Sleep. This pin performs the DPSLP# function if Device 17 Function 0 RxE5[3] = 0.
CPUMISS / GPI17	Y1	I	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.
AGPBZ# / GPI6	AD10	I	AGP Busy. Low indicates that an AGP master cycle is in progress (CPU speed transitions will be postponed if this input is asserted low). Connected to the AGP Bus AGPBZ# pin.

Advanced Programmable Interrupt Controller (APIC) Interface							
Signal Name Pin # I/O Signal Description							
APICD1 / GPIO11	T23	OD	Internal APIC Data 1. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0				
APICD0 / GPIO10	R25	OD	Internal APIC Data 0. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0				
APICCLK / GPI19	U23	I	Internal APIC Clock. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0				



PCI Bus Pin Descriptions

	PCI Bus Interface										
Signal Name	Pin #	I/O	Signal Description								
AD[31:0]	(see pin	Ю	Address / Data Bus. Multiplexed address and data. The address is driven with FRAME#								
CDE12.01#	list)	10	assertion and data is driven or received in following cycles. Command / Byte Enable. The command is driven with FRAME# assertion. Byte								
CBE[3:0]#	M3, L4, C1, E2	IO	enables corresponding to supplied or requested data are driven on following clocks.								
DEVSEL#	H2	Ю	Device Select. The VT8237R Plus asserts this signal to claim PCI transactions through								
DE V SEL#	112	10	positive or subtractive decoding. As an input, DEVSEL# indicates the response to a VT8237R Plus-initiated transaction and is also sampled when decoding whether to								
FRAME#	J1	Ю	subtractively decode the cycle. Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that								
IRDY#	J2	Ю	one more data transfer is desired by the cycle initiator. Initiator Ready. Asserted when the initiator is ready for data transfer.								
TRDY#	H1	IO	Target Ready. Asserted when the target is ready for data transfer. Target Ready. Asserted when the target is ready for data transfer.								
STOP#	K4	IO	Stop. Asserted by the target to request the master to stop the current transaction.								
SERR#	C2	I	System Error. SERR# can be pulsed active by any PCI device that detects a system error								
SERR	C2	1	condition. Upon sampling SERR# active, the VT8237R Plus can be programmed to generate an NMI to the CPU.								
PERR#	C3	_	Parity Error. PERR#, sustained tri-state, is only for the reporting of data parity errors								
			during all PCI transactions except for a Special Cycle.								
PAR	F4	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.								
INTA#	A4	I	PCI Interrupt Request. The INTA# through INTD# pins are typically connected to the								
INTB#	B4		PCI bus INTA#-INTD# pins per the table below. INTE-H# are enabled by setting Device 17								
INTC#	B5		Function 0 $Rx5B[1] = 1$ and $RxE4[4] = 0$. BIOS settings must match the physical								
INTD#	C4		connection method.								
INTE#/GPI12,			<u>INTA# INTB# INTC# INTD#</u>								
/ GPO12,	D4		PCI Slot 1 INTA# INTB# INTC# INTD#								
INTF# / GPI13,			PCI Slot 2 INTB# INTC# INTD# INTE#								
/ GPO13,	E4		PCI Slot 3 INTC# INTD# INTE# INTF#								
INTG#/ GPI14,			PCI Slot 4 INTD# INTE# INTF# INTG#								
/ GPO14,	A3		PCI Slot 5 INTE# INTF# INTG# INTH#								
INTH#/ GPI15,	D2		PCI Slot 6 INTF# INTG# INTH# INTA#								
/ GPO15	B3	-	DOLD (TI) 1 VITOAATD DI C 1 DOL1 (1								
REQ5 # / GPI7,	R3	I	PCI Request. These signals connect to the VT8237R Plus from each PCI slot (or each								
REQ4#,	P3 D5		PCI master) to request the PCI bus. To use pin R3 as REQ5#, Function 0 RxE4 must be set to 1 otherwise this pin will function as General Purpose Input 7.								
REQ3#,	C5		set to 1 otherwise this pin win function as General Purpose input 7.								
REQ2#, REQ1#,	B6										
REQ1#, REQ0#	A5										
GNT5# / GPO7,	R2	О	PCI Grant. These signals are driven by the VT8237R Plus to grant PCI access to a								
GNT4#,	R4		specific PCI master. To use pin R2 as GNT5#, Function 0 RxE4 must be set to 1								
GNT3#,	E5		otherwise this pin will function as General Purpose Output 7.								
GNT2#,	C6		one with the second of the sec								
GNT1#,	D6										
GNT0#	A6										
PCIRST#	R1	О	PCI Reset. This signal is used to reset devices attached to the PCI bus.								
PCICLK	R23	I	PCI Clock. This signal provides timing for all transactions on the PCI Bus.								
PCKRUN#	AB7	IO	PCI Bus Clock Run. This signal indicates whether the PCI clock is or will be stopped								
			(high) or running (low). The VT8237R Plus drives this signal low when the PCI clock is								
			running (default on reset) and releases it when it stops the PCI clock. External devices may								
			assert this signal low to request that the PCI clock be restarted or prevent it from stopping.								
			Connect this pin to ground using a 100 Ω resistor if the function is not used. Refer to the								
			"PCI Mobile Design Guide" and VIA PT400 or K8M400 Design Guides for more details								



MII, Serial EEPROM and Low Pin Count Pin Descriptions

	LAN Controller - Media Independent Interface (MII)					
Signal Name	Pin #	I/O	PU	Signal Description		
MCOL	B11	I	PD	MII Collision Detect. From the external PHY.		
MCRS	A11	I	PD	MII Carrier Sense. Asserted by the external PHY when the media is active.		
MDCK	A7	О	PD	MII Management Data Clock. Sent to the external PHY as a timing reference for MDIO		
MDIO	B7	Ю	PD	MII Management Data I/O. Read from the MDI bit or written to the MDO bit.		
MRXCLK	C9	I	PD	MII Receive Clock. 2.5 or 25 MHz clock recovered by the PHY.		
MRXD[3-0]	C7, A8, B8, C8	I	PD	MII Receive Data. Parallel receive data lines driven by the external PHY synchronous with MRXCLK.		
MRXDV	D8	I	PD	MII Receive Data Valid.		
MRXERR	D10	I	PD	MII Receive Error. Asserted by the PHY when it detects a data decoding error.		
MTXCLK	C10	I	PD	MII Transmit Clock. Always active 2.5 or 25 MHz clock supplied by the PHY.		
MTXD[3-0]	A9, B9, B10, A10	О	PD	MII Transmit Data. Parallel transmit data lines synchronized to MTXCLK.		
MTXENA	C11	О	PD	MII Transmit Enable. Signals that transmit is active from the MII port to the PHY.		
PHYRST#	D7	O		External PHY Reset.		
MIIVCC	D9, E9 - 11	Power		LAN MII Power. 3.3V ±5% Suspend Power for LAN Media Independent Interface (interface to external PHY).		
MIIVCC25	D12, E12	Power		MII Suspend Power. 2.5V ±5%.		
LANVCC	E7	Power		Power For LAN. 2.5V ±5%.		
LANGND	E6	Power		Ground For LAN.		

Serial EEPROM Interface								
Signal Name Pin # I/O PU Signal Description								
EECS#	D11	О	-	Serial EEPROM Chip Select.				
EECK	C12	О	-	Serial EEPROM Clock.				
EEDO	B12	I	-	Serial EEPROM Data Output. Connect to EEPROM Data Out pin.				
EEDI / strap	A12	O	-	Serial EEPROM Data Input. Connect to EEPROM Data In pin.				

The serial EEPROM Interface signals are disabled if the EEDI pin is strapped high.

Low Pin Count (LPC) Interface							
Signal Name	Pin #	I/O	PU	Signal Description			
LAD[3-0]	AD7, AE7, AF7, AD8	IO	PU	LPC Address / Data.			
LFRM#	AF6	О	-	LPC Frame.			
LREQ0#	AE6	I	-	LPC DMA / Bus Master Request 0.			
LREQ1#	AE8	I	-	LPC DMA / Bus Master Request 1.			

Note: Connect the LPC interface LPCRST# (LPC Reset) signal to PCIRST#



USB, SMB Pin Descriptions

Universal Serial Bus 2.0 Interface							
Signal Name	Pin #	I/O	Signal Description				
USBP0+	E20	IO	USB 2.0 Port 0 Data +				
USBP0-	D20	IO	USB 2.0 Port 0 Data –				
USBP1+	A20	IO	USB 2.0 Port 1 Data +				
USBP1-	B20	IO	USB 2.0 Port 1 Data –				
USBP2+	E18	IO	USB 2.0 Port 2 Data +				
USBP2-	D18	IO	USB 2.0 Port 2 Data –				
USBP3+	A18	IO	USB 2.0 Port 3 Data +				
USBP3-	B18	IO	USB 2.0 Port 3 Data –				
USBP4+	D16	IO	USB 2.0 Port 4 Data +				
USBP4-	E16	IO	USB 2.0 Port 4 Data –				
USBP5+	A16	IO	USB 2.0 Port 5 Data +				
USBP5-	B16	IO	USB 2.0 Port 5 Data –				
USBP6+	D14	IO	USB 2.0 Port 6 Data +				
USBP6-	E14	IO	USB 2.0 Port 6 Data –				
USBP7+	A14	IO	USB 2.0 Port 7 Data +				
USBP7–	B14	IO	USB 2.0 Port 7 Data –				
USBCLK	E23	I	USB 2.0 Clock. 48 MHz clock input for the USB interface				
USBREXT	B25	AI	USB External Resistor.				
USBOC0#	C26	I	USB 2.0 Port 0 Over Current Detect. Port 0 is disabled if low.				
USBOC1#	D24	I	USB 2.0 Port 1 Over Current Detect. Port 1 is disabled if low.				
USBOC2#	B26	I	USB 2.0 Port 2 Over Current Detect. Port 2 is disabled if low.				
USBOC3#	C25	I	USB 2.0 Port 3 Over Current Detect. Port 3 is disabled if low.				
USBOC4#	B24	I	USB 2.0 Port 4 Over Current Detect. Port 4 is disabled if low.				
USBOC5#	A24	I	USB 2.0 Port 5 Over Current Detect. Port 5 is disabled if low.				
USBOC6#	A26	I	USB 2.0 Port 6 Over Current Detect. Port 6 is disabled if low.				
USBOC7#	A25	I	USB 2.0 Port 7 Over Current Detect. Port 7 is disabled if low.				
UDPWR / GPI9	D26	I	USB 2.0 Power. (Device 17 Function $0 \text{ RxE4}[5] = 0$)				
UDPWREN# / GPO9	D25	О	USB 2.0 Power Enable. (Device 17 Function $0 \text{ RxE4}[5] = 0$)				
USBVCC	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Voltage. 3.3V				
USBGND	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Ground.				
VSUSUSB	C24	Power	USB 2.0 Suspend Power. 2.5V ±5%.				
VCCUPLL	A23, B23	Power	USB 2.0 PLL Analog Voltage. 2.5V ±5%.				
GNDUPLL	C23, D23	Power	USB 2.0 PLL Analog Ground.				

System Management Bus (SMB) Interface (I ² C Bus)							
Signal Name	Pin #	I/O	Signal Description				
SMBCK1	AC4	OD	SMB / I ² C Channel 1 Clock.				
SMBCK2 / GPI27 / GPO27	AC3	OD	SMB / I^2C Channel 2 Clock. Rx95[2] = 0				
SMBDT1	AB2	OD	SMB / I ² C Channel 1 Data.				
SMBDT2 / GPI26 / GPO26	AD1	OD	SMB / I^2C Channel 2 Data. $Rx95[2] = 0$				
SMBALRT#	AB1	I	SMB Alert. Enabled by System Management Bus I/O space Rx8[3] = 1.				
			When the chip is enabled to allow it, assertion generates an IRQ or SMI				
			interrupt or a power management resume event. Connect to a 10K ohm				
			pullup to VSUS33 if not used.				



Enhanced IDE Interface Pin Descriptions

	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface									
Signal Name	Pin #	I/O	Signal Description							
PDRDY / PDDMARDY / PDSTROBE	Y22	I	UltraDMA Mode: Primary I/O Channel Ready. Device ready indicator UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Primary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers							
SDRDY / SDDMARDY / SDSTROBE	AF17	I	EIDE Mode: Secondary I/O Channel Ready. Device ready indicator UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Secondary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers							
PDIOR# / PHDMARDY / PHSTROBE	W26	О	EIDE Mode: Primary Device I/O Read. Device read strobe UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control. The host may assert HDMARDY to pause input transfers Primary Host Strobe. Output data strobe (both edges). The host may stop HSTROBE to pause output data transfers							
SDIOR# / SHDMARDY / SHSTROBE	AF23	О	EIDE Mode: Secondary Device I/O Read. Device read strobe UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host may assert HDMARDY to pause input transfers Second Host Strobe. Output strobe (both edges). The host may stop HSTROBE to pause output data transfers							
PDIOW# / PSTOP	Y25	0	EIDE Mode: Primary Device I/O Write. Device write strobe UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.							
SDIOW# / SSTOP	AE23	0	EIDE Mode: Secondary Device I/O Write. Device write strobe UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.							
PDDRQ	Y23	I	Primary Device DMA Request. Primary channel DMA request							
SDDRQ	AD17	I	Secondary Device DMA Request. Secondary channel DMA request							
PDDACK# / strap	V24	О	Primary Device DMA Acknowledge. Primary channel DMA acknowledge							
SDDACK#	AD23	Ο	Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge							
IRQ14	AD24	I	Primary Channel Interrupt Request.							
IRQ15	AE26	I	Secondary Channel Interrupt Request.							



	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface (continued)						
Signal Name	Pin #	I/O	Signal Description				
PDCS1# / strap	V22	О	Primary Master Chip Select. This signal corresponds to CS1FX# on the primary IDE connector.				
PDCS3# / strap	V23	О	Primary Slave Chip Select. This signal corresponds to CS3FX# on the primary IDE connector.				
SDCS1#	AF25	О	Secondary Master Chip Select. This signal corresponds to CS17X# on the secondary IDE connector.				
SDCS3#	AF26	О	Secondary Slave Chip Select. This signal corresponds to CS37X# on the secondary IDE connector.				
PDA[2-0] / strap	W24, V25, W23	О	Primary Disk Address. PDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed. Strap information is communicated to the North Bridge via VD[6:4].				
SDA[2-0]	AE24, AC22, AF24	О	Secondary Disk Address. SDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed.				
PDD[15-0]	(see pin list)	IO	Primary Disk Data.				
SDD[15-0]	(see pin list)	IO	Secondary Disk Data.				

Serial ATA Pin Descriptions

	Serial ATA Interface						
Signal Name	Pin #	I/O	Signal Description				
SRX1+	AE13	I	S-ATA Port 1 Receive +				
SRX1-	AF13	I	S-ATA Port 1 Receive –				
SRX2+	AE15	I	S-ATA Port 2 Receive +				
SRX2-	AF15	I	S-ATA Port 2 Receive –				
STX1+	AB13	I	S-ATA Port 1 Transmit +				
STX1-	AC13	I	S-ATA Port 1 Transmit –				
STX2+	AB15	I	S-ATA Port 2 Transmit +				
STX2-	AC15	I	S-ATA Port 2 Transmit –				
SXI	AF10	I	S-ATA Crystal In.				
SXO	AE10	O	S-ATA Crystal Out.				
SREXT	AD11	ΑI	S-ATA External Resistor.				
SATALED#/	AC8	OD	S-ATA LED. Device 17 Function $0 \text{ RxE5}[0] = 1$.				
VIDSEL / GPIO28							
VCCAO	AC10	P	S-ATA Oscillator Power. 2.5V ±5%. Connect to VCC through a ferrite bead.				
GNDAO	AB10	P	S-ATA Oscillator Ground.				
VCCAS	AB11, AB17,	P	S-ATA Power. $2.5V \pm 5\%$. Connect to VCC through a ferrite bead.				
CNEAC	AC11, AC17	D	G ATTA G				
GNDAS	AB12, AB16,	P	S-ATA Ground.				
TIGG A TEG	AC12, AC16	- n	GATE D. A SIVE SOLVE G. A. A. MOGAL. A.				
VCCATS	W12-16	P	S-ATA Power. 2.5V ±5%. Connect to VCC through a ferrite bead.				
GNDATS	AB14, AC14,	P	S-ATA Ground.				
	AD12-16,						
	AE12, AE14, AE16,						
NGG A 22	AF12, AF14, AF16	D	C ATTA D 2 2 X + 50 / C + + + X C C 4 + 1 + C + 1 + 1				
VCCA33	AE11	P	S-ATA Power. 3.3V ±5%. Connect to VCC through a ferrite bead.				
GNDA33	AF11	P	S-ATA Ground				



AC'97 Audio and Modem Pin Descriptions

AC97 Audio / Modem Interface							
Signal Name		Pin #	I/O	Signal Description			
ACRST#		Т3	О	AC97 Reset.			
ACBTCK		T1	I	AC97 Bit Clock.			
ACSYNC / strap		T2	О	AC97 Sync.			
ACSDOUT / strap		U2	О	AC97 Serial Data Out.			
ACSDIN0	(VSUS33)†	U3	I	AC97 Serial Data In 0.			
ACSDIN1	(VSUS33)†	V2	I	AC97 Serial Data In 1.			
ACSDIN2 / GPIO20 / PCS0#	U1	I	AC97 Serial Data In 2. RxE4[6]=0,E5[1]=0, PMIO Rx4C[20]=1				
ACSDIN3 / GPIO21 / PCS1#	/ SLPBTN#	V3	I	AC97 Serial Data In 3. RxE4[6]=0,E5[2]=0, PMIO Rx4C[21]=1			

[†]The supply voltage for ACSDIN0-1 is VSUS33 so these inputs can support wake-up on modem ring.

Serial IRQ and PC / PCI DMA Pin Descriptions

Serial IRQ								
Signal Name Pin # I/O Signal Description								
SERIRQ	AD9	I	Serial IRQ. This pin has an internal pull-up resistor.					

PC / PCI DMA								
Signal Name	Pin#	I/O	Signal Description					
PCREQA / GPI24 / GPO24 (GPIOA)	AE5	I	PC / PCI Request A. Device 17 Function 0 Rx53[7] = 1					
PCREQB / GPI25 / GPO25 (GPIOB)	AD5	I	PC / PCI Request B. Device 17 Function 0 Rx58[7] = 1					
PCGNTA / GPI30 / GPO30 (GPIOC)	AF5	О	PC / PCI Grant A. Device 17 Function 0 Rx53[7] = 1					
PCGNTB / GPI31 / GPO31 (GPIOD)	AC6	О	PC / PCI Grant B. Device 17 Function 0 Rx58[7] = 1					



Internal Keyboard Controller and Speaker Pin Descriptions

Internal Keyboard Controller								
Signal Name	Pin #	I/O	PU Signal Description					
MSCK	W1	IO	PU	Mouse Clock. From internal mouse controller. Dev17 Fun0 Rx51[2]=1.				
MSDT	W2	Ю	PU	Mouse Data. From internal mouse controller. Dev17 Fun 0 Rx51[2]=1.				
KBCK / KA20G	W3	IO	PU	MultiFunction Pin (Internal keyboard controller enabled by Dev17 Fun 0 Rx51[0]) Rx51[0]=1 Keyboard Clock. From internal keyboard controller Rx51[0]=0 Gate A20. Input from external keyboard controller.				
KBDT / KBRC	V1	Ю	PU	MultiFunction Pin (Internal keyboard controller enabled by Dev 17 Fun 0 Rx51[0]) Rx51[0]=1 Keyboard Data. From internal keyboard controller. Rx51[0]=0 Keyboard Reset. From external keyboard controller (KBC) for CPURST# generation				

Note: KBCK, KBDT, MSCK and MSDT are powered by the VSUS33 suspend voltage plane.

Speaker							
Signal Name	Pin #	I/O	PU	Signal Description			
SPKR / strap	AF8	О		Speaker. Strap low to enable (high to disable) CPU frequency strapping.			



Programming Chip Selects Pin Descriptions

Programmable Chip Selects							
Signal Name Pin # I/O Signal Description							
PCS0# / GPIO20 / ACSDIN2	U1	О	Programmable Chip Select 0. RxE4[6]=1, E5[1]=1				
PCS1# / GPIO21 / ACSDIN3 / SLPBTN#	V3	О	Programmable Chip Select 1. RxE4[6]=1, E5[2]=1				

General Purpose Inputs Pin Descriptions

General Purpose Inputs							
Signal Name	Pin #	I/O	Signal Description				
GPIO (VBAT)	AE2	I	General Purpose Input 0. Status on PMIO Rx20[0]				
GPI1 (VSUS33)	AC2	I	General Purpose Input 1. Status on PMIO Rx20[1]				
GPI2 / EXTSMI# (VSUS33)	AA1	I	General Purpose Input 2. Status on PMIO Rx20[4]				
GPI3 / RING# (VSUS33)	Y2	I	General Purpose Input 3. Status on PMIO Rx20[8]				
GPI4 / LID# (VSUS33)	AC1	I	General Purpose Input 4. Status on PMIO Rx20[11]				
GPI5 / BATLOW# (VSUS33)	V4	I	General Purpose Input 5. Status on PMIO Rx20[12]				
GPI6 / AGPBZ#	AD10	I	General Purpose Input 6.				
GPI7 / REQ5#	R3	I	General Purpose Input 7. $RxE4[2] = 0$				
GPI8 / GPO8 / VGATE	AC9	I	General Purpose Input 8. $RxE4[3] = 0$, $E5[4]=0$				
GPI9 / UDPWR	D26	I	General Purpose Input 9. $RxE4[5] = 1$				
GPI10 / GPO10 / APICD0	R25	I	General Purpose Input 10. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI11 / GPO11 / APICD1	T23	I	General Purpose Input 11. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI12 / GPO12 / INTE#	D4	I	General Purpose Input 12. $RxE4[4] = 0, 5B[1] = 0$				
GPI13 / GPO13 / INTF#	E4	I	General Purpose Input 13. $RxE4[4] = 0, 5B[1] = 0$				
GPI14 / GPO14 / INTG#	A3	I	General Purpose Input 14. $RxE4[4] = 0, 5B[1] = 0$				
GPI15 / GPO15 / INTH#	В3	I	General Purpose Input 15. $RxE4[4] = 0, 5B[1]=0$				
GPI16 / INTRUDER# (VBAT)	AE1	I	General Purpose Input 16. Status on PMIO Rx20[6]				
GPI17 / CPUMISS (VSUS33)	Y1	I	General Purpose Input 17.				
GPI18 / THRM# / AOLGPI (VSUS33)	Y4	I	General Purpose Input 18. $Rx8C[3] = 0$				
GPI19 / APICCLK	U23	I	General Purpose Input 19. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI20 / GPO20 / ACSDIN2 / PCS0#	U1	I	General Purpose Input 20. RxE4[6]=1, E5[1]=0, PMIO 4C[20] = 1				
GPI21 / GPO21 / ACSDIN3 / PCS1# / SLPBTN#	V3	I	General Purpose Input 21. RxE4[6]=1, E5[2]=0				
			PMIO 4C[21] = 1				
GPI22 / GPO22 / GHI#	R22	I	General Purpose Input 22. $RxE5[3] = 1$, $PMIO 4C[22] = 1$				
GPI23 / GPO23 / DPSLP#	P21	I	General Purpose Input 23. $RxE5[3] = 1$, $PMIO 4C[23] = 1$				
GPI24 / GPO24 (GPIOA) / PCREQA / strap	AE5	I	General Purpose Input 24. $RxE6[0] = 0, 53[7] = 0$				
GPI25 / GPO25 (GPIOB) / PCREQB / strap	AD5	I	General Purpose Input 25. $RxE6[1] = 0, 58[7] = 0$				
GPI26 / GPO26 / SMBDT2 (<i>VSUS33</i>)	AD1	I	General Purpose Input 26. $Rx95[2] = 1,95[3] = 0$				
GPI27 / GPO27 / SMBCK2 (<i>VSUS33</i>)	AC3	I	General Purpose Input 27. $Rx95[2] = 1, 95[3] = 0$				
GPI28 / GPO28 / VIDSEL / SATALED#	AC8	I	General Purpose Input 28. $RxE5[0] = 0,E5[3] = 1, PMIO$				
			4C[28] = 1				
GPI29 / GPO29 / VRDSLP	AB9	I	General Purpose Input 29. $RxE5[3] = 1$, $PMIO 4C[29] = 1$				
GPI30 / GPO30 (GPIOC) / PCGNTA / strap	AF5	I	General Purpose Input 30. $RxE6[6] = 0, 53[7] = 0$				
GPI31 / GPO31 (GPIOD) / PCGNTB / strap	AC6	I	General Purpose Input 31. $RxE6[7] = 0, 58[7] = 0$				

Note: Register bits referenced above are Device 17 Function 0 unless indicated otherwise.

Note: Default pin function is underlined in the signal name column above.

Note: Input pin status for the above GPI pins 31-0 is available on PMIO Rx48[31-0]

Note: See also Power Management I/O register Rx50 for input pin change status for GPI16-18 and 24-27

Note: See also Power Management I/O register Rx52 for SCI/SMI select for GPI16-18 and 24-27

Note: See also Power Management I/O register Rx4C. General purpose input pins 20-31 are shared with OD (open drain) general purpose output functions, so to use one of these pins as an input pin, a one must be written to the corresponding bit of PMIO Rx4C.



General Purpose Outputs Pin Descriptions

General Purpose Outputs								
Signal Name	Pin #	I/O	Signal Description					
GPO0 (VSUS33)	AA3	O	General Purpose Output 0.					
GPO1 (VSUS33)	AE3	O	General Purpose Output 1.					
GPO2 / SUSA# (VSUS33)	AA2	O	General Purpose Output 2. Rx94[2] = 1					
GPO3 / SUSST1# (VSUS33)	Y3	О	General Purpose Output 3. Rx94[4] = 1					
GPO4 / SUSCLK (VSUS33)	AB3	О	General Purpose Output 4. Rx95[1] = 1					
GPO5 / CPUSTP#	AC7	О	General Purpose Output 5. RxE4[0] = 1					
GPO6 / PCISTP#	AD6	О	General Purpose Output 6. RxE4[1] = 1					
GPO7 / GNT5#	R2	O	General Purpose Output 7. RxE4[2] = 0					
GPO8 / GPI8 / VGATE	AC9	О	General Purpose Output 8. RxE4[3] = 1, E5[4]=0					
GPO9 / UDPWREN	D25	O	General Purpose Output 9. RxE4[5] = 1					
GPO10 / GPI10 / APICD0	R25	OD	General Purpose Output 10. Rx58[6]=0 or APIC Rx3[0]=1					
GPO11 / GPI11 / APICD1	T23	OD	General Purpose Output 11. Rx58[6]=0 or APIC Rx3[0]=1					
GPO12 / GPI12 / INTE#	D4	O	General Purpose Output 12. RxE4[4]=1, 5B[1]=0					
GPO13 / GPI13 / INTF#	E4	О	General Purpose Output 13. RxE4[4]=1, 5B[1]=0					
GPO14 / GPI14 / INTG#	A3	О	General Purpose Output 14. RxE4[4]=1, 5B[1]=0					
GPO15 / GPI15 / INTH#	В3	O	General Purpose Output 15. RxE4[4]=1, 5B[1]=0					
GPO20 / GPI20 / ACSDIN2 / PCS0#	U1	OD	General Purpose Output 20. RxE4[6]=1, E5[1]=0					
GPO21 / GPI21 / ACSDIN3 / PCS1# /SLPBTN#	V3	OD	General Purpose Output 21. RxE4[6]=1, E5[2]=0					
GPO22 / GPI22 / GHI#	R22	OD	General Purpose Output 22. RxE5[3]=1, PMIO 4C[22]=1					
GPO23 / GPI23 / DPSLP#	P21	OD	General Purpose Output 23. RxE5[3]=1, PMIO 4C[23]=1					
GPO24 / GPI24 (GPIOA) / PCREQA / strap	AE5	OD	General Purpose Output 24. $RxE6[0] = 1, 53[7] = 0$					
GPO25 / GPI25 (GPIOB) / PCREQB / strap	AD5	OD	General Purpose Output 25. $RxE6[1] = 1, 58[7] = 0$					
GPO26 / GPI26 / SMBDT2 (<i>VSUS33†</i>)	AD1	OD	General Purpose Output 26. $Rx95[2] = 1,95[3] = 1$					
GPO27 / GPI27 / SMBCK2 (<i>VSUS33†</i>)	AC3	OD	General Purpose Output 27. $Rx95[2] = 1, 95[3] = 1$					
GPO28 / GPI28 / VIDSEL / SATALED#	AC8	OD	General Purpose Output 28. $RxE5[0] = 0$, $E5[3] = 1$,					
			PMIO 4C[28]=1					
GPO29 / GPI29 / VRDSLP	AB9	OD	General Purpose Output 29. RxE5[3] = 1					
GPO30 / GPI30 (GPIOC) / PCGNTA / strap	AF5	OD	General Purpose Output 30. $RxE6[6] = 1, 53[7] = 0$					
GPO31 / GPI31 (GPIOD) / PCGNTB / strap	AC6	OD	General Purpose Output 31. $RxE6[7] = 1, 58[7] = 0$					

Note: Register bits referenced above are Device 17 Function 0 unless indicated otherwise.

Note: The output state for each of the above general purpose outputs is selectable via Power Management I/O registers Rx4C-48 Note: Default pin functions are underlined in the table above.

† The suspend voltage is only used for maintaining the operation of the SMB function on these pins (Device 17 Function 0 Rx95[3] = 0). If VCC power is lost, the GPIO function of these pins and the state of PMIO Rx4C[27:26] (which determines the GPO output level) will be lost also.

General Purpose I/O							
Signal Name	Pin #	I/O	Signal Description				
GPIOA / GPI24 / GPO24	AE5	IO	General Purpose I/O A / 24. $RxE6[0] = 1$				
GPIOB / GPI25 / GPO25	AD5	IO	General Purpose I/O B / 25. RxE6[1] = 1				
GPIOC / GPI30 / GPO30	AF5	IO	General Purpose I/O C / 30. $RxE6[6] = 1$				
GPIOD / GPI31 / GPO31	AC6	IO	General Purpose I/O D / 31. $RxE6[7] = 1$				

The output type of the above pins may be selected as either OD or TTL (see Device 17 Function 0 RxE7)



Power Management and Event Pin Descriptions

Power Management and Event Detection							
Signal Name	Pin #	I/O	Signal Description				
PWRBTN#	AD2	I	Power Button. Used by the Power Management subsystem to monitor an external system on/off button or switch. Internal logic powered by VSUS33.				
SLPBTN# / GPIO21 / ACSDIN3 / PCS1#	V3	I	Sleep Button. Used by the Power Management subsystem to monitor an external sleep button or switch. $RxE4[6] = 1$, $80[6] = 1$, $E5[2] = 0$ and PMIO $Rx4C[21] = 1$				
RSMRST#	AD4	I	Resume Reset. Resets the internal logic connected to the VSUS33 power plane and also resets portions of the internal RTC logic. Internal logic powered by VBAT.				
EXTSMI# / GPI2	AA1	I	External System Management Interrupt. When enabled to allow it, a falling edge on this input causes an SMI# to be generated to the CPU to enter SMI mode. (10K PU to VSUS33 if not used) (3.3V only)				
PME#	W4	I	Power Management Event. (10K PU to VSUS33 if not used)				
SMBALRT#	AB1	I	SMB Alert. When programmed to allow it (SMB I/O Rx8[3]=1), assertion generates an IRQ, SMI, or power management event. (10K PU to VSUS33 if not used)				
LID# / GPI4	AC1	I	Notebook Computer Display Lid Open / Closed Monitor. Used by the Power Management subsystem to monitor the opening and closing of the display lid of notebook computers. Can be used to detect either low-to-high or high-to-low transitions to generate an SMI#. (10K PU to VSUS33 if not used)				
INTRUDER# / GPI16	AE1	I	Intrusion Indicator. The value of this bit may be read at PMIO Rx20[6]				
THRM# / GPI18 / AOLGPI	Y4	I	Thermal Alarm Monitor. $Rx8C[3] = 1$. Rising or falling edges (selectable by PMIO $Rx2C[6]$) may be detected to set status at PMIO $Rx20[10]$. Setting of this status bit may then be used to generate an SCI or SMI. THRM# may also be used to enable duty cycle control of stop-clock (STPCLK#) to automatically limit maximum temperature				
RING# / GPI3	Y2	I	(see Device 17 Function 0 Rx8C[7-3]). Ring Indicator. May be connected to external modem circuitry to allow the system to be re-activated by a received phone call. (10K PU to VSUS33 if not used)				
BATLOW# / GPI5	V4	I	Battery Low Indicator. (10K PU to VSUS33 if not used) (3.3V only)				
CPUSTP# / GPO5	AC7	O	CPU Clock Stop (RxE4[0] = 0). Signals the system clock generator to disable the				
			CPU clock outputs. Not connected if not used.				
PCISTP# / GPO6 / strap	AD6	О	PCI Clock Stop (RxE4[1] = 0). Signals the system clock generator to disable the PCI clock outputs. Not connected if not used.				
SUSA# / GPO2	AA2	О	Suspend Plane A Control (Rx94[2]=0). Asserted during power management POS, STR and STD suspend states. Used to control the primary power plane. (10K PU to VSUS33 if not used)				
SUSB#	AD3	О	Suspend Plane B Control . Asserted during power management STR and STD suspend states. Used to control the secondary power plane. (10K PU to VSUS33 if not used)				
SUSC#	AF2	О	Suspend Plane C Control. Asserted during power management STD suspend state. Used to control the tertiary power plane. Also connected to ATX power-on circuitry. (10K PU to VSUS33 if not used)				
SUSST1# / GPO3	Y3	О	Suspend Status 1 (Rx94[4] = 0). Typically connected to the North Bridge to provide information on host clock status. Asserted when the system may stop the host clock, such as Stop Clock or during POS, STR, or STD suspend states. Connect 10K PU to $VSUS33$.				
SUSCLK	AB3	О	Suspend Clock. 32.768 KHz output clock for use by the North Bridge for DRAM refresh purposes. Stopped during Suspend-to-Disk and Soft-Off modes. Connect 10K PU to VSUS33.				
CPUMISS / GPI17	Y1	I	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.				
AOLGPI / GPI18 / THRM#	Y4	Ι	Alert On LAN. The state of this pin may be read in the SMBus 2 registers. This pin may be used as AOLGPI, GPI18 and THRM# all at the same time.				



Clocks, Resets, Power Status, Power and Ground Pin Descriptions

Resets, Clocks and Power Status					
Signal Name	Pin #	I/O	Signal Description		
PWRGD	AC5	I	Power Good. Connected to the Power Good signal on the Power Supply. Internal logic powered by VBAT.		
PWROK	AF1	О	Power OK. Internal logic powered by VSUS33.		
PCIRST#	R1	О	PCI Reset. Active low reset signal for the PCI bus. The VT8237R Plus will assert this pin during power-up or from the control register.		
OSC	AB8	I	Oscillator. 14.31818 MHz clock signal used by the internal Timer.		
RTCX1	AE4	Ι	RTC Crystal Input: 32.768 KHz crystal or oscillator input. This input is used for the internal RTC and power-well power management logic and is powered by VBAT.		
RTCX2	AF3	О	RTC Crystal Output: 32.768 KHz crystal output. Internal logic powered by VBAT.		
TEST	AE9	I	Test.		
TPO	AF9	О	Test Pin Output. Output pin for test mode.		

Power and Ground					
Signal Name	Pin #	I/O	Signal Description		
VCC33	(see pin list)	P	I/O Power. 3.3V ±5%		
VCC	(see pin list)	P	Core Power. 2.5V \pm 5%. This supply is turned on only when the mechanical switch on the power supply is turned on and the PWRON signal is conditioned high.		
GND	(see pin list)	P	Ground. Connect to primary motherboard ground plane.		
VSUS33	AA4, AB4-6	P	Suspend Power. 3.3V ±5%. Always available unless the mechanical switch of the power supply is turned off. If the "soft-off" state is not implemented, then this pin can be connected to VCC33. Signals powered by or referenced to this plane are: PWRGD, RSMRST#, PWRBTN#, SMBCK1/2, SMBDT1/2, GPO0, SUSA# / GPO1, SUSB# / GPO2, SUSC#, SUSST1# / GPO3, SUSCLK / GPO4, GPI1, GPI2 / EXTSMI#, GPI3 / RING#, GPI4 / LID, GPI5 / BATLOW#, GPI6 / PME#, SMBALRT#		
VSUS25	T4, U4	P	Suspend Power. 2.5V ±5%.		
VSUSUSB	C24	P	USB Suspend Power. 2.5V ±5%.		
VBAT	AF4	P	RTC Battery. Battery input for internal RTC (RTCX1, RTCX2)		
VLVREF	H22	P	V-Link Voltage Reference. $0.9V \pm 5\%$ for 4x transfers and $0.625V \pm 5\%$ for 8x transfers.		
VLCOMP	J22	ΑI	V-Link Compensation.		
VCCVK	(see pin list)	P	V-Link Compensation Circuit Voltage. 2.5V ±5%		
MIIVCC	D9, E9-11	P	Refer to "LAN Controller – Media Independent Interface (MII)" on page 13 for details.		
MIIVCC25	D12. E12	P	LAN MII Suspend Power. 2.5V ±5%.		
LANVCC	E7	P	LAN Power. 2.5V ±5%. Power for LAN. Connect to VCC through a ferrite bead.		
LANGND	E6	P	LAN Ground. Connect to GND through a ferrite bead.		
USBVCC	(see pin list)	P	USB 2.0 Differential Output Power. 3.3V ±5%. Power for USB differential outputs (USBP0+, P0-, P1+, P1-, P2+, P2-, P3+, P3-, P4+, P4-, P5+, P5-). Connect to VSUS33 through a ferrite bead.		
USBGND	(see pin list)	P	USB 2.0 Differential Output Ground. Connect to GND through a ferrite bead.		
VCCUPLL	A23, B23	P	USB 2.0 PLL Analog Voltage. 2.5V ±5%. Connect to VCC through a ferrite bead.		
GNDUPLL	C23, D23	P	USB 2.0 PLL Analog Ground. Connect to GND through a ferrite bead.		
PLLVCC	T22	P	PLL Analog Power. 2.5V ±5%. Connect to VCC through a ferrite bead.		
PLLGND	U22	P	PLL Analog Ground. Connect to GND through a ferrite bead.		
SDVREF	AC19	P	Parallel ATA Secondary Data Channel Voltage Reference. 0.9V		
SDCOMP	AB21	ΑI	Parallel ATA Secondary Data Channel Disk Compensation. 360Ω 1% to ground		

Created by a resistive voltage divider of $1K\Omega$ 1% to 3.3V and 383Ω 1% to ground (see Design Guide)



Strap Pin Descriptions

			Strap Pins					
(External pullup / pulldown straps are required to select "H" / "L")								
Strap Pins for VT8237R Plus Configuration								
Signal	Pin#	Function	Description	Status Bit	Note			
SPKR	AF8	CPU Frequency Strapping	L: Enable CPU Frequency Strapping H: Disable CPU Frequency Strapping Default setting: Disable	-				
ACSDOUT	U2	Auto Reboot	L: Enable Auto Reboot H: Disable Auto Reboot Default setting: Disable	-				
EEDI	A12	Use Serial External LAN EEPROM	L: Enable. Use external EEPROM H: Disable. Do not use external EEPROM Default setting: Enable (pull low)	-				
ACSYNC	T2	LPC FWH Command	L: Enable LPC FWH Command H: Disable LPC FWH Command Default setting: Disable	-				
PDCS1#	V22	SATA Master / Slave Mode	L: S-ATA Master Slave Mode H: S-ATA Master Master Mode Strapping low when using external PHY	D15F0 Rx49[5]				
PDDACK#	V24	External S-ATA PHY	L: Enable External S-ATA PHY H: Disable External S-ATA PHY	D15F0 Rx49[6]				
PCISTP# / GPO6	AD6	Reserved	Reserved for future use. Must be strapped high	-				
		S	- Strap Pins for North Bridge ("NB") Configurat	ion				
PDCS3#	V23	NB Configuration	PDCS3# signal state is reflected on signal pin VD7 during power up for North Bridge configuration.	-	Check the North Bridge DS for details			
PDA2	W24	NB Configuration	PDA2 signal state is reflected on signal pin VD6 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -			
PDA1	V25	NB Configuration	PDA1 signal state is reflected on signal pin VD5 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -			
GPIOD / PCGNTB	AC6	NB Configuration	GPIOD/PCGNTB signal state is reflected on signal pin VD3 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -			
GPIOB / PCREQB	AD5	NB Configuration	GPIOB/PCREQB signal state is reflected on signal pin VD2 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -			
PDA0, GPIOA / PCREQA, GPIOC / PCGNTA	W23 AE5 AF5	NB Configuration	PDA0, GPIOA/PCREQA and GPIOC/PCGNTA signal states are reflected on signal pins VD4, VD1 and VD0 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -			

Summary of Internal Pull-Up / Pull-Down Resistor Implementation
Internal Pullups are present on pins KBCK, KBDT, MSCK, MSDT, SERIRQ, LAD[3:0]
Internal Pulldowns are present on all LAN pins



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT8237R Plus. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 3. Memory Mapped Registers

FEC00000	APIC Index	(8-bit)
FEC00010	APIC Data	(32-bit)
FEC00020	APIC IRQ Pin Assertion	(8-bit)
FEC00040	APIC EOI	(8-bit)

[&]quot;APIC" = "Advanced Programmable Interrupt Controller"

Table 4. Function Summary

Bus	Device	Func	Device ID	<u>Function</u>
0	15 (0Fh)	0	3149h	Serial ATA (SATA) Controller
0	15 (0Fh)	1	0571h	Parallel ATA (IDE) Controller
0	16 (10h)	0	3038h	USB 1.1 UHCI Ports 0-1
0	16 (10h)	1	3038h	USB 1.1 UHCI Ports 2-3
0	16 (10h)	2	3038h	USB 1.1 UHCI Ports 4-5
0	16 (10h)	3	3038h	USB 1.1 UHCI Ports 6-7
0	16 (10h)	4	3104h	USB 2.0 EHCI Ports 0-7
0	16 (10h)	5	D104h	USB 2.0 Communications
0	17 (11h)	0	3227h	Bus Control & Power Mgmt
0	17 (11h)	5	3059h	AC97 Audio Codec Controller
0	17 (11h)	6	3068h	MC97 Modem Codec Ctrlr
0	18 (12h)	0	3065h	VIA LAN Controller

Table 5. System I/O Map

<u>Port</u>	<u>Function</u>	Actual Port Decoding
00-1F	Master DMA Controller	0000 0000 000x nnnn
20-3F	Master Interrupt Controller	0000 0000 001x xxxn
40-5F	Timer / Counter	0000 0000 010x xxnn
60-6F	Keyboard Controller	0000 0000 0110 xnxn
(60h)	KBC Data	0000 0000 0110 x0x0
(61h)	Misc Functions & Spkr Ctrl	0000 0000 0110 xxx1
(64h)	KBC Command / Status	0000 0000 0110 x1x0
70-77	RTC/CMOS/NMI-Disable	0000 0000 0111 0nnn
78-7F	-available for system use-	0000 0000 0111 1xxx
80	-reserved- (debug port)	0000 0000 1000 0000
81-8F	DMA Page Registers	0000 0000 1000 nnnn
90-91	-available for system use-	0000 0000 1001 000x
92	System Control	0000 0000 1001 0010
93-9F	-available for system use-	0000 0000 1001 nnnn
A0-BF	Slave Interrupt Controller	0000 0000 101x xxxn
C0-DF	Slave DMA Controller	0000 0000 110n nnnx
E0-FF	-available for system use-	0000 0000 111x xxxx
100-CF7	-available for system use*	
CF8-CFB	PCI Configuration Address	0000 1100 1111 10xx
CFC-CFF	PCI Configuration Data	0000 1100 1111 11xx
D00-FFFF	-available for system use-	



Table 6. Registers

Legacy I/O Registers

<u>Port</u>	Master DMA Controller Registers	<u>Default</u>	Acc
00	Channel 0 Base & Current Address		RW
01	Channel 0 Base & Current Count		RW
02	Channel 1 Base & Current Address		RW
03	Channel 1 Base & Current Count		RW
04	Channel 2 Base & Current Address		RW
05	Channel 2 Base & Current Count		RW
06	Channel 3 Base & Current Address		RW
07	Channel 3 Base & Current Count		RW
08	Status / Command		RW
09	Write Request		WO
0A	Write Single Mask		WO
0B	Write Mode		WO
0C	Clear Byte Pointer FF		WO
0D	Master Clear		WO
0E	Clear Mask		WO
0F	Read / Write Mask		RW

Port	Master Interrupt Controller Regs	Default	Acc
20	Master Interrupt Control	_	*
21	Master Interrupt Mask	_	*
20	Master Interrupt Control Shadow	_	$\mathbf{R}\mathbf{W}$
21	Master Interrupt Mask Shadow	_	RW

^{*} RW if shadow registers are disabled

<u>Port</u>	Timer/Counter Registers	<u>Default</u>	Acc
40	Timer / Counter 0 Count		RW
41	Timer / Counter 1 Count		RW
42	Timer / Counter 2 Count		RW
43	Timer / Counter Control		WO

Port	Keyboard Controller Registers	<u>Default</u>	Acc
60	Keyboard Controller Data		RW
61	Misc Functions & Speaker Control		RW
64	Keyboard Ctrlr Command / Status		RW

<u>Port</u>	CMOS / RTC / NMI Registers	<u>Default</u>	Acc
70	CMOS Memory Address & NMI Disa		WO
71	CMOS Memory Data (128 bytes)		RW
74	CMOS Memory Address		RW
75	CMOS Memory Data (256 bytes)		RW

NMI Disable is port 70h (CMOS Memory Address) bit-7. RTC control occurs via specific CMOS data locations (0-Dh). Ports 74-75 may be used to access CMOS if the internal RTC is disabled.

Legacy I/O Registers (continued)

Port	DMA Page Registers	<u>Default</u>	Acc
87	DMA Page – DMA Channel 0		RW
83	DMA Page – DMA Channel 1		RW
81	DMA Page – DMA Channel 2		RW
82	DMA Page – DMA Channel 3		RW
8F	DMA Page – DMA Channel 4		RW
8B	DMA Page – DMA Channel 5		RW
89	DMA Page – DMA Channel 6		RW
8A	DMA Page – DMA Channel 7		RW

Por	<u>t</u>	System Control Registers	<u>Default</u>	Acc
92		System Control		RW

Port	Slave Interrupt Controller Regs	Default	Acc
A0	Slave Interrupt Control	_	*
A1	Slave Interrupt Mask	_	*
A0	Slave Interrupt Control Shadow		RW
A1	Slave Interrupt Mask Shadow	_	$\mathbf{R}\mathbf{W}$

^{*} RW accessible if shadow registers are disabled

Port	Slave DMA Controller Registers	Default	Acc
C0	Channel 0 Base & Current Address		RW
C2	Channel 0 Base & Current Count		RW
C4	Channel 1 Base & Current Address		RW
C6	Channel 1 Base & Current Count		RW
C8	Channel 2 Base & Current Address		RW
CA	Channel 2 Base & Current Count		RW
CC	Channel 3 Base & Current Address		RW
CE	Channel 3 Base & Current Count		RW
D0	Status / Command		RW
D2	Write Request		WO
D4	Write Single Mask		WO
D6	Write Mode		WO
D8	Clear Byte Pointer FF		WO
DA	Master Clear		WO
DC	Clear Mask		WO
DE	Read / Write Mask		RW



Keyboard / Mouse Wakeup Registers (I/O Space)

Port	KB / Mouse Wakeup Registers	Default	Acc
002E	Keyboard / Mouse Wakeup Index †	00	RW
002F	Keyboard / Mouse Wakeup Data †	00	RW

[†] Keyboard / Mouse Wakeup registers (index values E0-EF defined below) are accessible if Function 0 PCI Configuration register Rx51[1] = 1.

<u>Keyboard / Mouse Wakeup Registers (Indexed via Port 2E/2F)</u>

Offset	Reserved	<u>Default</u>	Acc
00-DF	-reserved-		RO

Offset	KB / Mouse Wakeup (Rx51[1]=1)	Default	Acc
E0	Keyboard / Mouse Wakeup Enable	08	RW
E1	Keyboard Wakeup Scan Code Set 0	F0	RW
E2	Keyboard Wakeup Scan Code Set 1	00	RW
E3	Keyboard Wakeup Scan Code Set 2	00	RW
E4	Keyboard Wakeup Scan Code Set 3	00	RW
E5	Keyboard Wakeup Scan Code Set 4	00	RW
E6	Keyboard Wakeup Scan Code Set 5	00	RW
E7	Keyboard Wakeup Scan Code Set 6	00	RW
E8	Keyboard Wakeup Scan Code Set 7	00	RW
E9	Mouse Wakeup Scan Code Set 1	09	RW
EA	Mouse Wakeup Scan Code Set 2	00	RW
EB	Mouse Wakeup Scan Code Mask	00	RW
EC-EF	-reserved-	_	RO

Game Port Registers (I/O Space)

<u>Offset</u>	Game Port (200-20F typical)	Default	Acc
0	-reserved-	00	_
1	Game Port Status		RO
1	Start One-Shot		WO
2-F	-reserved-	00	_

Memory Mapped Registers - IOAPIC

Address	APIC Index / Data	Default	Acc
FEC00000	APIC Register Index	00	RW
FEC00001-0F	-reserved-	00	
FEC00010-13	APIC Register Data	0000 0000	RW
FEC00014-1F	-reserved-	00	
FEC00020	APIC IRQ Pin Assertion	XX	WO
FEC00021-3F	-reserved-	00	
FEC00040	APIC EOI	XX	WO
FEC00041-FF	-reserved-	00	

Offset	APIC Registers	Default	Acc
0	APIC ID	0000 0000	RW
1	APIC Version	0017 8003	RO
2	APIC Arbitration	0000 0000	RO
3	Boot Configuration	0000 0000	RW
4-F	-reserved-	0000 0000	
11-10	I/O Redirection– AIRQ0	xxx1xxxx xxxxxxx	RW
13-12	I/O Redirection– AIRQ1	xxx1xxxx xxxxxxx	RW
15-14	I/O Redirection– AIRQ2	xxx1xxxx xxxxxxx	RW
17-16	I/O Redirection– AIRQ3	xxx1xxxx xxxxxxx	RW
19-18	I/O Redirection— AIRQ4	xxx1xxxx xxxxxxxx	RW
1B-1A	I/O Redirection– AIRQ5	xxx1xxxx xxxxxxxx	RW
1D-1C	I/O Redirection– AIRQ6	xxx1xxxx xxxxxxx	RW
1F-1E	I/O Redirection— AIRQ7	xxx1xxxx xxxxxxxx	RW
21-20	I/O Redirection– AIRQ8	xxx1xxxx xxxxxxxx	RW
23-20	I/O Redirection– AIRQ9	xxx1xxxx xxxxxxxx	RW
25-24	I/O Redirection— AIRQ10	xxx1xxxx xxxxxxxx	RW
27-26	I/O Redirection— AIRQ11	xxx1xxxx xxxxxxxx	RW
29-28	I/O Redirection— AIRQ12	xxx1xxxx xxxxxxxx	
2B-2A	I/O Redirection– AIRQ13	xxx1xxxx xxxxxxxx	RW
2D-2C	I/O Redirection— AIRQ14	xxx1xxxx xxxxxxxx	RW
2F-2E	I/O Redirection— AIRQ15	xxx1xxxx xxxxxxxx	
31-30	I/O Redirection– AIRQ16	xxx1xxxx xxxxxxxx	RW
33-32	I/O Redirection— AIRQ17	xxx1xxxx xxxxxxxx	
35-34	I/O Redirection– AIRQ18	xxx1xxxx xxxxxxxx	RW
37-36	I/O Redirection– AIRQ19	xxx1xxxx xxxxxxxx	
39-38	I/O Redirection– AIRQ20	xxx1xxxx xxxxxxxx	RW
3B-3A	I/O Redirection– AIRQ21	xxx1xxxx xxxxxxxx	
3D-3C	I/O Redirection– AIRQ22	xxx1xxxx xxxxxxxx	RW
3F-3E	I/O Redirection– AIRQ23	xxx1xxxx xxxxxxxx	RW
40-4F	-reserved-	0000 0000	

Note: The "I/O Redirection" registers are 64-bit registers, so each uses two consecutive index locations, with the lower 32 bits at the even index and the upper 32 bits at the odd index.



<u>Device 15 Function 0 Registers – SATA Controller</u>

Configuration Space SATA Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3149	RO
5-4	Command	0000	RO
7-6	Status	0290	RW
8	Revision ID	80	RO
9	Programming Interface	8F	RW
A	Sub Class Code (RAID Controller)	04	RO
В	Base Class Code (Mass Storage)	01	RO
С	Cache Line Size	00	RO
D	Latency Timer	20	RW
Е	Header Type (MultiFunction Device)	80	RO
F	-reserved-	00	_
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	$\mathbf{R}\mathbf{W}$
1B-18	Base Address – Sec Data / Command	00000171	RW
1F-1C	Base Address – Sec Control / Status	00000375	RW
23-20	Base Address – Bus Master Control	0000CC01	$\mathbf{R}\mathbf{W}$
27-24	Base Address – SATA Control/Status	00008C00	RW
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	1106	RO
	Sub Device ID	3149	RO
30-33	Base Address – Expansion ROM	0000 0000	RW
34	PCI Power Mgmt Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	0D	RO
3D	Interrupt Pin	02	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space SATA-Specific Registers

Offset	SATA Configuration Registers	Default	Acc
40	SATA Channel Enable	03	RW
41	SATA Interrupt Gating	03	RW
42	Native Mode Enable	F1	RW
43	FIFO Threshold Control	00	RW
44	Miscellaneous Control I	0E	RW
45	Miscellaneous Control II	AF	RW
46	Miscellaneous Control III	00	RW
47	-reserved-	00	
48	PHY Wakeup Request Control	00	RW
49	PATA / SATA Shared Function Ctrl	82	RW
4A	-reserved-	00	
4B	-reserved-	00	
4E	PHY Port Error Status Control	00	RW
4F	-reserved-	00	

Offset	SATA Transport Control Registers	<u>Default</u>	Acc
50	-reserved-	00	
51	Hardware Ctrl Power Mode	00	RW
52	Transport Miscellaneous Control	00	RW
53	Reserved (Do Not Program)	00	RW

Offset	SATA Link Control Registers	Default	Acc
54	-reserved-	00	
55	Reserved (Do Not Program)	00	RW
56	Internal PHY SATA LINK Control	00	RW
57	-reserved-	00	_

Offset	SATA PHY Control Registers	Default	Acc
58-59	Reserved (Do Not Program)	_	RW
5A	Internal SATA PHY Control	10	RW
5B	-reserved-	00	
5C	Internal SATA PHY Control	05	RW
5D	SATA PHY Direct Access Mode Ctrl	00	RW
5E	SATA Internal PHY Pad Control	00	RW
60-77	-reserved-	00	



Configuration Space SATA-Specific Registers (continued)

Offset	Transport Status Registers	<u>Default</u>	<u>Acc</u>
78	Primary Channel Transport Status I	01	RO
79	Primary Channel Transport Status II	00	RO
7A	Sec Channel Transport Status I	01	RO
7B	Sec Channel Transport Status II	00	RO

Offset	PHY Status Registers	Default	Acc
7C	Internal PHY Status	00	RO
7D	External PHY Status	00	RO
7E-7F	-reserved-	00	

Offset	Channel Control Registers	<u>Default</u>	Acc
80	Pri Channel Device Mode Status	00	RO
81	Sec Channel Device Mode Status	00	RO
82-87	-reserved-	00	
8B-88	Primary Channel SG Base Address	0000 0000	RO
8F-8C	Secondary Channel SG Base Addr	0000 0000	RO

Offset	Test Registers	<u>Default</u>	Acc
90-9F	Reserved (Do Not Program)	00	RW

Offset	Legacy Power Management Regs	Default	Acc
A0-C1	-reserved-	00	
C3-C2	PCI Power Mgmt Capabilities	0002	RO
C5-C4	PCI Power Mgmt Control / Status	0000	RW
C6-CF	-reserved-	00	—

Offset	Miscellaneous Control Registers	Default	Acc
D0	-reserved-	00	
D1	PATA Control	00	RW
D2-FF	-reserved-	00	

I/O Space SATA Registers

Offset	Status Control Registers	<u>Default</u>	Acc
3-0	SATA Status - Port 0	0000 0000	RO
7-4	SATA Error - Port 0	0000 0000	WC
B-8	SATA Control - Port 0	0000 0310	RW
43-40	SATA Status - Port 1	0000 0000	RO
47-44	SATA Error - Port 1	0000 0000	WC
4B-48	SATA Control - Port 1	0000 0310	RW
83-80	SATA Status - Port 2	0000 0000	RO
87-84	SATA Error - Port 2	0000 0000	WC
8B-88	SATA Control - Port 2	0000 0310	RW
9-FF	-reserved-	00	

Note: The base address for access of these registers is specified in Rx27-24.



<u>Device 15 Function 1 Registers – PATA (IDE) Controller</u>

Configuration Space IDE Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0571	RO
5-4	Command	0080	RO
7-6	Status	0290	RW
8	Revision ID	nn	RO
9	Programming Interface	85	RW
Α	Sub Class Code (IDE Controller)	01	RO
В	Base Class Code (Mass Storage)	01	RO
C-F	-reserved-	00	_
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	RW
1B-18	Base Address – Sec Data / Command	00000171	$\mathbf{R}\mathbf{W}$
1F-1C	Base Address – Sec Control / Status	00000375	$\mathbf{R}\mathbf{W}$
23-20	Base Address – Bus Master Control	0000CC01	RW
24-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-33	-reserved- (expan ROM base addr)	00	_
34	Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	0E	RO
3D	Interrupt Pin	01	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space IDE-Specific Registers

Offset	Configuration Space IDE Registers	Default	Acc
40	IDE Chip Enable	00	RW
41	IDE Configuration I	00	RW
42	IDE Configuration II	00	RW
43	IDE FIFO Configuration	0A	RW
44	IDE Miscellaneous Control 1	08	RW
45	IDE Miscellaneous Control 2	10	RW
46	IDE Miscellaneous Control 3	C0	RW
4B-48	IDE Drive Timing Control	A8A8A8A8	RW
4C	IDE Address Setup Time	FF	RW
4D	-reserved- (do not program)	00	RW
4E	Sec Non-170 Port Access Timing	B6	RW
4F	Pri Non-1F0 Port Access Timing	B6	RW

Configuration Space IDE-Specific Registers (continued)

Offset	Configuration Space IDE Registers	<u>Default</u>	Acc
53-50	UltraDMA Extended Timing Control	07070707	RW
54	UltraDMA FIFO Control	04	RW
55	IDE Clock Gating	00	RW
56-5F	-reserved-	00	
61-60	IDE Primary Sector Size	0200	RW
62-67	-reserved-	00	_
69-68	IDE Secondary Sector Size	0200	RW
69-6F	-reserved-	00	_
70	IDE Primary Status	00	RW
71	IDE Primary Interrupt Control	01	RW
72-77	-reserved-	00	
78	IDE Secondary Status	00	RW
79	IDE Secondary Interrupt Control	01	RW
7A-7F	-reserved-	00	
83-80	IDE Primary S/G Descriptor Address	0000 0000	RW
84-87	-reserved-	00	
8B-88	IDE Secondary S/G Descriptor Addr	0000 0000	RW
8C-BF	-reserved-	00	
C3-C0	Power Management Capabilities	0002 0001	RO
C7-C4	Power State	0000 0000	RW
C8-CF	-reserved-	00	

Offset	IDE Back Door Registers	Default	Acc
D0	Back Door – Revision ID	06	RW
D1	-reserved-	00	
D3-D2	Back Door – Device ID	0571	RW
D5-D4	Back Door – Sub Vender ID	0000	RW
D7-D6	Back Door – Sub Device ID	0000	RW
D8-FF	-reserved-	00	

I/O Registers – IDE Controller (SFF 8038 v1.0 Compliant

Offset	IDE I/O Registers	Default	Acc
0	Primary Channel Command	00	RW
1	-reserved-	00	
2	Primary Channel Status	00	WC
3	-reserved-	00	
4-7	Primary Channel PRD Table Addr	00	RW
8	Secondary Channel Command	00	RW
9	-reserved-	00	
A	Secondary Channel Status	00	WC
В	-reserved-	00	
C-F	Secondary Channel PRD Table Addr	00	RW



Device 16 Function 0 Registers – USB 1.1 UHCI Ports 0-1

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	$\mathbf{R}\mathbf{W}$
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	-
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	_
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

Memory Mapped I/O Registers - USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 1 Registers – USB 1.1 UHCI Ports 2-3

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

Memory Mapped I/O Registers - USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 2 Status / Control	0080	WC
13-12	Port 3 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 2 Registers – USB 1.1 UHCI Ports 4-5

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	RW
D	Latency Timer	16	RW
E	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	02	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

Memory Mapped I/O Registers – USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 4 Status / Control	0080	WC
13-12	Port 5 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 3 Registers – USB 1.1 UHCI Ports 6-7

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	RW
D	Latency Timer	16	RW
E	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	02	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

Memory Mapped I/O Registers – USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 6 Status / Control	0080	WC
13-12	Port 7 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 4 Registers – USB 2.0 EHCI Ports 0-7

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3104	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	20	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
E-F	-reserved-	00	_
13-10	EHCI Mem Mapped I/O Base Addr	0000 0000	RW
14-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3104	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E-3F	-reserved-	00	

RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41-47	-reserved- (Do Not Program)	00	
48	USB Miscellaneous Control 5	A0	RW
49	USB Miscellaneous Control 6	20	RW
4A-4B	-reserved- (Do Not Program)	00	
4C-4F	-reserved-	00	
50-57	-reserved- (test, do not program)	00	
58-59	-reserved- (Do Not Program)	00	
5A-5B	High-Speed Port Pad Termination Resistor Fine Tune	8888	RW
5C	PHY Control	53	RW
5D-5E	High-Speed Port Pad Termination Resistor Fine Tune	8888	RW
5F	-reserved-	00	
60	USB Serial Bus Release Number	20	RO
61	Frame Length Adjust	20	RW
63-62	Port Wake Capability	0001	RW
64-67	-reserved-	00	
6B-68	Legacy Support Extended Capability	0000 0001	RW
6F-6C	Legacy Support Control / Status	0000 0000	RW
70-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-FF	-reserved-	00	

Memory Mapped I/O Registers – USB EHCI

Offset	EHCI Capabilities	<u>Default</u>	Acc
00	Capability Register Length	00	RW
01	-reserved-	00	
03-02	Interface Version Number	0100	RO†
07-04	Structure Parameters	0000 3206	RO†
0B-08	Capability Parameters	0000 6872	RO†
0C-0F	-reserved-	00	

[†] RW if Rx42[4] = 1.

Offset	Host Controller Operation	<u>Default</u>	Acc
13-10	USB Command	0000 0000	RW
17-14	USB Status	0000 0000	RW
1B-18	USB Interrupt Enable	0000 0000	RW
1F-1C	USB Frame Index	0000 0000	RW
23-20	4G Segment Selector	0000 0000	RW
27-24	Frame List Base Address	0000 0000	RW
2B-28	Next Asynchronous List Address	0000 0000	RW
2C-4F	-reserved-	00	_
53-50	Configured Flag Register	0000 0000	RW
57-54	Port 0 Status / Control	0000 0000	RW
5B-58	Port 1 Status / Control	0000 0000	RW
5F-5C	Port 2 Status / Control	0000 0000	RW
63-60	Port 3 Status / Control	0000 0000	RW
67-64	Port 4 Status / Control	0000 0000	RW
6B-68	Port 5 Status / Control	0000 0000	RW
6F-6C	Port 6 Status / Control	0000 0000	RW
73-70	Port 7 Status / Control	0000 0000	RW
74-FF	-reserved-	00	



Device 16 Func 5 Registers – USB Device Communications

Configuration Space USB Device Comm Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	D104	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	80	RO
В	Base Class Code	02	RO
C	Cache Line Size	00	RW
D	Latency Timer	16	RW
E-F	-reserved-	00	_
13-10	UDCI Mem Mapped I/O Base Addr	0000 0000	RW
14-2B	-reserved-	00	
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	D104	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	_

[†] RW if Rx41[2] = 1.

Configuration Space USB-Device-Comm-Specific Regs

Offset	USB Device Communications Ctrl	<u>Default</u>	Acc
40	Miscellaneous Control 1	00	RW
41	Miscellaneous Control 2	00	RW
42	Miscellaneous Control 3	00	RW
43	-reserved-	00	_
44	PHY Signal Monitoring 1	00	RW
45	PHY Signal Monitoring 2	00	RW
46-47	-reserved-	00	_
48	Miscellaneous Control 5	A0	RW
49	Miscellaneous Control 6	60	RW
Offset	USB Device Comm MAC Control	<u>Default</u>	Acc
4A	MAC Receiver Enable Delay	00	RW
4B	MAC Turnaround Time Delay	09	RW
4C-4F	-reserved-	00	_
50	Reserved for Test (Do Not Program)	00	RW
51	USB 2.0 MAC Timeout Parameter	5A	RW
52-57	-reserved-	00	_
Offset	USB Device Comm PHY Control	<u>Default</u>	Acc
58	PHY Control 1	00	RW
59	PHY Control 2	08	RW
5A	Hi Speed Port Pad Fine Tune	08	RW
5B	-reserved-	00	
5C	PHY Control 3	53	RW
5D-6F	-reserved-	00	_

Config Space USB-Device-Comm-Specific Regs (cont)

Offset	USB Device Comm SRAM Control	<u>Default</u>	Acc
71-70	SRAM Direct Access Address	0000	RW
72	-reserved-	00	_
73	SRAM Direct Access Control	00	RW
77-74	SRAM Direct Access Data	0000 0000	RW
78-7F	-reserved-	00	_
Offset	USB Device Comm PM Control	<u>Default</u>	Acc
83-80	Power Management Rx41[1]=0:	480A0001	RO
	Capabilities Rx41[1]=1:	C9C20001	RO
84	PM Capabilities Status	00b or 11b	
85-EF	-reserved-	00	_
Offset	USB Device Comm Reserved Regs	<u>Default</u>	Acc
F0-F4	-reserved-	00	
F5	Reserved (Do Not Program)	_	RW
F6	Reserved (Do Not Program)	1	RO
F7-FB	-reserved-	00	_
FC	Reserved (Do Not Program)	_	RW
FD-FF	-reserved-	00	

Mem Mapped I/O Regs – USB Dev Ctrlr Interface (UDCI)

Offset	USB Comm Capability & Shadow	Default	Acc
0	Capability Register Length	10	RO
1	Interface Version	10	RO
3-2	Structure Parameters 1	0121	RO
7-4	Structure Parameters 2	0200 0040	RO
B-8	Structure Parameters 3	0008 0200	RO
F-C	EHCI Port 0 Shadow	_	RO
Offset	USB Device Controller Operation	Default	Acc
11-10	USB Device Command	0010	RW
13-12	USB Device Status	0010	WC
15-14	USB Device Interrupt Enable	0000	RW
17-16	Device Port Control Status	1000	WC
18	Device Mode Listen Timeout Param	10	RW
19	Host Mode Waiting Timeout Param	10	RW
1A-1F	-reserved-	00	_
Offset	Device Endpoint Ctrlr Operation	Default	Acc
23-20	Endpoint 0 Status & Control	0040 0000	RW
25.24			
37-24	Endpoint 0 Transfer Descriptor		RW
	-reserved-	00	RW —
38-3F		00 1200 8000	RW — RW
38-3F 43-40	-reserved-	- 0	—
38-3F 43-40 5B-44	-reserved- Endpoint 1 Status & Control	- 0	– RW
38-3F 43-40 5B-44 5C-5F	-reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor	1200 8000	– RW
38-3F 43-40 5B-44 5C-5F 63-60	-reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved-	1200 8000 — 00	RW RW
38-3F 43-40 5B-44 5C-5F 63-60 7B-64	-reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control	1200 8000 — 00	RW RW — RW
38-3F 43-40 5B-44 5C-5F 63-60 7B-64 7C-7F	-reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control Endpoint 2 Transfer Descriptor	1200 8000 — 00 2200 8000 — —	RW RW - RW RW
38-3F 43-40 5B-44 5C-5F 63-60 7B-64 7C-7F 83-80	-reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control Endpoint 2 Transfer Descriptor -reserved-	1200 8000 — 00 2200 8000 — 00	RW RW - RW RW



<u>Device 17 Function 0 Registers – Bus Control & Power Management</u>

Configuration Space Bus Control & PM Header Registers

		ı	
<u>Offset</u>	Configuration Space Header	<u>Default</u>	<u>Acc</u>
1-0	Vendor ID	1106	RO
3-2	Device ID	3227	RO
5-4	Command	0087	$\mathbf{R}\mathbf{W}$
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	06	RO
С	-reserved- (cache line size)	00	_
D	-reserved- (latency timer)	00	_
E	Header Type	80	RO
F	Built In Self Test (BIST)	00	RO
10-27	-reserved- (base address registers)	00	_
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	00	RO
2F-2E	Sub Device ID	00	RO
30-33	-reserved- (expan. ROM base addr)	00	_
34-3B	-reserved- (unassigned)	00	
3C	-reserved- (interrupt line)	00	
3D	-reserved- (interrupt pin)	00	
3E	-reserved- (min gnt)	00	
3F	-reserved- (max lat)	00	

Configuration Space PCI-to-ISA Bridge-Specific Registers

Offset	ISA Bus Control	Default	Acc
40	ISA Bus Control	00	RW
41	BIOS ROM Decode Control	00	RW
42	Line Buffer Control	00	RW
43	Delay Transaction Control	00	RW
44	INTE / INTF Routing	00	RW
45	INTG / INTH Routing	00	RW
46	INT Control	00	RW
47	-reserved-	00	_
48	Read Pass Write Control	00	RW
49	CCA Control	00	RW
4A	LPC Firmware Memory Control 1	00	RW
4B	LPC Firmware Memory Control 2	00	RW

Offset	Miscellaneous Control	Default	Acc
4C	IDE Interrupt Routing	00	RW
4D	Miscellaneous Control	00	RW
4E	Internal RTC Test Mode	00	RW
4F	PCI Bus & CPU Interface Control	00	RW

Offset	Function Control	Default	Acc
50	Function Control 1	00	RW
51	Function Control 2	0C	RW

Offset	Serial IRQ, LPC & PC/PCI Control	<u>Default</u>	Acc
52	Serial IRQ & LPC Control	00	RW
53	PC/PCI DMA Control	00	RW

Offset	Plug and Play Control	<u>Default</u>	<u>Acc</u>
54	PCI Interrupt Polarity	00	RW
55	PnP Routing for PCI INTA	00	RW
56	PnP Routing for PCI INTB-C	00	RW
57	PnP Routing for PCI INTD	00	RW

Offset	GPIO and Miscellaneous Control	<u>Default</u>	Acc
58	Miscellaneous Control 0	40	RW
59	Miscellaneous Control 1	00	RW
5A	DMA Bandwidth Control	00	RW
5B	Miscellaneous Control 2	00	RW

Offset	Programmable Chip Select Control	Default	Acc
5D-5C	PCS0# I/O Port Address	0000	RW
5F-5E	PCS1# I/O Port Address	0000	RW
61-60	PCS2# I/O Port Address	0000	RW
63-62	PCS3# I/O Port Address	0000	RW
64	PCS[1-0]# I/O Port Address Mask	00	RW
65	PCS[3-2]# I/O Port Address Mask	00	RW
66	Programmable Chip Select Control	00	RW
67	Output Control	04	RW
68	HPET Control	00	RW
6B-69	HPET Memory Base Address	000000	RW

Offset	<u>Miscellaneous</u>	<u>Default</u>	Acc
6C	ISA Positive Decoding Control 1	00	RW
6D	ISA Positive Decoding Control 2	00	RW
6E	ISA Positive Decoding Control 3	00	RW
6F	ISA Positive Decoding Control 4	00	RW
71-70	Sub Vendor ID Backdoor	00	RW
73-72	Sub Device ID Backdoor	00	RW
70-73	-reserved-	00	_
74	PCI I/O Cycle Control	00	RW
75-78	-reserved-	00	
79-7B	Reserved for Test (Do Not Program)	00	RW
7C	I/O Pad Control	00	RW
7D-7F	-reserved-	00	



Configuration Space Power Management Registers

Offset	Power Management	<u>Default</u>	Acc
80	General Configuration 0	00	RW
81	General Configuration 1	04	RW
82	ACPI Interrupt Select	00	RW
83	-reserved-	00	_
85-84	Primary Interrupt Channel	0000	RW
87-86	Secondary Interrupt Channel	0000	RW
8B-88	Power Mgmt I/O Base (256 Bytes)	0000 0001	RW
8C	Host Bus Power Mgmt Control	00	RW
8D	Throttle / Clock Stop Control	00	RW
8E-8F	-reserved-	00	_
93-90	GP Timer Control	0000 0000	RW
94	Power Well Control	00	RW
95	Miscellaneous Control	40	RW
96	Power On / Reset Control	00	RW
97	-reserved-	00	_
98	GP2 / GP3 Timer Control	00	RW
99	GP2 Timer	00	RW
9A	GP3 Timer	00	RW
9B-A0	-reserved-	00	_
A1	Write value for Offset 9 (Prog Intfc)	00	WO
A2	Write value for Offset A (Sub Class)	00	WO
A3	Write value for Offset B (Base Class)	00	WO
A4-BF	-reserved-	00	
C3-C0	Power Management Capability	0002 0001	RO
C7-C4	Power Management Capability CSR	0000 0000	RW
C8-CF	-reserved-	00	

Configuration Space SMBus Registers

Offset	System Management Bus	Default	Acc
D1-D0	SMBus I/O Base (16 Bytes)	0001	RW
D2	SMBus Host Configuration	00	RW
D3	SMBus Host Slave Command	00	RW
D4	SMBus Slave Address Shadow Port 1	00	RW
D5	SMBus Slave Address Shadow Port 2	00	RW
D6	SMBus Revision ID	nn	RO
D7-DF	-reserved-	00	_

Configuration Space General Purpose I/O Registers

Offset	General Purpose I/O	<u>Default</u>	Acc
E0	GPI Inversion Control	00	RW
E1	GPI SCI / SMI Select	00	RW
E2-E3	-reserved-	00	
E4	GPO Pin Select	00	RW
E5	GPIO I/O Select 1	00	RW
E6	GPIO I/O Select 2	00	RW
E7	-reserved-	00	RW

Configuration Space Watchdog Timer Registers

Offset	Watchdog Timer	Default	Acc
EB-E8	Watchdog Timer Memory Base	0000 0000	RW
EC	Watchdog Timer Control	00	RW
ED-FF	-reserved-	00	



I/O Space Power Management Registers

Offset	Basic Control / Status Registers	<u>Default</u>	Acc
1-0	Power Management Status	0000	WC
3-2	Power Management Enable	0000	RW
5-4	Power Management Control	0000	RW
6-7	-reserved-	00	_
B-8	Power Management Timer	0000 0000	RW
C-F	-reserved-	00	_

Offset	Processor Registers	Default	Acc
13-10	Processor and PCI Bus Control	0000 0000	RW
14	Processor LVL2	00	RO
15	Processor LVL3	00	RO
16-1F	-reserved-	00	

Offset	General Purpose Registers	<u>Default</u>	Acc
21-20	General Purpose Status	0000	WC
23-22	General Purpose SCI Enable	0000	RW
25-24	General Purpose SMI Enable	0000	RW
26-27	-reserved-	00	_

Offset	Generic Registers	<u>Default</u>	Acc
29-28	Global Status	0000	WC
2B-2A	Global Enable	0000	RW
2D-2C	Global Control	0010	RW
2E	-reserved-	00	_
2F	SMI Command	00	RW
33-30	Primary Activity Detect Status	0000 0000	WC
37-34	Primary Activity Detect Enable	0000 0000	RW
3B-38	GP Timer Reload Enable	0000 0000	RW
3C-3F	-reserved-	00	_

Offset	General Purpose I/O Registers	<u>Default</u>	Acc
40	Extended I/O Trap Status	00	WC
41	-reserved-	00	
42	Extended I/O Trap Enable	00	RW
43-44	-reserved-	00	
45	SMI / IRQ / Resume Status	00	RO
46-47	-reserved-	00	_
4B-48	GPI Port Input Value	input	RO
4F-4C	GPO Port Output Value	FFFFCFFF	RW
50	GPI Pin Change Status	00	RW
51	-reserved-	00	
52	GPI Pin Change SCI/SMI Select	00	RW
53-57	-reserved-	00	
59-58	I/O Trap PCI I/O Address	0000	RO
5A	I/O Trap PCI Command / Byte Ena	00	RO
5B	-reserved-	00	
5C	CPU Performance Control	00	RW
5D-FF	-reserved-	00	

I/O Space System Management Bus Registers

Offset	System Management Bus	Default	Acc
0	SMBus Host Status	00	WC
1	SMBus Slave Status	00	RW
2	SMBus Host Control	00	RW
3	SMBus Host Command	00	RW
4	SMBus Host Address	00	RW
5	SMBus Host Data 0	00	RW
6	SMBus Host Data 1	00	RW
7	SMBus Block Data	00	RW
8	SMBus Slave Control	00	RW
9	SMBus Shadow Command	00	RO
A-B	SMBus Slave Event	0000	RW
C-D	SMBus Slave Data	0000	RO
Е	-reserved-	00	
F	SMBus GPIO Slave Address	00	RW

System Management Bus Command Codes

Code	System Management Bus	Default	Acc
00	SMBus GPIO Slave Input Data	_	RO
01	SMBus GPIO Slave Output Data	00	RW
02	SMBus GPIO Slave Polarity Inversion	F0	RW
03	SMBus GPIO Slave I/O Configuration	FF	RW



Device 17 Function 5 & 6 Registers – AC/MC97 Codecs

Function 5 Configuration Space AC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3059	RO
5-4	Command	0000	RW
7-6	Status	0210	RO
8	Revision ID	50	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	04	RO
C-F	-reserved-	00	—
13-10	Base Address 0 - SGD Control/Status	0000 0001	$\mathbf{R}\mathbf{W}$
17-14	Base Address 1 (reserved)	0000 0000	_
1B-18	Base Address 2 (reserved)	0000 0000	_
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	_
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	
34	Capture Pointer	C0	RW
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Audio Codec-Specific Registers

Offset	Audio Codec Link Control	<u>Default</u>	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RW
43	-reserved-	00	
44	MC97 Interface Control	00	RO
45-47	-reserved-	00	
4B-48	Test Mode (reserved)	00	
4C-BF	-reserved-	00	
C3-C0	Power Management Capability	0602 0001	RO
C7-C4	Power State	0000 0000	RW
C8-FF	-reserved-	00	

Function 6 Configuration Space MC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3068	RO
5-4	Command	0000	$\mathbf{R}\mathbf{W}$
7-6	Status	0200	RO
8	Revision ID	70	RO
9	Programming Interface	00	RO
A	Sub Class Code	80	RO
В	Base Class Code	07	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	
1B-18	Base Address 2 (reserved)	0000 0000	
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	_
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	_
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	
34	Capture Pointer	D0	RW
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Modem Codec-Specific Registers

Offset	Modem Codec Link Control	<u>Default</u>	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RO
43	-reserved-	00	_
44	MC97 Interface Control	00	RW
45-47	-reserved-	00	_
4B-48	Test Mode (reserved)	00	_
4C-CF	-reserved-	00	_
D3-D0	Power Management Capability	0602 0001	RO
D7-D4	Power State	0000 0000	RW
D8-FF	-reserved-	00	



Function 5 I/O Base 0 Registers - AC97 Audio S/G DMA

Offset	AC97 SGD I/O Registers	<u>Default</u>	Acc
x0	SGD Channel x Status	00	WC
x1	SGD Channel x Control	00	RW
x2	SGD Channel x Left Volume	3F	RW
х3	SGD Channel x Right Volume	3F	RW
x7-x4	SGD Channel x Table Pointer Base	0000 0000	WR
	SGD Channel x Current Address		RD
xB-x8	Stop Index / Data Type / Sample Rate	FF0F FFFF	RW
xF-xC	SGD Channel x Current Count	0000 0000	RO
40	SGD 3D Channel Status	00	WC
41	SGD 3D Channel Control	00	RW
42	SGD 3D Channel Format	00	RW
43	SGD 3D Channel Scratch	00	RW
47-44	SGD 3D Channel Table Pointer Base	0000 0000	WR
	SGD 3D Channel Current Address		RD
4B-48	SGD 3D Channel Slot Select	FF00 0000	RW
4F-4C	SGD 3D Channel Current Count	0000 0000	RO
50-5F	-reserved-	00	_
60	SGD Write Channel 0 Status	00	WC
61	SGD Write Channel 0 Control	00	RW
62	SGD Write Channel 0 Format	00	RW
63	SGD Write Channel 0 Select	00	RW
67-64	SGD Write Channel 0 Table Ptr Base	0000 0000	WR
	SGD Write Channel 0 Current Addr		RD
6B-68	SGD Write Channel 0 Stop Index	FF00 0000	RW
6F-6C	SGD Write Channel 0 Current Count	0000 0000	RO
70	SGD Write Channel 1 Status	00	WC
71	SGD Write Channel 1 Control	00	RW
72	SGD Write Channel 1 Format	00	RW
73	SGD Write Channel 1 Select	00	RW
77-74	SGD Write Channel 1 Table Ptr Base	0000 0000	WR
	SGD Write Channel 1 Current Addr		RD
	SGD Write Channel 1 Stop Index	FF00 0000	
7F-7C	SGD Write Channel 1 Current Count	0000 0000	RO

Function 6 I/O Base 0 Registers - MC97 Modem S/G DMA

Offset	MC97 SGD I/O Registers	<u>Default</u>	Acc
0-7	-reserved-	00	_
8-F	-reserved-	00	
10-17	-reserved-	00	_
18-1F	-reserved-	00	
20-27	-reserved-	00	
28-2F	-reserved-	00	
30-37	-reserved-	00	
38-3F	-reserved-	00	
40	SGD Read Channel Status	00	WC
41	SGD Read Channel Control	00	RW
42	SGD Read Channel Type	00	RW
43	-reserved-	00	_
47-44	SGD Read Chan Table Pointer Base	0000 0000	WR
	SGD Read Channel Current Address		RD
4B-48	-reserved- (Test)	0000 0000	RO
4F-4C	SGD Read Channel Current Count	0000 0000	RO
50	SGD Write Channel Status	00	WC
51	SGD Write Channel Control	00	RW
52	SGD Write Channel Type	00	RW
53	-reserved-	00	
57-54	SGD Write Channel Table Ptr Base	0000 0000	WR
	SGD Write Channel Current Address		RD
5B-58	Reserved (Test)	0000 0000	RO
5F-5C	SGD Write Channel Current Count	0000 0000	RO
60-7F	-reserved-	00	

<u>Offset</u>	AC97 / Audio Codec I/O Registers	<u>Default</u>	<u>Acc</u>
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
88	DX0 FIFO Count	00	RO
89	DX1 FIFO Count	00	RO
8A	DX2 FIFO Count	00	RO
8B	DX3 FIFO Count	00	RO
8C	3D FIFO Count	00	RO
8D-8F	-reserved-	00	_
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	

Offset	AC97 / Modem Codec I/O Registers	<u>Default</u>	Acc
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
88	DX0 FIFO Count	00	RO
89	DX1 FIFO Count	00	RO
8A	DX2 FIFO Count	00	RO
8B	DX3 FIFO Count	00	RO
8C	3D FIFO Count	00	RO
8D-8F	-reserved-	00	—
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	_



Device 18 Function 0 Registers - LAN

Configuration Space LAN Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3065	RO
5-4	Command	0000	RO
7-6	Status	0470	WC
8	Revision ID	40	RO
9	Programming Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	00	RO
С	Cache Line Size	00	RW
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	BIST	00	RO
13-10	I/O Base Address	0000 0000	RW
17-14	Memory Base Address	0000 0000	RW
18-27	-reserved-	00	_
2B-28	Card Bus CIS Pointer	0000 0000	RW
2C-2F	-reserved-	00	_
33-30	Expansion ROM Base Address	0000 0000	RW
34	Capabilities Offset	40	RO
35-3C	-reserved-	00	
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	

Configuration Space LAN Device Specific Registers

Offset	Power Management	Default	Acc
40	Capability ID	01	RO
41	Next Item Pointer	00	RO
43-42	Power Management Configuration	0002	RO
47-44	Power Management Control / Status	0000 0000	WC
48-FF	-reserved-	00	_



I/O Space LAN Registers

Offset	Power Management	<u>Default</u>	Acc
5-0	Ethernet Address		RW
6	Receive Control	00	RW
7	Transmit Control	08	RW
8	Command 0	00	RW
9	Command 1	00	RW
A-B	-reserved-	00	_
С	Interrupt Status 0	00	RW
D	Interrupt Status 1	00	RW
Е	Interrupt Mask 0	00	RW
F	Interrupt Mask 1	00	RW
17-10	Multicast Address		RW
1B-18	Receive Address		RW
1F-1C	Transmit Address		RW
23-20	Receive Status	0000 0400	RW
27-24	Receive Data Buffer Control	0000 0000	RO
2B-28	Receive Data Buffer Start Address		RO
2F-2C	Receive Data Buffer Branch Address		RO
30-3F	-reserved-	00	_
43-40	Transmit Status	0000 0000	RW
47-44	Transmit Data Buffer Control	0000 0000	RO
4B-48	Transmit Data Buffer Start Address		RO
4F-4C	Transmit Data Buffer Branch Addr		RO
50-6B	-reserved-	00	
6C	PHY Address	01	RW
6D	MII Status	13	RW
6E	Buffer Control 0	00	RW
6F	Buffer Control 1	00	RW
70	MII Management Port Command	00	RW
71	MII Management Port Address	81	RW
73-72	MII Management Port Data	0000	RW
74	EEPROM Command / Status	00	RW
75-77	-reserved-	00	
78	EEPROM Control	00	RW

I/O Space LAN Registers (continued)

Offset	Power Management	<u>Default</u>	Acc
79	Configuration 1	00	RW
7A	Configuration 2	00	RW
7B	Configuration 3	00	RW
7C-7F	-reserved-	00	_
80	Miscellaneous 1	00	RW
81	Miscellaneous 2	00	RW
82	-reserved-	00	
83	Sticky Hardware Control	00	RW
84	MII Interrupt Status	00	WC
85	-reserved-	00	_
86	MII Interrupt Mask	00	RW
87-8B	-reserved-	00	_
8D-8C	Flash Address	0000	RW
8E	-reserved-	00	_
8F	Flash Write Data Output	00	RW
90	Flash Read / Write Command	00	RW
91	Flash Write Data Input	00	RO
92	-reserved-	00	
93	Flash Checksum	00	RW
95-94	Suspend Mode MII Address	0000	RW
96	Suspend Mode PHY Address	00	RW
97	-reserved-	00	—
99-98	Pause Timer	0000	RW
9A	Pause Status	00	RW
9B	-reserved-	00	_
9D-9C	Soft Timer 0	0000	RW
9F-9E	Soft Timer 1	0000	RW
A0/A4	Wake On LAN Control Set / Clear	00 / 00	RW
	Power Configuration Set / Clear	00 / 00	RW
	-reserved- (do not program)	00 / 00	_
A3/A7	Wake On LAN Config Set / Clear	00 / 00	RW
A8-AF	-reserved-	00	_
B3-B0	Pattern CRC 0	0000 0000	RW
	Pattern CRC 1	0000 0000	RW
BB-B8	Pattern CRC 2	0000 0000	
BF-BC	Pattern CRC 3	0000 0000	RW
CF-C0	Byte Mask 0	0000 0000	RW
DF-D0	Byte Mask 1	0000 0000	RW
EF-E0	Byte Mask 2	0000 0000	RW
FF-F0	Byte Mask 3	0000 0000	RW



Register Descriptions

Legacy I/O Ports

This group of registers includes the DMA Controllers, Interrupt Controllers, and Timer/Counters as well as a number of miscellaneous ports originally implemented using discrete logic on original PC/AT motherboards. All of the registers listed are integrated on-chip. These registers are implemented in a precise manner for backwards compatibility with previous generations of PC hardware. These registers are listed for information purposes only. Detailed descriptions of the actions and programming of these registers are included in numerous industry publications (duplication of that information here is beyond the scope of this document). All of these registers reside in I/O space.

<u>Port 61</u>	- Misc Functions & Speaker Contro	<u> RW</u>
7	SERR# Status	RO
	0 SERR# has not been asserted	default
	1 SERR# was asserted by a PCI	agent
	Note: This bit is set when the PCI bu	
	is asserted. Once set, this bit	may be cleared
	by setting bit-2 of this registe	
	be cleared to enable recordi	
	SERR# (i.e., bit-2 must be se	
	this bit to be set).	
6	IOCHK# Status	RO
v	0 IOCHK# has not been asserted	
	1 IOCHK # was asserted by an I	
	Note: This bit is set when the ISA	
	signal is asserted. Once set,	
	cleared by setting bit-3 of this	
	should be cleared to enable in	
	next IOCHCK# (i.e., bit-3 mu	
	enable this bit to be set). IOC	
	NMI to the CPU if NMI is ena	
5		
5	Timer/Counter 2 Output	
	This bit reflects the output of T	imer/Counter 2
4	without any synchronization.	D.O.
4	Refresh Detected	
	This bit toggles on every rising edge	e of the ISA bus
	REFRESH# signal.	
3	IOCHK# Enable	1.0.1
	0 Enable (see bit-6 above)	
	1 Disable (force IOCHCK# ina	
_	any "IOCHCK# Active" condi	tion in bit-6)
2	SERR# Enable	1.0.1
	0 Enable (see bit-7 above)	
	1 Disable (force SERR# inactiv	re and clear any
	"SERR# Active" condition in I	bit-7)
1	Speaker Enable	
	0 Disable	
	1 Enable Timer/Ctr 2 output to d	lrive SPKR pin
0	Timer/Counter 2 Enable	
		default
	1 Enable Timer/Counter 2	
Port 02	2h - System Control	DW
7-2		
		aiways reads 0
1	A20 Address Line Enable	
	0 A20 disabled / forced 0 (real m	ioue) default
^	1 A20 address line enabled	
0	High Speed Reset	
	0 Normal	
	1 Briefly pulse system reset	to switch from
	protected mode to real mode	

Port 60 - Keyboard Controller Input Buffer......WO



Keyboard Controller I/O Registers

The keyboard controller handles the keyboard and mouse interfaces. Two ports are used: port 60 and port 64. Reads from port 64 return a status byte. Writes to port 64h are command codes (see command code list following the register descriptions). Input and output data is transferred via port 60.

A "Control" register is also available. It is accessable by writing commands 20h / 60h to the command port (port 64h); The control byte is written by first sending 60h to the command port, then sending the control byte value. The control register may be read by sending a command of 20h to port 64h, waiting for "Output Buffer Full" status = 1, then reading the control byte value from port 60h.

Traditional (non-integrated) keyboard controllers have an "Input Port" and an "Output Port" that control pins dedicated to specific functions. In the integrated version, connections are hard wired as listed below. Outputs are "open-collector" so to allow input on one of these pins, the output value for that pin would be set high (non-driving) and the desired input value read on the input port. These ports are defined as follows:

Bit Input Port

- 0 Keyboard Data In
- 1 Mouse Data In

Bit Output Port

- 0 System Reset (1 = Execute Reset)
- 1 Gaste A20 (1 = A20 Enabled)
- 2 Mouse Data Out
- 3 Mouse Clock Out
- 6 Keyboard Clock Out
- 7 Keyboard Data Out

Bit Test Port

- 0 Keyboard Clock In
- 1 Mouse Clock In

Hardwired Internal Connections

Keyboard Data Out (Open Collector) <=> Keyboard Data In Keyboard Clock Out (Open Collector) <=> Keyboard Clk In

Mouse Data Out (Open Collector) <=> Mouse Data In Mouse Clock Out (Open Collector) <=> Mouse Clock In

Keyboard OBF Interrupt => IRQ1

Mouse OBF Interrupt => IRQ12

Input / Output / Test Port Command Codes

C0h transfers input port data to the output buffer. D0h copies output port values to the output buffer.

E0h transfers test input port data to the output buffer.

The above definitions are provided for reference only as actual keyboard and mouse control is no longer performed bit-by bit using the above ports but controlled directly by keyboard / mouse controller internal logic. Data is sent and received using the command codes listed on the following page.

Only w	Only write to port 60h if port 64h bit-1 = 0 (1=full).			
	- Keyboard Controller Output BufferRO			
Only re	and from port 60h if port 64h bit- $0 = 1$ (0=empty).			
Port 64	- Keyboard / Mouse StatusRO			
7	Parity Error			
	0 No parity error (odd parity received) default			
	1 Even parity occurred on last byte received			
	from keyboard / mouse			
6	General Receive / Transmit Timeout			
	0 No error default			
5	1 Error Mouse Output Buffer Full			
3	0 Mouse output buffer empty default			
	1 Mouse output buffer holds mouse data			
4	Keylock Status			
•	0 Locked			
	1 Free			
3	Command / Data			
	0 Last write was data writedefault			
	1 Last write was command write			
2	System Flag			
	0 Power-On Defaultdefault			
	1 Self Test Successful			
1	Input Buffer Full			
	0 Input Buffer Emptydefault			
	1 Input Buffer Full			
0	Keyboard Output Buffer Full			
	0 Keyboard Output Buffer Emptydefault			
	1 Keyboard Output Buffer Full			
KBC C	Control Register(R/W via Commands 20h/60h)			
7	Reserved always reads 0			
6	PC Compatibility			
	0 Disable scan conversion			
	1 Convert scan codes to PC format; convert 2-			
	byte break sequences to 1-byte PC-compatible			
_	break codes			
5	Mouse Interface			
	0 Enable default 1 Disable			
4	Keyboard Interface			
7	0 Enable default			
	1 Disable			
3	Reservedalways reads 0			
2	System Flag default=0			
	This bit may be read back as status register bit-2			
1	Mouse Interrupts			
	0 Disabledefault			
	1 Enable - Generate interrupt on IRQ12 when			
	mouse data comes into output buffer			
0	Keyboard Interrupts			
	0 Disable default			
	1 Enable - Generate interrupt on IRQ1 when			
	output buffer has been written.			



Port 64 - Keyboard / Mouse CommandWO

This port is used to send commands to the keyboard / mouse controller. The command codes recognized by the VT8237R Plus are listed in the table below.

Table 7. Keyboard Controller Command Codes

Code 20h	Keyboard Command Code Description Read Control Byte (next byte is Control Byte)
21-3Fh	Read SRAM Data (next byte is Data Byte)
60h	Write Control Byte (next byte is Control Byte)
61-7Fh	Write SRAM Data (next byte is Data Byte)
Alh	Output Keyboard Controller Version #
A4h	Test if Password is installed
A 771.	(always returns F1h to indicate not installed)
A7h	Disable Mouse Interface
A8h	Enable Mouse Interface
A9h	Mouse Interface Test (puts test results in port 60h) (value: 0=OK, 1=clk stuck low, 2=clk stuck high, 3=data stuck lo, 4=data stuck hi, FF=general error)
AAh	KBC self test (returns 55h if OK, FCh if not)
ABh	Keyboard Interface Test (see A9h Mouse Test)
ADh	Disable Keyboard Interface
AEh	Enable Keyboard Interface
AFh	Return Version #
C0h	Read Input Port (read input data to output buffer)
C1h	Poll Input Port (read Mouse Data In
	continuously to status bit 5
C8h	Unblock Mouse Output (use before D1 to change
C9h	active mode) Reblock Mouse Output (protection mechanism for D1)
CAh	Read Mode (output KBC mode info to port 60
	output buffer: bit-0=0 if ISA, 1 if PS/2)
D0h	Read Output Port (copy output port values to port 60)
D1h	Write Output Port (data byte following is written to
	keyboard output port as if it came from keyboard)
D2h	Write Keyboard Output Buffer & clear status bit-5 (write following byte to keyboard)
D3h	Write Mouse Output Buffer & set status bit-5 (write
DJII	following byte to mouse; put value in mouse input
	buffer so it appears to have come from the mouse)
D4h	Write Mouse (write following byte to mouse)
E0h	Read Keyboard Clock In and Mouse Clock In
EOH	(return in bits 0-1 respectively of response byte)
Exh	Set Mouse Clock Out per command bit 3
EXII	Set Mouse Data Out per command bit 2
	Set Gate A20 per command bit 1
Fxh	Pulse Mouse Clock Out low for 6usec per cmd bit 3
I All	
	Pulse Mouse Data Out low for 6usec per cmd bit 2
	Pulse Gate A20 low for 6usec per command bit 1 Pulse System Reset low for 6usec per cmd bit 0
	ruise system reset low for oused per cmd bit 0

All other codes not listed are undefined.



DMA Controller I/O Registers

Ports 00-0F - Master DMA Controller

Channels 0-3 of the Master DMA Controller control System DMA Channels 0-3. There are 16 Master DMA Controller registers:

I/O Address Bits 15-0 Register Name 0000 0000 000x 0000 Ch 0 Base / Current Address RW0000 0000 000x 0001 Ch 0 Base / Current Count RW0000 0000 000x 0010 Ch 1 Base / Current Address RWCh 1 Base / Current Count 0000 0000 000x 0011 RW0000 0000 000x 0100 Ch 2 Base / Current Address RWCh 2 Base / Current Count 0000 0000 000x 0101 **RW** 0000 0000 000x 0110 Ch 3 Base / Current Address RW0000 0000 000x 0111 Ch 3 Base / Current Count RW Status / Command **RW** 0000 0000 000x 1000 0000 0000 000x 1001 Write Request WO Write Single Mask 0000 0000 000x 1010 WO Write Mode 0000 0000 000x 1011 WO 0000 0000 000x 1100 Clear Byte Pointer F/F WO 0000 0000 000x 1101 **Master Clear** WO 0000 0000 000x 1110 Clear Mask WO 0000 0000 000x 1111 R/W All Mask Bits RW

Ports C0-DF - Slave DMA Controller

Channels 0-3 of the Slave DMA Controller control System DMA Channels 4-7. There are 16 Slave DMA Controller registers:

I/O Address Bits 15-0	Register Name	
0000 0000 1100 000x	Ch 4 Base / Current Address	\mathbf{RW}
0000 0000 1100 001x	Ch 4 Base / Current Count	\mathbf{RW}
0000 0000 1100 010x	Ch 5 Base / Current Address	\mathbf{RW}
0000 0000 1100 011x	Ch 5 Base / Current Count	$\mathbf{R}\mathbf{W}$
0000 0000 1100 100x	Ch 6 Base / Current Address	$\mathbf{R}\mathbf{W}$
0000 0000 1100 101x	Ch 6 Base / Current Count	$\mathbf{R}\mathbf{W}$
0000 0000 1100 110x	Ch 7 Base / Current Address	$\mathbf{R}\mathbf{W}$
0000 0000 1100 111x	Ch 7 Base / Current Count	RW
0000 0000 1101 000x	Status / Command	RW
0000 0000 1101 001x	Write Request	WO
0000 0000 1101 010x	Write Single Mask	WO
0000 0000 1101 011x	Write Mode	WO
0000 0000 1101 100x	Clear Byte Pointer F/F	WO
0000 0000 1101 101x	Master Clear	WO
0000 0000 1101 110x	Clear Mask	WO
0000 0000 1101 111x	Read/Write All Mask Bits	WO

Note that not all bits of the address are decoded.

The Master and Slave DMA Controllers are compatible with the Intel 8237 DMA Controller chip. Detailed description of 8237 DMA controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports 80-8F - DMA Page Registers

There are eight DMA Page Registers, one for each DMA channel. These registers provide bits 16-23 of the 24-bit address for each DMA channel (bits 0-15 are stored in registers in the Master and Slave DMA Controllers). They are located at the following I/O Port addresses:

I/O Address Bits 15-0	Register Name
0000 0000 1000 0111	Channel 0 DMA Page (M-0)RW
0000 0000 1000 0011	Channel 1 DMA Page (M-1)RW
0000 0000 1000 0001	Channel 2 DMA Page (M-2)RW
0000 0000 1000 0010	Channel 3 DMA Page (M-3)RW
0000 0000 1000 1111	Channel 4 DMA Page (S-0)RW
0000 0000 1000 1011	Channel 5 DMA Page (S-1)RW
0000 0000 1000 1001	Channel 6 DMA Page (S-2)RW
0000 0000 1000 1010	Channel 7 DMA Page (S-3)RW

DMA Controller Shadow Registers

The DMA Controller shadow registers are enabled by setting function 0 Rx77 bit 0. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard DMA controller registers (writes are unchanged).

Port 0 - Channel 0 Base AddressRO
Port 1 -Channel 0 Byte CountRO
Port 2 - Channel 1 Base AddressRO
Port 3 - Channel 1 Byte CountRO
Port 4 – Channel 2 Base Address
Port 5 - Channel 2 Byte Count
Port 6 -Channel 3 Base Address
Port 7 - Channel 3 Byte Count
rort / -Channel 3 Dyte Count RO
Port 8 –1 st Read Channel 0-3 Command Register RO
Port 8 – 2 nd Read Channel 0-3 Request RegisterRO
Port 8 – 3 rd Read Channel 0 Mode RegisterRO
Port 8 –4 th Read Channel 1 Mode RegisterRO
Port 8 –5 th Read Channel 2 Mode RegisterRO
Port 8 –6 th Read Channel 3 Mode RegisterRO
1 of t 8 -0 Read Channel 3 Wode RegisterRO
Port F - Channel 0-3 Read All MaskRO
Port C4 - Channel 5 Base AddressRO
Port C6 – Channel 5 Byte CountRO
Port C8 - Channel 6 Base AddressRO
Port CA -Channel 6 Byte CountRO
Port CC -Channel 7 Base AddressRO
Port CE -Channel 7 Byte Count
Tort CE -Channel / Byte Count
Port D0 –1 st Read Channel 4-7 Command Register RO
Port D0 –2 nd Read Channel 4-7 Request Register RO
Port D0 –3 rd Read Channel 4 Mode RegisterRO
Port D0 –4 th Read Channel 5 Mode RegisterRO
Port D0 –5 th Read Channel 6 Mode RegisterRO
Port D0 –6 th Read Channel 7 Mode RegisterRO
Port DE -Channel 4-7 Read All MaskRO

DΩ



Interrupt Controller I/O Registers

Ports 20-21 - Master Interrupt Controller

The Master Interrupt Controller controls system interrupt channels 0-7. Two registers control the Master Interrupt Controller. They are:

I/O Address Bits 15-0	Register Name	
0000 0000 001x xxx0	Master Interrupt Control	RW
0000 0000 001x xxx1	Master Interrupt Mask	RW

Note that not all bits of the address are decoded.

The Master Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports A0-A1 - Slave Interrupt Controller

The Slave Interrupt Controller controls system interrupt channels 8-15. The slave system interrupt controller also occupies two register locations:

I/O Address Bits 15-0	Register Name	
0000 0000 101x xxx0	Slave Interrupt Control	RW
0000 0000 101x xxx1	Slave Interrupt Mask	RW

Note that not all address bits are decoded.

The Slave Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Interrupt Controller Shadow Registers

The following shadow registers are enabled by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard interrupt controller registers (writes are unchanged).

Port 20	- Master Interrupt Control Shadow RO
Port A	O - Slave Interrupt Control ShadowRO
7	Reserved always reads 0
6	OCW3 bit 2 (POLL)
5	OCW3 bit 0 (RIS)
4	OCW3 bit 5 (SMM)
3	OCW2 bit 7 (R)
2	ICW4 bit 4 (SFNM)
1	ICW4 bit 1 (AEOI)
0	ICW1 bit 3 (LTIM)
<u>Port 21</u>	- Master Interrupt Mask ShadowRO
Port A	1 - Slave Interrupt Mask ShadowRO
7-5	Reserved always reads 0
4-0	T7-T3 of Interrupt Vector Address
Timer /	Counter Registers

<u>Timer / Counter Registers</u>

Ports 40-43 - Timer / Counter I/O Registers

There are 4 Timer / Counter registers:

I/O Address Bits 15-0	Register Name	
0000 0000 010x xx00	Timer / Counter 0 Count	\mathbf{RW}
0000 0000 010x xx01	Timer / Counter 1 Count	\mathbf{RW}
0000 0000 010x xx10	Timer / Counter 2 Count	\mathbf{RW}
0000 0000 010x xx11	Timer / Counter Cmd Mode	WO

Note that not all bits of the address are decoded.

The Timer / Counters are compatible with the Intel 8254 Timer / Counter chip. Detailed descriptions of 8254 Timer / Counter operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Timer / Counter Shadow Registers

The following shadow registers are enabled for readback by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard timer / counter registers (writes are unchanged).

Port 40 – Counter 0 Base Count Value (LSB 1st MSB 2nd)RO Port 41 – Counter 1 Base Count Value (LSB 1st MSB 2nd)RO Port 42 – Counter 2 Base Count Value (LSB 1st MSB 2nd)RO



CMO	S / RT	C I/O	Registers

Port 70	- CMOS AddressRW
7	NMI DisableRW
	0 Enable NMI Generation. NMI is asserted on
	encountering SERR# on the PCI bus.
	1 Disable NMI Generationdefault
6-0	CMOS Address (lower 128 bytes)RW
Port 71	- CMOS DataRW
7-0	CMOS Data (128 bytes)
Note:	Ports 70-71 may be accessed if Device 17 Function 0 Rx51 bit-3 is set to one to select the internal RTC. If Rx51 bit-3 is set to zero, accesses to ports 70-71 will be directed to an external RTC.
Port 74	- CMOS AddressRW
7-0	CMOS Address (256 bytes)RW
Port 75	- CMOS DataRW

7-0 CMOS Data (256 bytes)

Note: Ports 74-75 may be accessed only if Rx4E bit-3 (Port 74/75 Access Enable) is set to one to enable port 74/75 access.

Note: Ports 70-71 are compatible with PC industrystandards and may be used to access the lower 128 bytes of the 256-byte on-chip CMOS RAM. Ports 74-75 may be used to access the full on-chip extended 256-byte space in cases where the on-chip RTC is disabled.

Note: The system Real Time Clock (RTC) is part of the "CMOS" block. The RTC control registers are located at specific offsets in the CMOS data area (0-0Dh and 7D-7Fh). Detailed descriptions of CMOS / RTC operation and programming can be obtained from the VIA VT82887 Data Book or numerous other industry publications. For reference, the definition of the RTC register locations and bits are summarized in the following table:

Offset	Description]	Binary Range	BCD Range
00	Seconds		00-3Bh	00-59h
01	Seconds Alarm		00-3Bh	00-59h
02	Minutes		00-3Bh	00-59h
03	Minutes Alarm		00-3Bh	00-59h
04	Hours	am 12hr	: 01-1Ch	01-12h
		pm 12hr	: 81-8Ch	81-92h
		24hr	: 00-17h	00-23h
05	Hours Alarm	am 12hr	: 01-1Ch	01-12h
		pm 12hr	: 81-8Ch	81-92h
		24hr	: 00-17h	00-23h
06	Day of the Wee	kMon=1	: 01-07h	01-07h
07	Day of the Mon	th	01-1Fh	01-31h
08	Month		01-0Ch	01-12h
09	Year		00-63h	00-99h

0A	Regist	ter A	
	7	UIP	Update In Progress
	6-4	DV2-0	Divide (010=ena osc & keep time)
	3-0	RS3-0	Rate Select for Periodic Interrupt

0B	Regist	er B	
	7	SET	Inhibit Update Transfers
	6	PIE	Periodic Interrupt Enable
	5	AIE	Alarm Interrupt Enable
	4	UIE	Update Ended Interrupt Enable
	3	SQWE	No function (read/write bit)
	2	\mathbf{DM}	Data Mode (0=BCD, 1=binary)
	1	24/12	Hours Byte Format (0=12, 1=24)
	0	DSE	Daylight Savings Enable

0C	Regist	er C	
	7	IRQF	Interrupt Request Flag
	6	PF	Periodic Interrupt Flag
	5	AF	Alarm Interrupt Flag
	4	UF	Update Ended Flag
	3-0	0	Unused (always read 0)

0D	Regist	er D	
	7	VRT	Reads 1 if VBAT voltage is OK
	6-0	0	Unused (always read 0)

0E-7C Software-Defined Storage Registers (111 Bytes)

<u>Offset</u>	Extended Functions	Binary Range	BCD Range
7D	Date Alarm	01-1Fh	01-31h
7 E	Month Alarm	01-0Ch	01-12h
7F	Century Field	13-14h	19-20h

80-FF Software-Defined Storage Registers (128 Bytes)

Table 8. CMOS Register Summary



Keyboard / Mouse Wakeup Index / Data Registers

The Keyboard / Mouse Wakeup registers are accessed by performing I/O operations to / from an index / data pair of registers in system I/O space at port addresses 2Eh and 2Fh. The registers accessed using this mechanism are used to initialize Keyboard / Mouse Wakeup functions at index values in the range of E0-EF.

Keyboard / Mouse Wakeup initialization is accomplished in three steps:

- 1) Enter initialization mode (set Function 0 Rx51[1] = 1)
- 2) Initialize the chip
 - a) Write index to port 2Eh
 - b) Read / write data from / to port 2Fh
 - c) Repeat a and b for all desired registers
- 3) Exit initialization mode (set Function 0 Rx51[1] = 0)

Port 2Eh - Keyboard Wakeup IndexRW

7-0 Index Value

Function 0 PCI configuration space register Rx51[1] must be set to 1 to enable access to the configuration registers.

Port 2Fh - Keyboard Wakeup Data.....RW

7-0 Data Value

Keyboard / Mouse Wakeup Registers

These registers are accessed via the port 2E / 2F index / data register pair with Function 0 Rx51[1] = 1 using the indicated index values below

Index E0 – Keyboard / Mouse Wakeup Enable (08h)....RWalways reads 0 4 **Reserved (Do Not Program)**......default = 0

3 Win98 Keyboard Power Key Wake-up

0 Disable

Enabledefault 1

2 Password Wake-up

0 Disabledefault

1 Enable

1 PS/2 Mouse Wake-up

0 Disabledefault

1 Enable

Keyboard Wake-up

0 Disabledefault

Enable

Index E1 – Keyboard Wakeup Scan Code Set 0 (F0h) RW
7-0 Keyboard Wakeup First Scan Codedef = F0h
Index E2 – Keyboard Wakeup Scan Code Set 1 (00h) RW
7-0 Keyboard Wakeup Second Scan Code def = 00h
Index E3 – Keyboard Wakeup Scan Code Set 2 (00h) RW
7-0 Keyboard Wakeup Third Scan Code def = 00h
Index E4 – Keyboard Wakeup Scan Code Set 3 (00h) RW
7-0 Keyboard Wakeup Fourth Scan Code def = 00h
Index E5 - Keyboard Wakeup Scan Code Set 4 (00h) RW
7-0 Keyboard Wakeup Fifth Scan Code def = 00h
Index E6 - Keyboard Wakeup Scan Code Set 5 (00h) RW
7-0 Keyboard Wakeup Sixth Scan Code def = 00h
Index E7 - Keyboard Wakeup Scan Code Set 6 (00h) RW
7-0 Keyboard Wakeup Seventh Scan Code def = 00h
Index E8 – Keyboard Wakeup Scan Code Set 7 (00h) RW
7-0 Keyboard Wakeup Eighth Scan Code def = 00h
Index E9 -Mouse Wakeup Scan Code Set 1 (09h) RW
7-0 Mouse Wakeup Scan Code Set 1def = 09h
Index EA -Mouse Wakeup Scan Code Set 2(00h) RW
7-0 Mouse Wakeup Scan Code Set 2def = 00h
•
Index EB -Mouse Wakeup Scan Code Mask (00h) RW
7-0 Mouse Wakeup Scan Code Maskdef = 00h
- · · · · - · · · · · · · · · · · · · ·



Memory Mapped I/O APIC Registers

<u>Memor</u>	y Address FEC00000 – APIC IndexRW
7-0	APIC Index default = 00h
	8-bit pointer to APIC registers.
Memor	y Address FEC00013-10 – APIC DataRW
31-0	APIC Data default = 0000 0000h
	Data for the APIC register pointed to by the APIC
	index
M	A LL FECONOZO A DIC IDO D' A
Memor	y Address FEC00020 – APIC IRQ Pin AssertionWO
75	D 1 1 0
1-3	Reserved always reads 0
4-0	·
4-0	APIC IRQ Numberdefault undefined IRQ # for this interrupt. Valid values are 0-23 only.
4-0	APIC IRQ Number default undefined
4-0	APIC IRQ Numberdefault undefined IRQ # for this interrupt. Valid values are 0-23 only.
4-0	APIC IRQ Number

for each entry in the I/O redirection table. When a match is found, the "Remote_IRR" bit for that I/O Redirection Entry will be cleared.

Indexed I/O APIC Registers

Offset 0	- APIC Identification (0000 0000h) RW
	Reserved always reads 0
	APIC Identification default = 0
	Software must program this value before using the APIC.
23-0	Reserved always reads 0
Offset 1	- APIC Version (00178003)RO
31-24	Reservedalways reads 00h
23-16	Maximum Redirectionalways reads 17h
15	Equal to the number of APIC interrupt pins minus one. For this APIC, this value is 17h (23 decimal).
15	PCI IRQ Always reads 1 to indicate that the IRQ assertion register is implemented and that PCI devices are allowed to write to it to cause interrupts.
14-8	<u> •</u>
7-0	APIC Version always reads 03h
	The implementation version for this APIC is 03h.
Offset 2	2 – APIC Arbitration (0000 0000h)RO
	Reserved always reads 00h
	APIC Arbitration IDalways reads 00h
23-0	Reserved always reads 00h
Offset 3	- Boot Configuration (0000 0000h)RW
31-1	Reservedalways reads 00h
0	Interrupt Delivery Mechanism
	0 APIC Serial Busdefault
	1 Front Side Bus Message



Offset 3F-10 - I/O Redirection Table

This table contains 24 registers, with one dedicated table entry for each of the 24 APIC interrupt signals. Each 64-bit register consists of two 32-bit values at consecutive index locations, with the low 32 bits at the even index and the upper 32 bits at the odd index. The default value for all registers is xxx1 xxxx xxxx xxxxxh.

Offset 11-10 - I/O Redirection -	- APIC IRQ0	RW
Offset 13-12 - I/O Redirection -	- APIC IRQ1	RW
Offset 15-14 – I/O Redirection –	- APIC IRQ2	RW
Offset 17-16 – I/O Redirection –	- APIC IRQ3	RW
Offset 19-18 – I/O Redirection –	- APIC IRQ4	RW
Offset 1B-1A – I/O Redirection	- APIC IRQ5	RW
Offset 1D-1C – I/O Redirection	- APIC IRQ6	RW
Offset 1F-1E – I/O Redirection -	- APIC IRQ7	RW
Offset 21-20 - I/O Redirection -	- APIC IRQ8	RW
Offset 23-22 - I/O Redirection -	- APIC IRQ9	RW
Offset 25-24 - I/O Redirection -	- APIC IRQ10	RW
Offset 27-26 - I/O Redirection -	- APIC IRQ11	RW
Offset 29-28 - I/O Redirection -	- APIC IRQ12	RW
Offset 2B-2A - I/O Redirection	- APIC IRQ13	RW
Offset 2D-2C – I/O Redirection	- APIC IRQ14	RW
Offset 2F-2E - I/O Redirection -	- APIC IRQ15	RW
Offset 31-30 - I/O Redirection -	- APIC IRQ16	RW
Offset 33-32 - I/O Redirection -	- APIC IRQ17	RW
Offset 35-34 - I/O Redirection -	- APIC IRQ18	RW
Offset 37-36 - I/O Redirection -	- APIC IRQ19	RW
Offset 39-38 - I/O Redirection -	- APIC IRQ20	RW
Offset 3B-3A – I/O Redirection	- APIC IRQ21	RW
Offset 3D-3C – I/O Redirection	- APIC IRQ22	RW
Offset 3F-3E - I/O Redirection -	- APIC IRQ23	RW

Format for Each I/O Redirection Table Entry:

<u>Format</u>	for Each I/O Redirection Table Entry:
Physical	Mode (bit-11=0)
	Reserved always reads 0
59-56	APIC ID default = undefined
Logical	Mode (bit-11=1)
	Destination
00 00	
55-17	Reserved always reads 0
16	Interrupt Masked
	0 Not masked default
	1 Masked
15	Trigger Mode
	0 Edge Sensitive default
	1 Level Sensitive
14	Remote IRR (Level Sensitive Interrupts Only) RO
	0 EOI message with a matching interrupt vector
	received from a local APIC
	1 Level sensitive interrupt sent by IOAPIC
	accepted by local APIC(s)
13	Interrupt Input Pin Polarity
13	0 Active Highdefault
	1 Active Low
12	Delivery StatusRO
12	Contains the current status of the delivery of this
	interrupt.
	0 Idle (no activity)
	1 Send Pending (the interrupt has been injected
	but its delivery is temporarily delayed either
	because the APIC bus is busy or because the
	receiving APIC unit cannot currently accept
	the interrupt)
11	Destination Mode
11	
	Determines the interpretation of bits 56-63.
	0 Physical Mode default
	1 Logical Mode
10-8	Delivery Mode
10-0	Specifies how the APICs listed in the destination
	field should act upon reception of this signal
	000 Fixeddefault
	001 Lowest Priority 010 SMI
	011 -reserved-
	100 NMI
	101 INIT
	111 External INT
	110 -reserved-
	-1. Disputing 11.11

7-0 Interrupt Vector

Contains the interrupt vector for this interrupt. Vector values range from 10h to FEh.



Configuration Space I/O

Configuration space accesses for all functions use PCI configuration mechanism 1 (see PCI specification revision 2.2 for more details). The ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

There are 8 "functions" implemented in the VT8237R Plus (see Table 5 on page 23). The following sections describe the registers and register bits of these functions.

Port CF	FB-CF8 - Configuration AddressRW			
31	Configuration Space Enable			
	0 Disableddefault			
	1 Convert configuration data port writes to			
	configuration cycles on the PCI bus			
30-24	Reserved always reads 0			
23-16	PCI Bus Number			
	Used to choose a specific PCI bus in the system			
15-11	Device Number			
	Used to choose a specific device in the system			
10-8	Function Number			
	Used to choose a specific function if the selected			
	device supports multiple functions			
7-2	Register Number			
	Used to select a specific doubleword in the device's			
	configuration space			
1-0	Fixed always reads 0			
Port CF	Port CFF-CFC - Configuration DataRW			



<u>Device 15 Function 0 Registers – Serial ATA Controller</u>

This Serial ATA controller interface is fully compatible with the S-ATA v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and I/O registers. The PCI configuration registers are located in the device 15 function 0 PCI configuration space of the VT8237R Plus. The base address of the I/O registers is specified in PCI Configuration register offset 27-24.

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h=VIA)	RO
'	-2 - Device ID (3149h=SATA Cont	
	-4 – Command (0000h)	
15-10	Reserved	always reads 0
9	Fast Back-to-Back Cycles	$def = 0$
8	Reserved	always reads 0
7	Address Stepping	$def = 0$
6	Parity Error Response	
5	Reserved	
4	Memory-Write-and-Invalidate	fixed at 0
3	Respond to Special Cycles	
2	Bus Master	$def = 0$
1	Memory Space Access	
0	I/O Space Access	$def = 0$
	When the "I/O Space" bit is disable not respond to I/O addresses	ed, the device will

Offset 7	<u> 7-6 – Status (0290h))</u>	RO
15	Detected Parity Error	fixed at 0
14	Signalled System Error	fixed at 0
13	Received Master Abort	\dots default = 0
12	Received Target Abort	\dots default = 0
11	Signalled Target Abort	fixed at 0
10-9	DEVSEL# Timing always	reads 01 (medium)
8	Data Parity Detected	fixed at 0
7	Fast Back to Back Capability	fixed at 1
6-5	Reserved	always reads 0
4	Power Management Capability	Listfixed at 1
3-0	Reserved	always reads 0

Offset 8 - Revision ID (80)RO 7-0 Revision Code for SATA Controller Logic Block

0664	D. D	(OEL)	DW
7	9 - Programming Interfa Master Capability		
6-4	Reserved		
3	Programmable Indica		
3	Supports both modes (1		
	writing Rx42[6])	may be set to eith	er mode by
2	Channel Operating M	ode - Secondary	
_	0 Compatibility Me		
		•••••	default
1	Programmable Indica		
	Supports both modes (1		
	writing Rx42[7])	•	J
0	Channel Operating M	ode - Primary	
	0 Compatibility Me	ode	
	1 Native Mode	•••••	default
Compat	tibility Mode (fixed IRQs	and I/O addresses)·
Compa	Command Block		<u>).</u>
Chonn		Registers	IDO
<u>Chann</u> Pri	1F0-1F7	3F6	<u>IRQ</u> 14
Sec		376	15
360	1/0-1//	370	13
Native 1	PCI Mode (registers are p	orogrammable in I/	O space)
	Command Block	Control Block	
Chann	<u>Registers</u>	Registers	
Pri	Registers BA @offset 10h	BA @offset 14h	
Sec		BA @offset 1Ch	
Comma	and register blocks are 8 b		
	registers are 4 bytes of I		e 2 is used)
00111101	108130013 410 1 0 1 00 01 1/	o space (omy cyte	2 15 45 44)
Offact	A Sub Class Code (04b	-DAID Controlla) DO
Offset A	A - Sub Class Code (04h	-KAID Controlle	<u>:r) KU</u>
Offset 1	B - Base Class Code (01)	h=Mass Storage (Ctrlr)RO
	, , , , , , , , , , , , , , , , , , , ,		
0.00	D I (75) (AA)	`	DW
Utiset l	D – Latency Timer (20h	<u>]</u>	RW
Offset 1	E – Header Type (80h)		RO
7	Multiple Function Dev		
6-0		alw	



Offset 13-10 - Pri Data / Command Base AddressRW	Offset 2D-2C - Sub Vendor ID (1106h)RO
Specifies an 8 byte I/O address space.	Offset 2E 2E Sub Device ID (2140b) DO
31-16 Reserved always read 0	Offset 2F-2E – Sub Device ID (3149h)RO
15-3 Port Addressdefault=01F0h	
2-0 Fixed at 001b fixed	
Offset 17-14 - Pri Control / Status Base AddressRW	Offset 34 – Power Mgmt Capabilities Pointer (C0h) RO
Specifies a 4 byte I/O address space of which only the third	
byte is active (i.e., 3F6h for the default base address of 3F4h).	
31-16 Reservedalways read 0	Offset 3C - Interrupt Line (0Dh)RO
15-2 Port Address default=03F4h	7-4 Reserved always read 0
1-0 Fixed at 01b fixed	3-0 IDE Interrupt Routing (for native mode) 0000 Disable
Offset 1B-18 - Sec Data / Command Base AddressRW	0001 IRQ1
Specifies an 8 byte I/O address space.	0010 IRQ2
31-16 Reserved	1101 IRQ13 default 1110 IRQ14
2-0 Fixed at 001b	1110 IRQ14 1111 IRQ15
	APIC (See Device 17 Function 0 Rx58[6])
Offset 1F-1C - Sec Control / Status Base AddressRW	x000 IRQ16
Specifies a 4 byte I/O address space of which only the third	x001 IRQ17
byte is active (i.e., 376h for the default base address of 374h).	x010 IRQ18
31-16 Reserved always read 0	
15-2 Port Address	x111 IRQ23
1-0 Fixed at 01b fixed	
Offset 23-20 - Bus Master Control Regs Base AddressRW	Offset 3D - Interrupt Pin (02h)RO
Specifies a 16 byte I/O address space compliant with the SATA rev 1.0 specification.	7-0 Interrupt Pin default = 02h (INTB#)
31-16 Reserved always read 0	Offset 3E - Minimum Grant (00h)RO
15-4 Port Addressdefault=CC0h	
3-0 Fixed at 0001b fixed	Offset 3F - Maximum Latency (00h)RO
See Rx42[7-6] for Native / Compatibility mode select for the	Offset SF - Maximum Latency (0011)RO
above registers	
Offset 27-24 - SATA Ctrl/Status Regs Base Address RW	
Specifies a 256 byte I/O address space.	
31-16 Reserved always read 0	
15-8 Port Addressdefault=8Ch	
7-6 SATA Port Select	
00 SATA 1 (Primary Master)	
01 SATA 2 (Primary Slave) 10 SATA 3 (Secondary Master)	
11 SATA 4 (Secondary Master)	
5-0 Fixed at 000001b fixed	
11100	



SATA-Controller-Specific Configuration Registers

Offset 4	<u>40 – SATA Channel Enable (03h)RW</u>
7-2	Reserved always reads 0
1	SATA Primary Channel Enable
	0 Disable
	1 Enabledefault
0	SATA Secondary Channel Enable
	0 Disable
	1 Enabledefault
Offset 4	41 – SATA Interrupt Gating (03h)RW
7-4	Reserved always reads 0
3	PERR Check
	0 Disabledefault
	1 Enable
2	SERR Check
	0 Disabledefault
	1 Enable
1	Primary Channel Interrupt Gating
	0 Disable
	1 Enabledefault
0	Secondary Channel Interrupt Gating def = 1
	0 Disable
	1 Enable default

Offset 4	42 –Native Mode Enable (F1h)RW
7	Primary Channel I/O Native Mode
	0 Disable
	1 Enabledefault
6	Secondary Channel I/O Native Mode
	0 Disable
	1 Enabledefault
5	Primary Channel Interrupt Native Mode Enable
	0 Disable
	1 Enabledefault
4	Secondary Channel Interrupt Native Mode
	0 Disable
	1 Enabledefault
3-2	==== · · · · · · · · · · · · · · · · ·
1-0	DEVSEL Timing def = 01b
Offset 4	43 – FIFO Threshold Control (40h)RW
7	Reserved always reads 0
6-4	Primary Channel Threshold Control def = 100
3	Reserved always reads 0
2-0	Secondary Channel Threshold Control
	000 Zero Threshold default
	001 1/8
	010 1/4
	011 3/8
	100 1/2
	101 5/8
	101 5/0
	110 3/4



Offset	44 – Miscellaneous Control I (0Eh)RW	Offset	46 - Miscellaneous Control III (00h)RW
7	Reserved always reads 0	7-3	Reserved always reads 0
6	Master Read Cycle IRDY# Wait States def = 0	5	IRQ Asserted When Device Is Hot-Plugged
5	Master Write Cycle IRDY# Wait States def = 0		0 Disabledefault
4	Reserved always reads 0		1 Enable
3	Bus Master IDE Status Register Read Retry	4	Reserved (Do Not Program) default = 0
	0 Disable	3	Reservedalways reads 0
	1 Enabledefault	2	PLL Reset
2	Change Drive to Clear all FIFO Internal States		0 Disabledefault
	0 Disable		1 Enable
	1 Enabledefault		Occurs when external PCI clock is stopped.
1	Split 2 Channel Request	1	Improve PIO Performance
	0 Disable		0 Ondefault
	1 Enabledefault		1 Off
0	Reserved always reads 0	0	Mask PCI Bus Input Floating Signal (Vector
Offset	45 – Miscellaneous Control II (AF)RW		Mode and Test Only)
7	Sub Class (Rx0A) Write Protect		0 Disabledefault
,	0 Rx0A Write Enable		1 Enable
	1 Rx0A Write Disabledefault	Offset	48 – PHY Wakeup Request Control (00h)RW
6	Clock Gating	7-4	Reserved always reads 0
U	0 Enabledefault	3	External PHY Port 2 Wakeup Request def = 0
	1 Disable	2	External PHY Port 1 Wakeup Requestdef = 0
5	Latency Timer	1	Internal PHY Port 2 Wakeup Requestdef = 0
	0 Disable	0	Internal PHY Port 1 Wakeup Requestdef = 0
	1 Enabledefault	The int	• •
	Set to 1 only when GNT is deasserted, to improve	written	ernal request is triggerred by the rising edge of each bit
	performance.	written	•
4	Interrupt Line (Rx3C) Write Protect	Offset	49 – PATA / SATA Sharing Function Ctrl (82h) RW
	0 Rx3C Write Enabledefault	7-2	Reserved always reads 0
	1 Rx3C Write Disable	1	PATA / SATA Pad Drive Control
3	Memory Read Multiple Command		0 PATA 2/3 drive strength
	0 Disable		1 PATA Full drive strength default
	1 Enabledefault	0	PATA Slew Rate Control
2	Memory Write and Invalidate Command		0 Disabledefault
	0 Disable		1 Enable
	1 Enabledefault	Offset	4E – PHY Port Error Status Control (00h) RW
1	Pri Channel Read DMA Flush Data After Intrpt		Reservedalways reads 0
	0 Disable	7-4 3	
	1 Enabledefault	3	Enable Internal PHY Secondary Port Error
0	Sec Channel Read DMA Flush Data After Intrpt	2	Status (2) Output to EEDI Pindef = 0 Enable Internal PHY Secondary Port Error
	0 Disable	2	Status (1) Output to EEDI Pindef = 0
	1 Enabledefault	1	Enable Internal PHY Primary Port Error Status
		1	(2) Output to EEDI Pin $def = 0$
			(2) Surput to EEDI I III

Enable Internal PHY Primary Port Error Status (1) Output to EEDI Pin def = 0



SATA Transport Control Registers

Offset	51 - Hardware Ctrl Power Mode (00h)RW
7	Change Drive & Let Idle Device Enter Power
	Mode
	0 Disabledefault
	1 Enable
6	Change Drive Power Mode Selection for Idle
	Device
	0 Partial default
	1 Slumber
5	Reserved always reads 0
4	Enter to Partial Process (Item1) Disabled
	0 Disabledefault
	1 Enable
3	Enter to Slumber Process (Item2) Disabled
	0 Disabledefault
• •	1 Enable
2-0	Power Clock Select
	000 T = 1tdefault
	001 $T = 2t$
	1. Power Mode Control Process: Partial will be
	requested if transport idle for at least 2T.
	2. Slumber will be requested if transport layer idle
	for at least 10 T. $t = 0.425$ s
Offset:	52 – Transport Miscellaneous Control (00h)RW
7	Reservedalways reads 0
6	Transport Issue Early Request to Link to improve
	Performance default = 0
5	Reserved always reads 0
4	Signal Data FIS Transmission default = 0
	Allow over 8k bytes.
3	BIST FIS default = 0
	Controller can accept BIST FIS when behaves as a
	device (Rx53[1:0] are set). This bit is set only for
_	controller to control BIST FIS self-test.
2	SATA Flow Control Water Flag
	0 Based on FIFO threshold value (Rx43)default
1	1 32DW
1	COMRESET (test mode only) default = 0
	For reget both moster / glave device
0	For reset both master / slave device. Reset Shadow (test mode only) default = 0

SATA Link Control Registers

ffset :	<u> 56 – In</u>	ternal PHY SATA Link Control (00h) RW
7	Rese	rvedalways reads 0
6	Rece	ive Scrambler
	0	Enable default
	1	Disable
5	Tran	smit Scrambler
	0	Enable default
	1	Disable
4	Align	n Primitive Transmission
	0	Enable default
	1	Disable
3	Cont	inue Primitive Transmission
	0	Enable default
	1	Disable
2	Cont	inue Primitive after Align
		Disabledefault
	1	Enable
1	Doub	ole OOB Burst Number (6 to 12)
	0	Disabledefault
	1	Enable
0	SAT	A Link Dynamic Clock Gating
		Enable default
	1	Disable



SATA PHY Control Registers

Offset :	<u> 5A – Internal SATA PHY Control (10h)RW</u>
7	Reserved def = 0
6	Bypass Oscillator def = 0
5	OSC Latch up Test Control def = 0
4	OOB Signal Select
	0 AFE
	1 Digitaldefault
3	Reserved $def = 0$
2	TxReady Timer Speed up (simulation only) def = 0
1	Bailout Mode Test Enable def = 0
0	Force PHY Ready (simulation only) def = 0
Offset :	5C – Internal SATA PHY Control (05h)RW
7-6	Reserved default = 0
5	CDR Bandwidth Select Bit1 default = 0
4	CDR Bandwidth Select Bit0 default = 0
3	OOB2 Current Control Bit 1 default = 0
2	OOB2 Current Control Bit 0 default = 1
1	OOB1 Current Control Bit 1 default = 0
0	OOB1 Current Control Bit 0 default = 1
Offset :	5D – SATA PHY Direct Access Mode Ctrl (00h) RW
7	Enable SATA PLL Testing Mode default = 0
6-5	Reservedalways reads 0
4	Enable Test Pin Data Output default = 0
3	Select External PHY Signals default = 0
2	Select Secondary Port Signals default = 0
1	Select 10B Receive Signals default = 0
0	Select 8B Transmit Signals default = 0
Offset :	5E – SATA Internal PHY Pad Control (00h)RW
7	VCOMP Internal Latch Ctrl Status default = 0
6-4	VCOMP Output Status default = 0
	Valid only when Bit $3 = 0$
3	Adjust VCOMP Manually default = 0
2-0	VCOMP Control

Transport Status Registers

Offset 7	78 – Primary Channel Transport Stats (01h) RO
7-5	Reserved always reads 0
4	Primary Channel DMA Read Device Cycle Active
	def = 0
3	Primary Channel DMA Write Device Cycle Active
	def = 0
2	Primary Channel SG Operation Active def = 0
1	Primary Channel Interrupt Status def = 0
0	Primary Channel FIFO Empty Statusdef = 1
Offset 7	79 – Primary Channel Transport Status (00h) RO
7-5	Reserved always reads 0
4	Primary Channel Slave Drive Select def = 0
3	Transmit PIO Data Cycle Active def = 0
2	Transmit PIO Data Cycle Receive def = 0
1	Transmit DMA Data Cycle Activedef = 0
0	Transmit DMA Data Cycle Receive def = 0
	7A – Secondary Channel Transport Stats I (01h) RO
7-5	Reserved always reads 0
4	Secondary Channel DMA Read Device Cycle Active
3	Secondary Channel DMA Write Device Cycle
J	Active $def = 0$
2	Secondary Channel SG Operation Activedef = 0
1	Secondary Channel Interrupt Statusdef = 0
0	Secondary Channel FIFO Empty Statusdef = 1
Offset 7	7B – Secondary Channel Transport Status II RO
7-5	Reservedalways reads 0
4	Primary Channel Slave Drive Select def = 0
3	Transmit PIO Data Cycle Active def = 0
2	Transmit PIO Data Cycle Receive def = 0
1	Transmit DMA Data Cycle Active def = 0
0	Transmit DMA Data Cycle Receivedef = 0



PHY Status Registers

Offset '	7C – Internal PHY Status	RO
7-6	Reserved	$default = 0$
5	Port2 Auto Check Error Report	$default = 0$
4	Port2 Squelch Detector Output	
3-2	Reserved	$default = 0$
1	Port1 Auto Check Error Report	$default = 0$
0	Port1 Squelch Detector Output	
Offset '	7D – External PHY Status (00h)	RO
7	External PHY Port2 Receive COMINI	$T \dots def = 0$
6	External PHY Port2 Receive COMWA	$\mathbf{KE} \cdot \mathbf{def} = 0$
5	External PHY Port1 Receive COMINI	$T \dots def = 0$
4	External PHY Port1 Receive COMWA	$\mathbf{KE} \cdot \mathbf{def} = 0$
3	Internal PHY Port2 Receive COMINI	$\Gamma \dots \det = 0$
2	Internal PHY Port2 Receive COMWA	\mathbf{KE} $\mathbf{def} = 0$
1	Internal PHY Port1 Receive COMINI	$\Gamma \dots \det = 0$
0	Internal PHY Port1 Receive COMWA	$\mathbf{KE} \dots \mathbf{def} = 0$

Channel Control Registers

Offset	<u>80 – Primary Channel Device M</u>	ode Status.	RO
7-0	Primary Channel Parsing FI	S Number	when in
	Device mode	d	efault = 0
Offset	81 – Secondary Channel Device	Mode Statu	ısRO
Offset 7-0	81 – Secondary Channel Device Secondary Channel Parsing F		

Offset 8B-88 - Primary Channel SG Base AddressRO

Offset 8F-8C - Secondary Channel SG Base AddressRO

Power Management Control Registers

Offset C3-C2 – PCI Power Mgmt Capabilities (02h) RO			
2-0	Version		
Offset (C5-C4 – PCI Power Mgmt Ctrl / Status RW / RO		
15-2	Reservedalways reads 0		
1-0	Power State		
	00 D0 default		
	01 -reserved-		
	10 -reserved-		
	11 D3 hot		

Miscellaneous Control Registers

Offset 1	D1 – PATA Control (00h)	RO
7-4	Reserved	always reads 0
3	PATA Enable Method	
	0 PATA will be enabled with	Rx49[7]=1 and
	SATA function enabled	default
	1 PATA will be enabled with R	x49[7]=1
2-0	Reserved	always reads 0



SATA I/O Registers

The base address for access of these registers is specified in Rx27-24.

<u> 1/O Off</u>	<u>set 3-0 – SATA Status - Port 0RO</u>	<u> 1/O Off</u>	set B-8 – SATA Control - Port 0 (00000310h) RW
31-12	Fixed at 0always reads 0	31-12	Reservedalways reads 0
11-8	IPM	11-8	IPM
	Indicates the current interface power management.		Represents the enabled interface power management
	0000 Device not present or communication not		states that can be invoked via SATA interface power
	established		management capabilities.
	0001 Interface in active state		0000 No interface power mgmt state restrictions
	0010 Interface in PARTIAL power mgmt state		0001 Transitions to the PARTIAL power mgmt state
	0110 Interface in SLUMBER power mgmt state		disabled
7-4	SPD		0010 Transitions to the SLUMBER power mgmt
, .	Indicates the negotiated interface communication		state disabled
	speed established.		0011 Transitions to both the PARTIAL and
	0000 No negotiated speed (device not present or		SLUMBER power mgmt states disableddef
	communication not established)		All other values are reserved.
	0001 Generation 1 communication rate negotiated	7-4	SPD
3-0	DET	/	Represents the maximum communication speed that
3-0	Indicates the interface device detection and PHY		the interface is allowed.
	state.		0000 No speed negotiation restrictions
	0000 No device detected and PHY communication		0001 Limit speed negotiation to a rate not greater
	not established		than Generation 1 communication ratedef
			All other values are reserved.
	0001 Device presence detected but PHY communication not established	3-0	DET
	0011 Device presence detected and PHY	3-0	Controls the host adapter device detection and
	communication established		interface initialization.
	0100 PHY in offline mode as a result of interface		0000 No device detection or initialization action
	disabled or running in a BIST loopback mode		requesteddef
	disabled of fullling in a B151 loopback mode		0001 Perform interface communication initialization
I/O Off	set 7-4 – SATA Error - Port 0 (00000000h) RWC		sequence to establish communication
31-26	Reserved always reads 0		0100 Disable the SATA interface and put PHY in
25	Unrecognized FIS Typedefault = 0		offline mode
24	Transport State Transition Error default = 0		All other values are reserved.
23	Link Sequence Error default = 0		All other values are reserved.
22	Handshake Error default = 0	I/O Off	Set 43-40 – SATA Status - Port 1RO
21	CRC Error default = 0	See I/O	offset 3-0 for detail.
20	Disparity Error default = 0	T10 000	
19	10B to 8B Decode Error default = 0		<u>set 47-44 – SATA Error – Port 1 (00000000h).RWC</u>
18	Comm Wake Detected default = 0	See I/O	offset 7-4 for detail.
17	PHY Internal Error default = 0	I/O Off	set 4B-48 – SATA Control - Port 1 (00000310h) RW
16	PHY Ready Change default = 0		
	Reserved always reads 0	See I/O	offset B-8 for detail.
11	Internal Error default = 0	I/O Off	Set 83-80 – SATA Status - Port 2RO
10	Protocol Error default = 0		offset 3-0 for detail.
9	Non-recovered Persistent Communication or Data		
	Integrity Error default = 0		set 87-84 – SATA Error - Port 2 (00000000h)RWC
8	Non-recovered Transient Data Integrity Error	See I/O	offset 7-4 for detail.
ŭ	default = 0	I/O Off	cot QD QQ CATA Control Dout 2 (000002101) DW
7-2	Reserved always reads 0		set 8B-88 – SATA Control - Port 2 (00000310h) RW
1	Recovered Communications Error default = 0	See I/O	offset B-8 for detail.
0	Recovered Data Integrity Error default = 0		



Device 15 Function 1 Registers - Enhanced IDE Controller

This Enhanced IDE (Parallel ATA) controller interface is fully compatible with the SFF 8038i v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and Bus Master IDE I/O registers. The PCI configuration registers are located in the device 15 function 1 PCI configuration space of the VT8237R Plus. The Bus Master IDE I/O registers are defined in the SFF8038i v1.0 specification.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA)RO			
Offset 3-2 - Device ID (0571h=IDE Controller)RO			
Offset 5	5-4 – Command (0000h)RW		
15-3	Reserved always reads 0		
2	Bus Master default = 0 (disabled)		
	S/G operation can be issued only when the "Bus		
	Master" bit is enabled.		
1	Reserved always reads 0		
0	I/O Spacedefault = 0 (disabled)		
	When the "I/O Space" bit is disabled, the device will		
	not respond to any I/O addresses for both compatible		
	and native mode.		

Offset 7	7-6 – Status (0290h)	RO
15	Detected Parity Error	fixed at 0
14	Signalled System Error	fixed at 0
13	Received Master Abort.	default = 0
12	Received Target Abort.	default = 0
11	Signalled Target Abort.	fixed at 0
10-9	DEVSEL# Timing	. always reads 01 (medium)
8	Data Parity Detected	fixed at 0
7	Fast Back to Back	fixed at 1
6-5	Reserved	always reads 0
4	Capability List	fixed at 1
3-0	Reserved	always reads 0

Offset 8 - Revision ID (06)RO

7-0 Revision Code for IDE Controller Logic Block

Offset 9	9 - Programming InterfaceRW
7	Master IDE Capability fixed at 1 (Supported)
6-4	Reserved always reads 0
3	Programmable Indicator - Secondary fixed at 1
	Supports both modes (may be set to either mode by
	writing Rx42[6])
2	Channel Operating Mode - Secondary
	0 Compatibility Modedefault
	1 Native Mode
1	Programmable Indicator - Primary fixed at 1
	Supports both modes (may be set to either mode by
	writing Rx42[7])
0	Channel Operating Mode - Primary
	0 Compatibility Modedefault
	1 Native Mode

Compatibility Mode (fixed IRQs and I/O addresses):

In this mode, fixed IRQs are used and IDE controller registers are hard wired to fixed I/O addresses as defined below.

	Command Block	Control Block	
Channel	Registers	Registers	<u>IRQ</u>
Pri	1F0-1F7	3F6	14
Sec	170-177	376	15

Native PCI Mode (registers are programmable in I/O space)

In this mode, IRQs for the primary and secondary IDE channels are programmable via configuration register Rx3C and the registers of the IDE channels are relocatable in I/O space (using base addresses provided in the IDE Controller PCI configuration space). Specific base address registers are used to map the different register blocks as defined below:

	Command Block	Control Block	
Channel	<u>Registers</u>	Registers	
Pri	BA @offset 10h	BA @offset 14h	
Sec	BA @offset 18h	BA @offset 1Ch	

Command register blocks are 8 bytes of I/O space Control registers are 4 bytes of I/O space (only byte 2 is used)

Offset A - Sub Class Code (01h=IDE Controller).....RO

Offset B - Base Class Code (01h=Mass Storage Ctrlr)... RO



Offset 13-10 - Pri Data / Command Base AddressRW Specifies an 8 byte I/O address space.	Offset 2D-2C – Sub Vendor ID (0000h)RO The readback value may be changed by writing to RxD5-D4.
31-16 Reserved always read 0 15-3 Port Address default=01F0h 2-0 Fixed at 001b fixed	Offset 2F-2E – Sub Device ID (0000h)RO The readback value may be changed by writing to RxD7-D6.
Offset 17-14 - Pri Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 3F6h for the default base address of 3F4h). 31-16 Reservedalways read 0 15-2 Port Addressdefault=03F4h	Offset 34 - Capability Pointer (C0h)RO
1-0 Fixed at 01b fixed Offset 1B-18 - Sec Data / Command Base AddressRW Specifies an 8 byte I/O address space. 31-16 Reserved always read 0 15-3 Port Address default=0170h 2-0 Fixed at 001b fixed Offset 1F-1C - Sec Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 376h for the default base address of 374h). 31-16 Reserved always read 0 15-2 Port Address default=0374h 1-0 Fixed at 01b fixed	Offset 3C - Interrupt Line (0Eh) RO 7-4 Reserved always read 0 3-0 IDE Interrupt Routing (native mode only) 0000 Disable 0001 IRQ1 0010 IRQ2 1101 IRQ13 1110 IRQ14 default 1111 IRQ15 APIC (See Device 17 Function 0 Rx58[6]) x000 IRQ16 x001 IRQ17 x010 IRQ18 x111 IRQ23
Specifies a 16 byte I/O address space compliant with the SFF-8038i rev 1.0 specification. 31-16 Reserved	Offset 3D - Interrupt Pin (01h) RO 7-0 Interrupt Pin default = 01h (INTA#) Offset 3E - Minimum Grant (00h) RO Offset 3F - Maximum Latency (00h) RO



IDE-Controller-Specific Configuration Registers

Offset 4	10 - Chip Enable (00h)RW		
7-2	Reserved always reads 0		
1	Primary Channel		
	0 Disabledefault		
	1 Enable		
0	Secondary Channel		
	0 Disabledefault		
	1 Enable		
Officet /	41 - IDE Configuration I (00h)RW		
7	Primary IDE Read Prefetch Buffer		
,	0 Disabledefault		
	1 Enable		
6	Primary IDE Post Write Buffer		
Ū	0 Disabledefault		
	1 Enable		
5	Secondary IDE Read Prefetch Buffer		
C	0 Disabledefault		
	1 Enable		
4	Secondary IDE Post Write Buffer		
	0 Disabledefault		
	1 Enable		
3-0	Reserved always reads 0		
Offset 4	12 - IDE Configuration II (00h)RW		
7	PIO Operating Mode - Primary Channel		
•	Selects the mode used in the primary channel for the		
	I/O Base Address (not IRQ routing or sharing)		
	0 Compatibility Mode (fixed addressing) .default		
	1 Native PCI Mode (flexible addressing)		
6	PIO Operating Mode - Secondary Channel		
	Selects the mode used in the secondary channel for		
	the I/O Base Address (not IRQ routing or sharing)		
	0 Compatibility Mode (fixed addressing) .default		
	1 Native PCI Mode (flexible addressing)		
5-0	Reserved always reads 0		

ffset 4	43 - FIFO Configuration (0Ah)RW		
7-4	Reserved always reads 0		
3-2	Primary Channel FIFO Threshold		
	Determines the threshold required before the primary		
	channel FIFO is flushed.		
	00 FIFO flushed when 1/4 full		
	01 FIFO flushed when 1/2 full		
	10 FIFO flushed when 3/4 full default		
	11 FIFO flushed when completely full (32 DWs)		
1-0	Secondary Channel FIFO Threshold		
	Determines the threshold required before the		
	secondary channel FIFO is flushed.		
	00 FIFO flushed when 1/4 full		
	01 FIFO flushed when 1/2 full		
	10 FIFO flushed when 3/4 full default		
	11 FIFO flushed when completely full (32 DWs)		




Offset	44 - Miscellaneous Control 1 (08h)RW	Offset	45 - Miscellaneous Control 2 (A0h)RW
7-5	Reserved always reads 0	7	Sub Class (Rx0A) Write Protect
4	PIO Read Pre-Fetch Byte Counter		0 Rx0A Write Enable
	Determines whether the amount of data prefetched		1 Rx0A Write Disable default
	under PIO read is limited.	6	Interrupt Steering Swap
	0 Disable (no limit)default		Controls whether primary and secondary channel
	1 Enable. The maximum number of bytes that		interrupts are swapped.
	can be prefetched is determined by Rx61-		0 Primary channel interrupt is steered to IRQ14,
	60[11:0] for the primary channel and Rx69-		Secondary channel is steered to IRQ15. default
	68[11:0] for the secondary channel.		1 Primary channel interrupt is steered to IRQ15,
3	Bus Master IDE Status Register Read Retry		Secondary channel interrupt steered to IRQ14
	Determines whether a read to the bus master IDE	5	Reservedalways reads 1
	status register is retried when DMA operation is not	4	Rx3C Write Protect
	complete.		0 Disable (writes to Rx3C are allowed) default
	0 Disable. Reads will return status even if DMA		1 Enable (writes to Rx3C are ignored). Under
	operation is not complete.		Native Mode $(Rx9[2]=1 \text{ or } Rx9[0]=1) Rx3C$
	1 Enable. Reads of the status register are		should not be write protected as it is used to
	automatically retried while DMA operation is		route IRQ lines.
	not completedefault	3	"Memory-Read-Multiple" Command
2	Packet Command Prefetching		0 Disable default
	Determines whether prefetching is enabled for packet		1 Enable
	commands. Packet commands are commands for	2	"Memory-Write-and-Invalidate" Command
	ATAPI, which is used for operating devices such as		0 Disabledefault
	CD-ROM drives.	1.0	1 Enable
	0 Disabledefault	1-0	Reserved always reads 0
1	1 Enable		
1	Reserved always reads 0		
0	UltraDMA Host Must Wait for First Transfer Before Termination	Offset	46 - Miscellaneous Control 3 (C0h)RW
	0 Enable. The UltraDMA host must wait until at	7	Primary Channel Read DMA FIFO Flush
	least the first transfer is completed before it		0 Disable
	can terminate a transactiondefault		1 Enable. The primary channel DMA FIFO is
	1 Disable		flushed when an interrupt request is generated
			default
		6	Secondary Channel Read DMA FIFO Flush
			0 Disable
			1 Enable. The secondary channel DMA FIFO is
			flushed when an interrupt request is generated
		= ^	default
		5-0	Reserved always reads 0



Offset 4B-48 - Drive Timing Control (A8A8A8A8h).....RW

The following fields define the Active Pulse Width and Recovery Time for the IDE DIOR# and DIOW# signals when accessing the data ports (1F0 and 170):



DIOR# / DI	OW# []\
	Active Time Recovery Time
31-28 F	Primary Drive 0 Active Pulse Width def=1010b
27-24 P	Primary Drive 0 Recovery Time def=1000b
23-20 P	Primary Drive 1 Active Pulse Width def=1010b
19-16 F	Primary Drive 1 Recovery Time def=1000b
15-12 S	Secondary Drive 0 Active Pulse Width def=1010b
11-8 S	Secondary Drive 0 Recovery Time def=1000b
7-4 S	Secondary Drive 1 Active Pulse Width def=1010b
3-0 S	Secondary Drive 1 Recovery Time def=1000b

The actual value for each field is the encoded value in the field plus one and indicates the number of PCI clocks. For example, if the value in the field is 1010b (10 decimal), the active pulse width or recovery time is 11 PCI clocks.

Offset 4C - Address Setup Time (FFh).....RW

The following fields define the Address Setup Time. The Address Setup Time is measured from the point when address signals are stable to the point when DIOR# and DIOW# are asserted. The IDE specification requires the setup time to not exceed 1T. However, the VT8233 provides flexibility for devices that may not be able to meet the 1T requirement.

- 7-6 Primary Drive 0 Address Setup Time
- 5-4 Primary Drive 1 Address Setup Time
- 3-2 Secondary Drive 0 Address Setup Time
- 1-0 Secondary Drive 1 Address Setup Time

For each field above:

00 1T 01 2T

10 3T

11 4Tdefault

Offset 4E – Sec Non-170 Port Access Timing (B6h)......RW

7-4 D	IOR#/	DIOW#	Active	Pulse	Width	\dots def = 0Bh
-------	-------	-------	--------	--------------	-------	-------------------

3-0 DIOR# / DIOW# Recovery Time..... def = 06h

Offset 4F - Pri Non-1F0 Port Access Timing (B6h)RW

7-4 DIOR# / DIOW# Active Pulse Width......def = 0Bh

3-0 DIOR# / DIOW# Recovery Time..... def = 06h

The above fields define the primary and secondary channel DIOR# and DIOW# active pulse widths and recovery times when accessing non-data ports. The times are defined in terms of PCI clocks and the actual value is equal to the value encoded in the field plus one.

Offset 5	3-50 - UltraDMA Extended Timing Control RW		
31	Pri Drive 0 UltraDMA-Mode Enable Method		
	0 Enable by using "Set Feature" command def		
	1 Enable by setting bit-30 of this register		
30	Pri Drive 0 UltraDMA-Mode Enable		
	0 Disabledefault		
	1 Enable UltraDMA-Mode Operation		
29	Pri Drive 0 Transfer Mode		
	0 DMA or PIO Modedefault		
20	1 UltraDMA Mode		
28	Pri Drive 0 Cable Type Reporting 0 40-pin cable is being used		
	0 40-pin cable is being used default 1 80-pin cable is being used		
27_24	Pri Drive 0 Cycle Time (T = 7.5 ns for 133 MHz)		
21-24	0000 2T		
	0001 3T		
	0010 4T		
	0011 5T		
	0100 6T		
	0101 7T		
	0110 8T		
	0111 9Tdefault		
	1000 10T		
	1001 11T		
	1010 12T		
	1011 13T		
	1100 14T		
	1101 15T 1110 16T		
	1110 101 1111 17T		
23	Pri Drive 1 UltraDMA-Mode Enable Method		
22	Pri Drive 1 UltraDMA-Mode Enable		
21 20	Pri Drive 1 Transfer Mode		
20	Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used		
	1 80-pin cable is being used		
19-16	Pri Drive 1 Cycle Timedefault = 0111b		
	Sec Drive 0 UltraDMA-Mode Enable Method		
14 13	Sec Drive 0 UltraDMA-Mode Enable Sec Drive 0 Transfer Mode		
12	Sec Drive 0 Transfer Mode Sec Drive 0 Cable Type Reporting		
12	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
11-8	Sec Drive 0 Cycle Timedefault = 0111b		
7	C. D. C. 1 Hitas DMA M. J. Frakla M. 4k. J		
7 6	Sec Drive 1 UltraDMA-Mode Enable Method Sec Drive 1 UltraDMA-Mode Enable		
5	Sec Drive 1 OuraDMA-Mode Enable Sec Drive 1 Transfer Mode		
4	Sec Drive 1 Transfer Mode Sec Drive 1 Cable Type Reporting		
-1	0 40-pin cable is being used		
	1 80-pin cable is being used		
3-0	Sec Drive 1 Cycle Timedefault = 0111b		

Each byte defines UltraDMA operation for the indicated drive. The bit definitions are the same within each byte.



	54 - UltraDMA FIFO Control (04h)RW		55 – IDE Clock Gating (00h)RW
7	Reserved always reads 0	7-2	Reserved always reads 0
6	Lower ISA Request Priority When Write Device	1	Dynamic 100 / 133 MHz Clock Gating
	Packet Command is Issued		0 Enable default
	The IDE secondary channel shares a bus internally	0	1 Disable
	with the ISA interface. When this bit is enabled, the	0	Dynamic 66 MHz Clock Gating
	IDE secondary channel is given higher priority over ISA, which results in better performance.		0 Enable default 1 Disable
	0 Disabledefault		1 Disable
	1 Enable		
5	Clear Native Mode Interrupt on Falling Edge of		
3	Gated Interrupt		61-60 - Primary Sector Size (0200h)RW
	0 Disabledefault	15-12	Reserved always reads 0
	1 Enable. The interrupt will be automatically	11-0	Number of Bytes Per Sector def=200h (512 bytes)
	cleared on the falling edge of the gated		This field determines the maximum number of bytes
	interrupt.		that can be prefetched when $Rx44[4] = 1$.
4	Improve PIO Prefetch and Post-Write	Officet	60.69 Secondary Sector Size (0200h) DW
	Performance		69-68 - Secondary Sector Size (0200h)RW
	0 Enable. PIO prefetch and post write		Reserved
	performance is increased by being given	11-0	Number of Bytes Per Sector def=200h (512 bytes)
	higher throughputdefault		This field determines the maximum number of bytes that can be prefetched when $Rx44[4] = 1$.
	1 Disable		that can be prefetched when RX44[4] – 1.
3	Memory Prefetch Size		
	This bit determines how many lines are prefetched		
	from memory for IDE transactions.		
	0 Prefetch 1 linedefault		
	1 Prefetch 2 lines (16 DoubleWords). This		
2	setting improves ATA100 throughput.		
2	Change Drive Clears All FIFO & Internal States 0 Disable		
	1 Command switch from one drive to another		
	drive in the same channel terminates all		
	previous outstanding transactions involving		
	the previous drivedefault		
1	Reservedalways reads 0		
0	Complete DMA Cycle with Transfer Size Less		
	Than FIFO Size		
	0 Enable. DMA transfer size is less than the		
	PTP 0 1		

Disable

FIFO size default



Offset	70 – Primary IDE StatusRO	IDE Power Management Registers
7	Interrupt StatusRO	IDE I ower Management Registers
	1 Primary channel interrupt request pending	Offset C3-C0 – Power Management CapabilitiesRO
6	Prefetch Buffer StatusRO	
	1 PIO Prefetch transaction in progress	31-0 PCI PM Block 1always reads 0002 0001h This field reports support details for Power
5	Post Write Buffer StatusRO	Management Capabilities according to the PCI Power
	1 PIO Post Write transaction in progress	Management specification.
4	DMA Read Prefetch StatusRO	Wanagement specification.
	1 DMA Read Prefetch transaction in progress	Offset C7-C4 – Power StateRO
3	DMA Write Pipeline StatusRO	31-2 Reserved always reads 0
•	1 DMA Write transaction in progress	1-0 Power State
2	S/G Operation CompleteRO	00 D0default
1	1 Scatter / Gather operation complete	01 -reserved-
1	FIFO Empty StatusRO 1 Primary Channel FIFO empty	10 -reserved-
0	Response to External DMA RequestRO	11 D3 Hot
U	1 External pri channel DMA request pending	
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
Offset	71 – Primary Interrupt Control (01h)RW	
7-1	Reserved always reads 0	IDE Back Door Registers
0	Interrupt Gating	
	0 Disable	Offset D0 - Back Door - Revision ID (06h)RW
	1 Enable (IRQ output gated until FIFO empty)default	
	uciaun	<u>Offset D3-D2 – Back Door – Device ID (0571h)RW</u>
		Offset D5-D4 - Back Door - Sub-Vendor ID (0000h) RW
Offset	78 – Secondary IDE StatusRO	<u> </u>
7	Interrupt StatusRO	Offset D7-D6 – Back Door – Sub-Device ID (0000h) RW
,		
	1 Secondary channel interrupt request pending	
6	1 Secondary channel interrupt request pending Prefetch Ruffer Status RO	
6	Prefetch Buffer StatusRO	
	Prefetch Buffer StatusRO 1 PIO Prefetch transaction in progress	
6 5	Prefetch Buffer StatusRO 1 PIO Prefetch transaction in progress Post Write Buffer StatusRO	
	Prefetch Buffer StatusRO 1 PIO Prefetch transaction in progress Post Write Buffer StatusRO	IDE I/O Registers
5	Prefetch Buffer Status	
5	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0
5 4 3	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further
5 4	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0
5 4 3 2	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further
5 4 3	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details.
5 4 3 2	Prefetch Buffer Status RO 1 PIO Prefetch transaction in progress Post Write Buffer Status RO 1 PIO Post Write transaction in progress DMA Read Prefetch Status RO 1 DMA Read Prefetch transaction in progress DMA Write Pipeline Status RO 1 DMA Write transaction in progress S/G Operation Complete RO 1 Scatter / Gather operation complete FIFO Empty Status RO 1 Secondary Channel FIFO empty	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details.
5 4 3 2	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
5 4 3 2 1 0	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command
5 4 3 2 1 0	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
5 4 3 2 1 0 Offset 7-1	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address
5 4 3 2 1 0	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status
5 4 3 2 1 0 Offset 7-1	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command
5 4 3 2 1 0 Offset 7-1	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address
5 4 3 2 1 0 Offset 7-1	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command
5 4 3 2 1 0 Offset 7-1	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
5 4 3 2 1 0 Offset 7-1 0	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
5 4 3 2 1 0 Offset 7-1 0	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status
5 4 3 2 1 0 Offset 7-1 0 Offset Offset	Prefetch Buffer Status	These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details. I/O Offset 0 - Primary Channel Command I/O Offset 2 - Primary Channel Status I/O Offset 4-7 - Primary Channel PRD Table Address I/O Offset 8 - Secondary Channel Command I/O Offset A - Secondary Channel Status



Device 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R Plus. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 0-1 (see function 1 for ports 2-3, function 2 for ports 4-5 and function 3 for ports 6-7).

PCI Configuration Space Header

Offset 1	l-0 - Ven	dor	ID (1106h)			RO
15-0	Vendor	· ID		(1106h =	= VIA Te	chnologies)
Offset 3	3-2 - Dev	ice I	D (3038h)		•••••	RO
15-0	Device	ID	(3038h = V)	/T8237R	Plus US	B Controller)
Offset 5	5-4 - Con	nma	nd (0000h).			RW
15-8	Reserve	ed			alw	ays reads 0
7	Reserve	ed (a	ddress stepp	oing)		fixed at 0
6	Reserve	ed (p	arity error r	esponse)		fixed at 0
5	Reserve	ed (\	/GA palette	snoop)		fixed at 0
4			rite and In			
3			pecial cycle			
2						
1	Memor	y Sp	ace		.default=	0 (disabled)
0	I/O Spa	ace			.default=	0 (disabled)
Offset 7	7-6 - Stat	tus ((0210h)			RWC
15	Reserve	ed (d	letected pari	ty error).	alw	ays reads 0
14			ystem Erro			
13	Receive	ed M	aster Abor	t		default=0
12	Receive	ed Ta	arget Abort	t		default=0
11	Signalle	ed T	arget Abor	t		default=0
10-9	DEVSE	EL# '	Timing			
	00 F					
	01 N	Лedi	um		de	fault (fixed)
	10 S	Slow				
		Reser	,			
8-0	Reserve	ed			fixed 10h	(PCI PMI)

Offset 8 - Revision ID (nnh)RO
7-0 Silicon Revision Code (0 indicates first silicon)
Off (0 B
Offset 9 - Programming Interface (00h)RO
Offset A - Sub Class Code (03h=USB Controller)RO
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset C – Cache Line Size (00h)RW
Offset D - Latency Timer (16h)RW
Offset E – Header Type (80h)RO
Offset F – BIST (Fixed at 00h)RO
Offset 23-20 - USB I/O Register Base Address RW
31-16 Reserved always reads 0
15-5 USB I/O Register Base Address. Port Address for
the base of the 32-byte USB I/O Register block, corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)RO†
† RW if $Rx42[4] = 1$.
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reserved always reads 0
3-0 USB Interrupt Routing
0000 Disableddefault 0001 IRQ1
0010 Reserved
0011 IRQ3
0100 IRQ4
0101 IRQ5 0110 IRQ6
0111 IRQ7
1000 IRQ8
1001 IRQ9
1010 IRQ10 1011 IRQ11
1100 IRQ12
1101 IRQ13
1110 IRQ14
1111 Disabled
Offset 3D - Interrupt Pin (01h)RO
7-0 Interrupt Pin default = 01h (INTA#)
•



USB 1.1-Specific Configuration Registers

Offset -	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program)default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
•	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits. O Set trap 60/64 status bits only when trap 60/64
	0 Support TD length up to 1280default		o see trup core : status cris cris; when trup core :
	1 Support TD length up to 1023		enable bits are set default
2	(TD = Transfer Descriptor) Improve FIFO Latency		1 Set trap 60/64 status bits without checking enable bits
2	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement	1	This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
•	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
	·		as defined in UHCIdefault
			1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0		Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reservedalways reads 0
-	0 Rx2C-2F ROdefault	3-2 1	EHCI Supports PME Assertion in D3 Cold State
	1 Rx2C-2F RW	1	• •
2.2			Transfer of the contract of th
3-2	Reserved (Do Not Program) default = 0	0	1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
Offset 4	43 - Miscellaneous Control 4 (00h)RW		0 Not Supported
7-5	Reserved always reads 0		1 Supported default
4	Reserved (Do Not Program) default = 0	Offset	4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
3	FIFO Underrun	2	Reserved (Do Not Program)default = 0
	0 Enabledefault	1	Reservedalways reads 0
	1 Disable	0	Use External 60 MHz Clock
2		U	0 Disabledefault
Z	Issue CRC Error Instead of Stuffing Error on FIFO Underrun		1 Enable
	0 Enabledefault		1 Ellable
	1 Disable		
1-0	Reserved always reads 0		
1-0	Reserved atways reads 0	Offset	60 - Serial Bus Release NumberRO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10h
7-5	Reserved always reads 0		·
4-3	Reserved (Do Not Program)default = 0		
4-3 2	Reserved (Do Not Program)default = 0 Issue Bad CRC5 in SOF After FIFO Underrun	0.00	
	Issue Bad CRC5 in SOF After FIFO Underrun		83-80 – PM CapabilityRO
			83-80 – PM Capability RO PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault 1 Disable	31-0	PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable default 1 Disable Lengthen PreSOF Time	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	O Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capability



USB 1.1 Ports 0-1 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



Device 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 1 PCI configuration space of the VT8237R Plus. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 2-3 (see function 0 for ports 0-1, function 2 for ports 4-5 and function 3 for ports 6-7).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
	Vendor ID (1106h = VIA Technologies)
Offset 3	-2 - Device ID (3038h)RO
	Device ID (3038h = VT8237R Plus USB Controller
Offset 5	-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response) fixed at 0
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Spacedefault=0 (disabled)
0	I/O Spacedefault=0 (disabled)
Offset 7	-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved

Offset 8 - Revision ID (nnh)RO	
7-0 Silicon Revision Code (0 indicates first silicon)	
,	
Offset 9 - Programming Interface (00h)RO	
Offset A - Sub Class Code (03h=USB Controller)RO	
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO	
Offset C - Cache Line Size (00h)RW	
Offset D - Latency Timer (16h)RW	
Offset E – Header Type (80h)RO	
Offset F – BIST (Fixed at 00h)RO	
Offset 23-20 - USB I/O Register Base Address RW	
31-16 Reserved always reads 0	
15-5 USB I/O Register Base Address. Port Address for	
the base of the 32-byte USB I/O Register block,	
corresponding to AD[15:5]	
4-0 00001b	
Offset 2D-2C - Sub Vendor ID (1106h)RO†	
Offset 2F-2E - Sub Device ID (3038h)	
† RW if Rx42[4] = 1.	
KW KX42[4] = 1.	
Offset 34 - Power Management Capabilities (80h) RW	
Offset 3C - Interrupt Line (00h)RW	
7-4 Reserved always reads 0	
3-0 USB Interrupt Routing	
0000 Disableddefault	
0001 IRQ1	
0010 Reserved	
0010 Reserved 0011 IRQ3	
0010 Reserved 0011 IRQ3 0100 IRQ4	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5	
0010 Reserved 0011 IRQ3 0100 IRQ4	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14 1111 Disabled	
0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14	



USB 1.1-Specific Configuration Registers

ffset	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	0 Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are setdefault
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
			1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0	7-6	Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program)default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved always reads 0
	0 Rx2C-2F ROdefault	1	EHCI Supports PME Assertion in D3 Cold State
	1 Rx2C-2F RW		0 Not Supported
3-2	Reserved (Do Not Program) default = 0		1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
0.00			0 Not Supported
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supporteddefault
7-5	Reserved always reads 0	O.C.	44 M'
4	Reserved (Do Not Program) default = 0		4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reservedalways reads 0
_	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefault
	FIFO Underrun		1 Enable
	0 Enabledefault 1 Disable		
1.0			
1-0	Reserved always reads 0	Offset	60 - Serial Bus Release NumberRO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Number always reads 10h
7-5	Reserved always reads 0		•
4-3	Reserved (Do Not Program) default = 0		
2	Issue Bad CRC5 in SOF After FIFO Underrun	O.CC 4	02.00 PM C 1.22
	0 Enabledefault		83-80 – PM CapabilityRO
	1 Disable	31-0	PM Capabilityalways reads FFC2 0001h
1	Lengthen PreSOF Time	Offset	84 – PM Capability StatusRW
	The preSOF time point determines whether there is	7-0	PM Capability Status
	enough timein the remaining frame period to perform	7-0	00 D0default
	a 64-byte transaction. It prevents a packet that may		01 -reserved-
	not fit in the remaining frame period from being		10 -reserved-
	initiated. This bit controls whether the preSOF time		11 D3 Hot
	point is moved back so that the preSOF time is		11 D3 Hot
	lengthened.		
	0 Disabledefault		
	1 Enable (PreSOF time lengthened)	Offset	C1-C0 - Legacy SupportRO
0	Issue Nonzero Bad CRC Code on FIFO Underrun	15-0	UHCI v1.1 Compliantalways reads 2000h
	A FIFO underrun occurs when there is no data in the		
	FIFO to supply data transmission. When this occurs,		
	the South Bridge invalidates the data by sending an		
	incorrect CRC code to the device. This bit controls		
	the type of incorrect CRC sent.		
	0 Non zero CRC (recommended)default		
	1 All zero CRC		
	months of the state of the stat		
	This option isn't really needed any more as non-zero CRC always works.		



USB 1.1 Ports 2-3 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 2 Status / Control

I/O Offset 13-12 - Port 3 Status / Control



Device 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R Plus. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 4-5 (see function 0 for ports 0-1, function 1 for ports 2-3 and function 3 for ports 6-7).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
15-0	Vendor ID (1106h = VIA Technologies)
	3-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8237R Plus USB Controller
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidatedefault=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Masterdefault=0 (disabled)
1	Memory Spacedefault=0 (disabled)
0	I/O Spacedefault=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

Offset 8 - Revision ID (nnh)RO
7-0 Silicon Revision Code (0 indicates first silicon)
Offset 9 - Programming Interface (00h)
Offset R. Page Class Code (03h=USB Controller)RO
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO Offset C - Cache Line Size (00h)RW
Giset C Cuche Eine Size (661)
Offset D - Latency Timer (16h)
Offset E - Header Type (80h)RO Offset F - BIST (Fixed at 00h)RO
Offset F - DIST (Fixed at 0011)RO
Offset 23-20 - USB I/O Register Base AddressRW
31-16 Reserved always reads 0 15-5 USB I/O Register Base Address. Port Address for
the base of the 32-byte USB I/O Register block,
corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)RO†
† RW if Rx42[4] = 1.
Office 24 Decree Management Canalities (90b) DW
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reserved always reads 0
3-0 USB Interrupt Routing 0000 Disableddefault
0001 IRQ1
0010 Reserved
0011 IRQ3 0100 IRQ4
0100 IRQ4 0101 IRQ5
0110 IRQ6
0111 IRQ7
1000 IRQ8 1001 IRQ9
1010 IRQ10
1011 IRQ11
1100 IRQ12
1101 IRQ13 1110 IRQ14
1111 Disabled
Offset 3D - Interrupt Pin (02h)RO



USB 1.1-Specific Configuration Registers

Offset 4	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7 6	Reserved	7	USB 1.1 Improvement for EOP This bit controls whether USB Specification 1.1 or 1.0 is followed when a stuffing error occurs before an EOP (End-Of-Packet). A stuffing error results when the receiver sees seven consecutive ones in a packet. Under USB specification 1.1, when this occurs in the interval just before an EOP, the receiver will accept the packet. Under USB specification 1.0, the packet is ignored. 0 USB Spec 1.1 Compliant (packet accepted) def
5	1 Don't disable babbled portdefault PCI Parity Check		1 USB Spec 1.1 Compliant (packet accepted) der
3	0 Disabledefault 1 Enable	6-3 2	Reserved (Do Not Program) default = 0 Trap Option
4	Frame Interval Select 0 1 msec frame time		Under the UHCI spec, port 60 / 64 is trapped only when its corresponding enable bits are set. When this bit is set, trap can be set without checking the enable
3	USB Data Length Option 0 Support TD length up to 1280default 1 Support TD length up to 1023 (TD = Transfer Descriptor)		bits. 0 Set trap 60/64 status bits only when trap 60/64 enable bits are set
2	Improve FIFO Latency 0 Improve latency if packet size < 64 bytesdef 1 Disable improvement	1	A20Gate Pass Through Option This bit controls whether the A20Gate pass-through
1	DMA Option 0 Enhanced performance (8 DW burst access with better FIFO latency)		sequence (as defined in UHCI) is followed. The A20Gate sequence consists of 4 commands. When this bit is 0, the 4-command sequence is followed. When this bit is 1, the last command (write FFh to port 64) is skipped.
0	Reserved always reads 0		A20GATE Pass-through command sequence as defined in UHCI default Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h) RV	V
7	Reserved (Do Not Program) default = 0	7-6	Reserved always reads	0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default =	
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved always reads	
•	0 Rx2C-2F ROdefault	1	EHCI Supports PME Assertion in D3 Cold State	U
	1 Rx2C-2F RW	1	0 Not Supported	
2.2				14
3-2	Reserved (Do Not Program) default = 0	0	1 Supported	
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State	
Offeat	43 - Miscellaneous Control 4 (00h)RW		0 Not Supported	
	Reservedalways reads 0		1 Supported defau	lt
7-5	Reserved (Do Not Program)	Offset	4A - Miscellaneous Control 7 (A0h)RV	W
4				
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14	
	FIFO Underrun	2	Reserved (Do Not Program) default =	
	0 Enabledefault	1	Reserved always reads	0
	1 Disable	0	Use External 60 MHz Clock	
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefau	ılt
	FIFO Underrun		1 Enable	
	0 Enabledefault			
	1 Disable			
1-0	Reserved always reads 0	Officet	60 Carial Dua Dalaga Numbar Di	\sim
0.00	40 M. II G 4 I.		60 - Serial Bus Release NumberRe	
	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10)h
7-5	Reserved always reads 0			
4-3	Reserved (Do Not Program) default = 0			
2	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM Canability R0	n
2			83-80 – PM Capability	
2	Issue Bad CRC5 in SOF After FIFO Underrun		83-80 – PM Capability Ro PM Capability always reads FFC2 0001	
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault	31-0	PM Capabilityalways reads FFC2 0001	h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV	h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	O Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001 84 – PM Capability StatusRV PM Capability Status	h W
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h <u>W</u> ilt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001 84 – PM Capability Status	h W llt



USB 1.1 Ports 4-5 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 4 Status / Control

I/O Offset 13-12 - Port 5 Status / Control



Device 16 Function 3 Registers - USB 1.1 UHCI Ports 6-7

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R Plus. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 6-7 (see function 0 for ports 0-1, function 1 for ports 2-3 and function 2 for ports 4-5).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	8-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8237R Plus USB Controller)
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Spacedefault=0 (disabled)
0	I/O Spacedefault=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abortdefault=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved

Offset 8 - Revision ID (nnh) RO
7-0 Silicon Revision Code (0 indicates first silicon)
Offset A Sub Class Code (02b USB Controller) RO
Offset A - Sub Class Code (03h=USB Controller)RO Offset B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset C - Cache Line Size (00)
Offset C - Cache Eine Size (00)
Offset D - Latency Timer (16h)RW
Offset E - Header Type (80h)RO
Offset F - BIST (Fixed at 00h)RO
Offset 23-20 - USB I/O Register Base Address RW
31-16 Reserved always reads 0
15-5 USB I/O Register Base Address. Port Address for
the base of the 32-byte USB I/O Register block,
corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)RO†
\dagger RW if Rx42[4] = 1.
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reserved always reads 0
3-0 USB Interrupt Routing
0000 Disabled default
0001 IRQ1 0010 Reserved
0010 Reserved 0011 IRQ3
0100 IRQ4
0101 IRQ5
0110 IRQ6
0111 IRQ7
1000 IRQ8 1001 IRQ9
1010 IRQ10
1011 IRQ11
1100 IRQ12
1101 IRQ13
1110 IRQ14 1111 Disabled
Offset 3D - Interrupt Pin (02h)
7-0 Interrupt Pin default = 02h (INTB#)



USB 1.1-Specific Configuration Registers

ffset	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	0 Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are setdefault
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
			1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0	7-6	Reservedalways reads 0
6-5	Reserved	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-4	Reservedalways reads 0
7	0 Rx2C-2F ROdefault	3-2 1	EHCI Supports PME Assertion in D3 Cold State
	1 Rx2C-2F RW	1	0 Not Supported
3-2	Reserved (Do Not Program) default = 0		1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
			0 Not Supported
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported default
7-5	Reserved always reads 0		
4	Reserved (Do Not Program) default = 0	<u>Offset</u>	4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reservedalways reads 0
	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefault
	FIFO Underrun		1 Enable
	0 Enabledefault		
	1 Disable		
1-0	Reserved always reads 0	Offset	60 - Serial Bus Release NumberRO
Offset	48 - Miscellaneous Control 5RW		Release Numberalways reads 10h
	Reserved always reads 0	7-0	Release Numberaiways icads 1011
7-5	Reserved always reads 0		
4-3			
2	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM CapabilityRO
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault		
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status 00 D0
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	O Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status



USB 1.1 Ports 6-7 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 6 Status / Control

I/O Offset 13-12 - Port 7 Status / Control



Device 16 Function 4 Registers - USB 2.0 EHCI

This Enhanced Serial Bus host controller interface is fully compatible with EHCI specification v1.0. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 4 PCI configuration space of the VT8237R Plus. The USB I/O registers are defined in EHCI specification v1.0. The registers in this function control USB 2.0 functions (see functions 0-3 for USB 1.1 UHCI control).

Offset 1-0 - Vendor ID (1106h)RO

PCI Configuration Space Header

15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	8-2 - Device ID (3104h)RO
15-0	
	Controller)
	,
Offset 5	5-4 - Command (0000h)RW
15-8	
7	Address Steppingdefault=0 (disabled)
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidatedefault=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Masterdefault=0 (disabled)
1	Memory Spacedefault=0 (disabled)
0	I/O Spacedefault=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signaled System Errordefault=0
13	Received Master Abort default=0
12	Received Target Abort default=0
11	Signaled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)
	,

Offset 8 - Revision ID (nnh).....RO

Offset .	9 - Programming Interface (20h)RO A - Sub Class Code (03h=USB Controller)RO B - Base Class Code (0Ch=Serial Bus Controller)RO
	C – Cache Line Size (10h)RW D - Latency Timer (16h)RW
Offcot	13-10 – EHCI Memory Mapped I/O Base Addr. RW
	EHCI Memory Mapped I/O Registers Base Address. Memory Address for the base of the USB 2.0 EHCI I/O Register block, corresponding to AD[31:8]
7-3 2-1 0	110001 100
Offset	2D-2C - Sub Vendor ID (1106h)RO† 2F-2E - Sub Device ID (3104h)RO† f Rx42[4] = 1.
	34 - Power Management Capabilities (80h)RW
Offset :	3C - Interrupt Line (00h)RW
7-4	11001 104
3-0	USB Interrupt Routing 0000 Disabled default 0001 IRQ1
	0010 Reserved
	0011 IRQ3 0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7 1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11 1100 IRQ12
	1100 IRQ12 1101 IRQ13
	1110 IRQ14
	1111 Disabled

7-0 Silicon Revision Code



USB 2.0-Specific Configuration Registers

Offset -	40 - Miscellaneous Control 1 (40h)RW	Offset 5C - PHY Control (53h)RW
7	Reserved always reads 0	7 DPLL Zero Phase Start Select
6	Babble Option	0 ZPS takes 8-bit times to start default
	This bit controls whether the port is disabled when	1 ZPS takes 4-bit times to start
	EOF (End-Of-Frame) babble occurs. Babble is	6-4 Delay DPLL Input Data Control default = 101b†
	unexpected bus activity that persists into the EOF	3-2 DPLL Track Speed Select default = 00b
	interval. When this bit is 0, the port with the EOF	1-0 DPLL Lock Speed Selectdefault = 11b
	babble is disabled. When it is 1, it is not disabled	$\dagger Rx5C[6:4]$ recommended value = 000b
	0 Automatically disable babbled port when EOF	
	babble occurs	Offset 5D - High Speed Port Pad Termination Resistor
	1 Don't disable babbled portdefault	Fine Tune 3 (88h)RW
5	PCI Parity Check	7-4 CTRL_F[3:0]
_	0 Disabledefault	3-0 CTRL_E [3:0]
	1 Enable	
4	Reserved (Do Not Program) default = 0	Offset 5E - High Speed Port Pad Termination Resistor
3-2	Reserved always reads 0	Fine Tune 4 (88h)RW
1	DMA Options	7-4 CTRL_H[3:0]default = 8h
_	0 16 DW burst accessdefault	3-0 CTRL_G[3:0]default = 8h
	1 8 DW burst access	
0	Reservedalways reads 0	
Offset -	48 - Miscellaneous Control 5 (A0h)RW	Offset 60 - Serial Bus Release Number (20h)RO
7-6	Reserved (Do Not Program) default = 0	7-0 Release Numberalways reads 20h for USB 2.0
5	CCA Burst Access	7-0 Release Numberatways reads 2011 for OSB 2.0
	0 Burst enable	Offset 61 - Frame Length Adjust (20h)RO
	1 Burst disabledefault	
4-1	Reserved always reads 0	
0	Reserved (Do Not Program) default = 0	
Offset	49 - Miscellaneous Control 6 (20h)RW	Offset 63-62 – Port Wake Capability (0001h)RO
7-6	Reserved (Do Not Program) default = 0	
5	Clock Auto Stop	
·	0 Disable, no stop	Offset 6B-68 - Legacy Support Extended Capability RO
	1 Enable, auto stopdefault	31-0 Capabilitiesalways reads 0000 0001h
4	Auto Power Down Receiver Squelch Detector	31-0 Capabilitiesaiways icaus 0000 000111
•	0 Auto Power Downdefault	Offset 6F-6C - Legacy Support Control / StatusRW
	1 Always Powered Up	31-0 Control / Status always reads 0000 0000h
3-0	Reservedalways reads 0	or o control / statusurways reads 0000 00001
	iteserved	
		O66 402 00 BM C 1994
	5A - High Speed Port Pad Termination Resistor	Offset 83-80 – PM CapabilityRO
	une 1 (88h)RW	31-0 PM Capabilityalways reads FFC2 0001h
7-4	CTRL_D[3:0] default = 8h	Offset 84 – PM Capability StatusRW
3-0	CTRL_C[3:0] default = 8h	
Office	5D. High Sweed Dout Dad Toursingtion Desists	7-0 PM Capability Status
	5B - High Speed Port Pad Termination Resistor	00 D0default
	une 2 (88h) RW	01 -reserved-
7-4	CTRL_B[3:0] default = 8h	10 -reserved-
3-0	CTRL_A[3:0] default = 8h	11 D3 Hot



EHCI USB 2.0 I/O Registers

These registers are compliant with the EHCI v1.0 standard. Refer to the EHCI v1.0 specification for further details.

EHCI Capabilities

I/O Offset 0 - Capability Register Length (10h)

I/O Offset 3-2 - Interface Version Number (0100h)RO† I/O Offset 7-4 - Structure Parameters (0000 3206h) ...RO† I/O Offset B-8 - Capability Parameters (0000 6872h) .RO† † RW if Rx42[4] = 1.

Host Controller Operations

I/O Offset 13-10 - USB Command

I/O Offset 17-14 - USB Status

I/O Offset 1B-18 - USB Interrupt Enable

I/O Offset 1F-1C - USB Frame Index

I/O Offset 23-20 - 4G Segment Selector

I/O Offset 27-24 - Frame List Base Address

I/O Offset 2B-28 - Next Asynchronous List Address

I/O Offset 53-50 - Configured Flags

I/O Offset 57-54 - Port 0 Status / Control

I/O Offset 5B-58 - Port 1 Status / Control

I/O Offset 5F-5C - Port 2 Status / Control

I/O Offset 63-60 - Port 3 Status / Control

I/O Offset 67-64 - Port 4 Status / Control

I/O Offset 6B-88 - Port 5 Status / Control

I/O Offset 6F-6C - Port 6 Status / Control

I/O Offset 73-70 - Port 7 Status / Control



<u>Device 16 Function 5 Registers - USB Direct Device</u> <u>Communications</u>

The registers in this function control USB direct device communications. There are two sets of software accessible registers: PCI Configuration registers and Memory Mapped I/O registers. The PCI configuration registers are located in the Device 16 Function 5 PCI configuration space of the VT8237R Plus. The Memory Mapped I/O registers are accessible in the system memory space at an address defined in the UDCI (USB Device Controller Interface) Base Address register at PCI Configuration offset 13-10

PCI Configuration Space Header

Offset 1	1-0 - Vendor ID (1106h)RO
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	3-2 - Device ID (D104h)RO
15-0	Device ID (D104h = VT8237R Plus USB UDCI Ctrlr)
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Address Steppingdefault=0 (disabled)
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Masterdefault=0 (disabled)
1	Memory Spacedefault=0 (disabled)
0	I/O Spacedefault=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
	Reserved (detected parity error) always reads 0 Signaled System Error default=0
15	Reserved (detected parity error) always reads 0
15 14	Reserved (detected parity error) always reads 0 Signaled System Error default=0
15 14 13	Reserved (detected parity error) always reads 0 Signaled System Error default=0 Received Master Abort default=0
15 14 13 12	Reserved (detected parity error)always reads 0Signaled System Errordefault=0Received Master Abortdefault=0Received Target Abortdefault=0
15 14 13 12 11	Reserved (detected parity error)always reads 0Signaled System Errordefault=0Received Master Abortdefault=0Received Target Abortdefault=0Signaled Target Abortdefault=0
15 14 13 12 11	Reserved (detected parity error) always reads 0 Signaled System Error default=0 Received Master Abort default=0 Received Target Abort default=0 Signaled Target Abort default=0 DEVSEL# Timing
15 14 13 12 11	Reserved (detected parity error)
15 14 13 12 11	Reserved (detected parity error)
15 14 13 12 11	Reserved (detected parity error)
15 14 13 12 11 10-9	Reserved (detected parity error)
15 14 13 12 11 10-9	Reserved (detected parity error)

Offset 9	9 - Programming Interface (00h)RO
Offset .	A - Sub Class Code (80h)RO
Offset 1	B - Base Class Code (02h)RO
	C – Cache Line Size (00h)RW D - Latency Timer (16h)RW
Offset	13-10 – UDCI Memory Mapped I/O Base Addr. RW
31-8	UDCI Memory Mapped I/O Registers Base Address. Memory Address for the base of the USB UDCI I/O Register block, corresponding to AD[31:8]
7-3 2-1	Reserved always reads 0 Memory Mapping reads 00b for 32-bit addressing
2-1 0	Reservedalways reads 0
Offset 2	2D-2C - Sub Vendor ID (1106h)RO†
Offset 2	2F-2E - Sub Device ID (D104h)RO†
† RW i	f Rx42[4] = 1.
	34 - Power Management Capabilities (80h)RW
	3C - Interrupt Line (00h)RW
7-4	Reserved always reads 0
3-0	USB Interrupt Routing
	0000 Disabled default
	0001 IRQ1 0010 Reserved
	0010 Reserved 0011 IRQ3
	0110 IRQ4
	0100 IRQ4 0101 IRQ5
	0101 IRQ5 0110 IRQ6
	0110 IRQ0 0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
Offect	3D - Interrupt Pin (04h)RO
7-0	Interrupt Pin
/ -U	interrupt rinderauit – 0411 (IN I D#)



USB-Device-Communications-Specific Registers

USB Device Communications Control

Offset 4	40 - Miscellaneous Control 1 (00h)RW
7-2	Reservedalways reads 0
1	DMA Options
-	0 16 DW burst accessdefault
	1 8 DW burst access
0	Reserved
0.00	·
	41 - Miscellaneous Control 2 (00h)RW
7-1	iteser ved
0	IRQ Generation Test
	0 Normal operationdefault
	1 Generate USB IRQ
Offset 4	42 - Miscellaneous Control 3 (00h)RW
	Reserved always reads 0
4	Subsystem ID / Subvendor ID Backdoor
	0 Disable (Rx2F-2C are RO)default
	1 Enable (Rx2F-2C are RW)
3-0	Reserved always reads 0
Offset 4	44 - PHY Signal Monitoring 1 (00h)RW
7-1	
0	PHY Signal Monitoring
	0 Disabledefault
	1 Enable
Offset	45 DHV Signal Manitaring 2 (00b) DW
7-4	45 - PHY Signal Monitoring 2 (00h)RW
	Reserved always reads 0
3 2	PHY Signal Status - Receive Data
1	PHY Signal Status - Squelch
1	PHY Signal Status - Disconnect

OTIBEE	48 - Miscellaneous Control 5 (A0h)RW
7	USB 2.0 EOP Pattern (FEh) Error Check
	0 Enable
	1 Disabledefault
6	Reserved always reads 0
5	CCA Burst Access
	0 Enable
	1 Disabledefault
4-0	Reserved always reads 0
	·
Offset 4	49 - Miscellaneous Control 6 (60h)RW
7	Reserved always reads 0
6	E-II CI ClI- A4- C4
U	Full Speed Clock Auto Stop
U	0 Disable (no stop)
U	
5	0 Disable (no stop)
-	0 Disable (no stop)1 Enable (auto stop)default
-	0 Disable (no stop) 1 Enable (auto stop)
-	0 Disable (no stop) 1 Enable (auto stop)
5	0 Disable (no stop) 1 Enable (auto stop)
5	0 Disable (no stop) 1 Enable (auto stop)

PHY Signal Status – Term On



USB Device Communications MAC Control

Offset 4A – MAC Receiver Enable Delay (00h).......RW 7-0 MAC Receiver Enable Delay Parameter . def = 00h Offset 4B – MAC Turnaround Time Delay (09h)RW 7-5 Reservedalways reads 0 4 Automatic Hardware Reset of Device Address When USB Bus Reset is Received 0 Enable (auto reset)......default 1 Disable (no reset) 3-0 USB 2.0 MAC Transmit Turnaround Time Parameterdefault = 9h

Offset 51 – USB 2.0 MAC Timeout Parameter (5Ah)....RW

This register contains the USB 2.0 receive timeout parameter in units of bytes. The host controller of a device expecting a response to a transmission must not timeout the transaction if the inter-packet delay is between 736 and 816 bit times. The worst-case round trip delay is 721 bit times.

7-0 USB 2.0 Receive Timeout Parameter def = 5Ah

USB Device Communications PHY Control

Offset 5	58 – PHY Control 1 (00h)RW
7	Test UTM Elastic Buffer Error Control
	0 Disable default
	1 Enable
6	Reserved always reads 0
5	Internal Receive Block During Transmission
	0 Disabledefault
	1 Enable
4	UTM Test Mode Clock Select
	0 Use APLL Clock default
	1 Use External Input
3	Internal Loopback Mode
	0 Disable default
	1 Enable
2-0	Reserved always reads 0
Offset 5	59 – PHY Control 2 (08h)
7	PHY Auto Power Down
•	0 Enable (if the port is suspended, the port will
	auto power down)
	1 Disable
6	Reservedalways reads 0
5	UTM Autocheck
J	0 Disabledefault
	1 Enable
4	Reserved always reads 0
3	Digital PLL Fast Lock
·	0 Disable
	1 Enable default
2	Digital PLL Loop Back
_	0 Disable default
	1 Enable
1-0	Reserved always reads 0
10	Teser veu
Offset 5	5A – High Speed Port Pad Fine Tune (08h) RW
	Reserved always reads 0
	High Speed Port Pad Termination Resistor Fine
3-0	Tunedefault = 8h
	i unc
Offset 5	5C – PHY Control 3 (53h) RW
7	Fast Start (DPLL Zero Phase Start Select)
	0 ZPS takes 8 bit-times to startdefault
	1 ZPS takes 4 bit-times to start
6-4	DPLL Input Data Delaydef=101b
3-2	DPLL Track Speed Selectdef=00b
1-0	DPLL Lock Speed Select def=11b



1

Write

USB Device Communications SRAM Control

Offset 71-70 - SRAM Direct Access Address (0000h)....RW **15-9 Reserved** always reads 0 The valid address range for SRAM 0 is 0 to 011h. The valid address range for SRAM 1 is 0 to 100h The valid address range for SRAM 2 is 0 to 100h Offset 73 – SRAM Direct Access Control (00h).....RW Reservedalways reads 0 7-6 SRAM Select There are three SRAMs in the device controller: 00 SRAM 0 - Control Endpoint (18x32).....default 01 SRAM 1 - Bulk Endpoint (129x32) 10 SRAM 2 - Bulk Endpoint (129x32) 11 -reserved-3-2 Reservedalways reads 0 SRAM Operation Startwrite 1 to trigger SRAM Read / Write Control 0 Readdefault

Offset 77-74 - SRAM Direct Access Data (00000000h) .RW

This 32-bit register stores data read from the SRAM or data to write to the SRAM.

USB Device Communications Power Management Control

Offset 8	<u> 33-80 -</u>	<u> PM Capabil</u>	<u>ity</u>		<u> RO</u>
31-0	PM (Capability			
			Rx41[1]=	=1: reads C9	C2 0001h
Offset 8	84 – PN	A Capability	Status		RW
7-0	PM (Capability Sta	itus		
	00	D0			default
	01	-reserved-			
	10	-reserved-			
	11	D3 Hot			



USB Device Controller Interface (UDCI) Memory Mapped I/O Registers

USB Communications Capability USB Shadow Registers Offset 0 - Capability Register Length (10h)RO Offset F-C - EHCI Port 0 Shadow.....RO Capability Register Length.....always reads 10h This register shadows the EHCI Port 0 Status register. Offset 1 – Interface Version (10h).....RO Interface Version Numberalways reads 10h Offset 3-2 - Structure Parameters 1 (0121h).....RO 15-12 Number of Isochronous Endpoints Implemented always reads 0h Number of Interrupt In Endpoints Implementedalways reads 1h **Number of Bulk Endpoints Implemented**always reads 2h This field shows the actual hardware that is capable of independently managing streams. 3-0 **Number of Control Endpoints Implemented**always reads 1h Offset 7-4 - Structure Parameters 2 (0200 0040h)RO 31-16 Endpoint 1 Max FIFO Size always reads 0200h 15-0 Endpoint 0 Max FIFO Sizealways reads 0040h Offset B-8 - Structure Parameters 3 (0008 0200h).....RO 31-16 Endpoint 3 Max FIFO Sizealways reads 0008h 15-0 Endpoint 2 Max FIFO Sizealways reads 0200h



USB Device Controller Operation

Offset 1	11-10 – USB Device Command (0010h)RW	Offset 1	13-12 – USB Device Status (0010h)WC
15	Device Address Change default = 0	15-8	Reserved always reads 0
	This bit is cleared by hardware when the next SETUP	7	Device Port Resume Detectedwrite 1 to clear
	command is received. When this bit is 1, hardware		This bit indicates whether the controller has detected
	will decode both the old address and the newly		bus host resume.
	changed address. When changing the device address,		0 No resume detected default
	this bit must also be set for status phase decoding.		1 Host resume detected
14-8	Device Address default = 00h	6	Device Port Bus Suspend Detected . write 1 to clear
	This field specifies the device address. This field is		This bit indicates whether the controller has detected
	reset to its default value if a USB bus reset is		bus suspend. If the bus suspend is detected, pullup
	received. This field should be programmed by		resistor status will also be set.
	software after the address setup procedure is		0 No suspend detected default
	complete.		1 Bus suspend detected
7-5	Reserved always reads 0	5	Device ResetRO
4	Device Controller High Speed Support		This bit is set by the controller if the USB bus reset is
	0 Disable (full speed only)default		complete.
2	1 Enable (high speed supported)		0 Not emulated
3	Device Force Resume	4	1 Emulated Controller HaltedRO
	0 Disabledefault	4	
	1 Enable This hit forces the grounded device part to issue a		This bit is zero whenever the Run / Stop bit is one.
	This bit forces the suspended device port to issue a		This bit is set if the controller is stopped.
	resume signal to wakeup the host. Hardware clears this bit automatically after it is set by software.		0 Running 1 Halteddefault
	Suspend status must be checked before setting this bit.	3	1 Halted default Controller System Error write 1 to clear
2	Automatic Device Mode	3	The controller sets this bit to one when a serious error
2	0 Manual modedefault		occurs during a system access. If this bit is set, the
	1 Automatic Mode (the device controller		controller also clears the "Run/Stop" bit and sets the
	automatically controls the dedicated port for		"Halted" bit.
	device operation)		0 No error default
1	Controller Reset		1 System error
_	0 Disabledefault	2	Bus Activities Interruptwrite 1 to clear
	1 Enable (writing a 1 to this bit resets the device		The controller sets this bit when any USB bus
	controller; this bit is set to 0 by hardware		activities interrupt is generated. Bus activities
	when the reset process is complete)		include bus reset, bus suspend and bus resume.
0	Run / Stop		0 No bus activities interrupt default
	0 Stopdefault		1 Bus activities interrupt generated
	1 Run (setting this bit enables device controller	1	Reserved always reads 0
	operations, including host / device negotiation	0	Transaction Complete Interruptwrite 1 to clear
	and endpoint DMA)		The controller sets this bit when a transaction is
			completed. Software must clear the interrupts from
			all endpoints first before clearing this bit.
			0 No interrupt default

1 Interrupt generated



Jiiset 1	<u> 15-14 – USB Device Interrupt Enable (UUUUn)KW</u>
15-4	Reserved always reads 0
3	Controller System Error Interrupt Enable
	0 Disabledefault
	1 Enable (the controller will generate an
	interrupt if a system error occurs)
2	Bus Activities Interrupt Enable
	0 Disabledefault
	1 Enable (the controller will generate an
	interrupt if any bus activity occurs - bus
	activities include bus reset, bus suspend and
	bus resume)
1	Reserved always reads 0
0	Transaction Complete Interrupt Enable
	0 Disabledefault
	1 Enable (the controller will generate an
	interrupt on completion of a transaction)
	•

Offset 1	7-16 – USB Device Port Control Status (1000h) WC		
15-13	Reserved for Test (Do Not Program) default = 0h		
12	Device Port Power ControlRW		
	This bit enables power on the device port connector.		
	0 Disable Port Power		
	1 Enable Port Powerdefault		
11	Reserved always reads 0		
10	USB Host Controller Is Using This Device PortRO		
	Indicates if UHCI or EHCI is using the device port.		
9	USB Bus Line Status (D+)RO		
8	USB Bus Line Status (D-)RO		
	Bits 8-9 show the current state of the USB signals.		
7	Pullup Resistor StatusRO		
	Indicates whether the pullup resistor is connected. If		
	connected, the host is not USB 2.0 capable.		
	0 Not connected default		
	1 Connected		
6	Termination Resistor StatusRO		
	Indicates whether the termination resistor is		
	connected. If connected, the host is USB 2.0 capable.		
	0 Not connected default		
_	1 Connected		
5	Reserved always reads 0		
4	Port OwnerRW		
	This bit selects the owner of the dedicated port. This		
	bit is set by the device controller in automatic mode.		
	0 Host owneddefault		
•	1 Device owned		
3	Pullup Resistor		
	This bit enables the 1.5K ohm pullup resistor of the		
	D+ line. This bit is used only in manual mode.		
	0 Disable default 1 Enable		
2			
2	Termination Resistor		
	This bit is used only in manual mode.		
	0 Disabledefault		
	1 Enable		
1	Connection ChangeWrite 1 to Clear		
1	0 No change default		
	1 Status changed (set if the bit-0 state changes)		
0	Remote Host ConnectedRO		
v	0 Not connected default		
	1 Connected (set if the remote host is connected		
	to the device port)		
	 F /		
Officet 1	9 Davisa Mada Listan Timeaut (10h)		
	8 – Device Mode Listen Timeout (10h)		
7-0	Device Mode Listen Timeout Parameter def=10h		

Offset 19 – Host Mode Waiting Timeout (10h)RW
7-0 Host Mode Waiting Timeout Parameter... def=10h



USB Device Endpoint Controller Operation

Offset 23-20 - Endpoint 0 Status/Control (0040 0000h) WC

This endpoint is a "Control" endpoint with a default maximum packet size of 64 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 37-24 - Endpoint 0 Transfer Descriptor.....RW

See following pages for "Control Endpoint" transfer descriptor definition.

Offset 43-40 - Endpoint 1 Status/Control (1200 8000h) RW

This endpoint is a "Bulk In" endpoint with a default maximum packet size of 512 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 5B-44 - Endpoint 1 Transfer DescriptorRW

See following pages for "Bulk In" transfer descriptor definition.

Offset 63-60 - Endpoint 2 Status/Control (2200 8000h) RW

This endpoint is a "Bulk Out" endpoint with a default maximum packet size of 512 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 7B-64 - Endpoint 2 Transfer DescriptorRW

See following pages for "Bulk Out" transfer descriptor definition.

Offset 83-80 – Endpoint 3 Status/Control (3008 4000h) RW

This endpoint is an "Interrupt In" endpoint with a default maximum packet size of 8 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 8B-84 - Endpoint 3 Transfer DescriptorRW

See following pages for "Interrupt In" transfer descriptor definition.

Endnois	nts 0.3 Status / Cantral Bit Definitions		
21 20	ints 0-3 Status / Control Bit Definitions		
31-28	Endpoint ID Number		
	Only the 2 lsbs are writable since only four endpoints		
25	are implemented in this design.		
27	Reserved always reads 0		
26-16	Endpoint Max Packet Size. default = max FIFO size		
	This field specifies the maximum packet size of this		
	endpoint. The value programmed must not exceed		
	that defined in the capability registers.		
	default = 64 bytes for endpoint 0		
	default = 512 bytes for endpoints 1-2		
	default = 8 bytes for endpoint 3		
15-14	Endpoint TypeRO		
	00 Control endpoint default for endpoint 0		
	01 Interrupt endpoint default for endpoint 3		
	10 Bulk I/O endpoint default for endpoints 1-2		
	11 Isochronous endpoint (unused in this design)		
13	Reserved always reads 0		
12	Endpoint DMA Engine Active StatusRO		
	Set by the endpoint controller if it starts the DMA		
	engine (including USB & OCI bus traffic), cleared on		
	DMA process complete. When this bit is 1, software		
	must not modify the related data buffer default = 0		
11	Endpoint Stalled		
	If this bit is set, the DMA engine will halt		
	immediately and return a STALL handshake to USB		
	bus queries. The endpoint controller will also set this		
	bit if the DMA engine encounters a serious error.		
	0 Endpoint not stalled default		
	1 Endpoint stalled		
10	Endpoint Transfer CompleteWrite 1 to Clear		
	The controller sets this bit when it completes a		
	transfer if the schedule has its IOC bit set. If		
	interrupts are enabled, the controller will also		
	generate an interruptdefault = 0		
9-3	Reserved always reads 0		
2	Endpoint Light Reset		
	This bit is cleared by hardware on reset complete.		
	Software should wait until this bit goes back to 0		
	before initiating any further operations)		
	0 No reset		
	1 Endpoint light reset		
1	Endpoint DMA Engine		
	Software may disable the DMA engine by clearing		
	this bit to remove the schedule. Software must check		
	to make sure the DMA active status is zero before		
	removing or modifying the schedule.		
	0 Disabledefault		
•	1 Enable (activate the DMA engine)		
0	Endpoint Run / Stop		
	Hardware clears this bit if a serious error is detected.		

Stop (the controller will not respond to any USB host packets).......default
 Run (when set, the endpoint controller starts

executing the specified descriptor)



Endpoint	t Transfer Descriptor – "Control" Endpoint
Offset 27	-24 – Transfer ControlRW
	Data Toggle (initial data toggle of this transfer)
-	0 Data 0
	1 Data 1
30-29 1	Reserved always reads 0
	Γotal Bytes to Transfer Max = 4K Bytes
	Interrupt On Complete (IOC)
10 1	0 Disable
	1 Enable (an interrupt will be issued when data
	phase transfer or setup command transfer is
	complete or a short packet is received)
14-13 I	Reservedalways reads 0
_	Buffer Pointer Page
	index into data phase descriptor buffer pointer list.
	Fransfer Direction
	0 Out (from the viewpoint of the host)
	1 In (from the viewpoint of the host)
10-4 I	Reserved always reads 0
	Fransfer Status – Active
	I = DMA engine is active.
	Fransfer Status – Short Packet Detected
	I = If IOC is set, an interrupt is also generated.
	Fransfer Status – Babble Detected
	does not generate an interrupt.
	Fransfer Status – Transaction Error
	does not generate an interrupt.
Officet 20	29 Transfer Duffer Deinter Dage 0 DW
	C-28 – Transfer Buffer Pointer Page 0RW
	Buffer Pointer (Page 0) Current Offset
	For pointers for pages 0-1 point to the physical
memory a	address that stores all the data to transfer.
Offset 2F	-2D – Transfer Buffer Pointer Page 1RW
	Buffer Pointer (Page 1)
	Reservedalways reads 0
0	Valid 8-Byte Setup Command Received
	0 Setup command sequence not receiveddefault
	1 Setup command sequence received (data is
	contained in the following two double words)
Offset 30	- Command Byte 0RW
	- Command Byte 1RW
	- Command Byte 2RW
	- Command Byte 3RW
	- Command Byte 4
	- Command Byte 5

Endpoint Transfer Descriptor – "Interrupt In" Endpoint

Offset 8	87-84 – I ranster Control RW
31	Data Toggle (initial data toggle of this transfer)
	0 Data 0
	1 Data 1
	Reserved always reads 0
19-16	Total Bytes to Transfer Max = 8 Bytes
15	Interrupt On Complete (IOC)
	0 Disable
	1 Enable (an interrupt will be issued when this
	transaction is complete or a short packet is
	received)
14-4	Reserved always reads 0
3	Transfer Status – Active
2-1	Reserved always reads 0
0	Transfer Status – Transaction Error
	Includes timeout or PID error. 1 does not generate an
	interrupt.
	00 – Data Byte 0 RW
Offset 9	01 – Data Byte 1RW
Offset 9	22 – Data Byte 2RW
Offset 9	3 – Data Byte 3RW
	4 – Data Byte 4RW
	25 – Data Byte 5RW
Offset 9	06 – Data Byte 6RW
	77 – Data Byte 7RW
	<u> </u>



Endpoint Transfer Descriptor – "Bulk In" Endpoint		Endpoint Transfer	Descriptor - "Bulk Out" Endpoint
Offset 47-44 – Transfer ControlRW		Offset 67-64 – Tran	nsfer ControlRW
	Data Toggle (initial data toggle of this transfer) 0 Data 0 1 Data 1		le (initial data toggle of this transfer)
30-16 15	Total Bytes to Transfer	30-16 Total Byte 15 Interrupt 0 0 Disa 1 Enab	s to Transfer
14-12	received) Buffer Pointer Page Index into the descriptor buffer pointer list. Valid values are in the range of 0-4.		,
11	Transfer Direction Out (from the viewpoint of the host) In (from the viewpoint of the host)	11 Transfer D 0 Out 1 In (f	Direction (from the viewpoint of the host) from the viewpoint of the host)
10-4 3 2	Reserved	 3 Transfer S 2 Transfer S 1 = If IOC 	always reads 0 Status – Active Status – Short Packet Detected is set, an interrupt is also generated. Status – Babble Detected
0	1 does not generate an interrupt. Transfer Status – Transaction Error 1 does not generate an interrupt.	1 does not g 0 Transfer S	generate an interrupt. tatus – Transaction Error generate an interrupt.
31-12	B-48 – Transfer Buffer Pointer Page 0RW Buffer Pointer (Page 0) Current Offset	Offset 6B-68 – Tran 31-12 Buffer Poi 11-0 Current O	
31-12	F-4C – Transfer Buffer Pointer Page 1RW Buffer Pointer (Page 1) Reservedalways reads 0	31-12 Buffer Poi	nter (Page 1) always reads 0
31-12	3-50 – Transfer Buffer Pointer Page 2RW Buffer Pointer (Page 2) Reservedalways reads 0	31-12 Buffer Poi	nter (Page 2) always reads 0
31-12	7-54 – Transfer Buffer Pointer Page 3RW Buffer Pointer (Page 3) Reserved always reads 0	Offset 77-74 – Tran 31-12 Buffer Poi 11-0 Reserved	
31-12	B-58 – Transfer Buffer Pointer Page 4RW Buffer Pointer (Page 4) Reservedalways reads 0	Offset 7B-78 – Tran 31-12 Buffer Poi 11-0 Reserved	nsfer Buffer Pointer Page 4RW nter (Page 4)always reads 0
	ffer pointers for pages 0-4 point to the physical address that stores all the data to transfer.		s for pages 0-4 point to the physical t stores all the data to transfer.



<u>Device 17 Function 0 Registers – Bus Control and Power Management</u>

All registers are located in the device 17 function 0 configuration space of the VT8237R Plus. These registers are accessed through PCI configuration mechanism #1 via I/O address 0CF8h / 0CFCh.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h)RO		
Offset 3	3-2 - Device ID (3227h)RO	
Officet 5	S.A. Command	
	5-4 - CommandRW	
15-8	Reserved always reads 0	
7	Address / Data Stepping	
	0 Disable	
	1 Enabledefault	
6-4	Reserved always reads 0	
3	Special Cycle Enable RW, default = 0	
2	Bus Master always reads 1	
1	Memory SpaceRO, reads as 1	
0	I/O Space RO, reads as 1	
Offset 7	7-6 - StatusRWC	
15	Detected Parity Error write one to clear	
13	Signalled System Error always reads 0	
13	Signalled Master Abort write one to clear	
13		
	Received Target Abort write one to clear	
11	Signalled Target Abort write one to clear	
10-9	DEVSEL# Timing fixed at 01 (medium)	
8	Data Parity Detected	
	Reads 1 if PERR# is asserted (driven or observed) or	
	a bus master data parity error occurred.	
7	Fast Back-to-Back Capable always reads 0	
6-0	Reserved always reads 0	

Offset 8 - Revision ID (nnh)RO
7-0 Revision ID
Offset 9 - Program Interface (00h)RO
Offset A - Sub Class Code (01h)RO
Offset B - Class Code (06h)RO
Offset E - Header Type (80h)RO
7-0 Header Type Code 80h (Multifunction Device)
Offset F - BIST (00h)RO
Offset 2F-2C - Subsystem IDRO
Use offset 70-73 to change the value returned.



ISA Bus Control

Offset	40 - ISA Bus Control (00h)RW	Offset	42 – Line Buffer Control (00h)RW
7	ISA Command Delay	7	ISA Master DMA Line Buffer
·	0 Normal default		Controls whether the DMA line buffer is used.
	1 Extra		0 Disabledefault
6	I/O Recovery Time		1 Enable. Master DMA waits until the line
	The number of clocks between 2 I/O commands		buffer is full (8 DWords) before transmitting
	0 Disabledefault		data (bit-6 must also be enabled to insure that
	1 Enable (Rx4C[7:6] determines the # of clocks)		there are no coherency issues).
5	ROM Wait States	6	Gate Interrupt Until Line Buffer Flush Complete
	0 1 Wait Statedefault		This bit should be enabled if bit-7 is enabled.
	1 0 Wait State		0 Disable
4	ROM Write		1 Enable. IRQs are gated until the line buffer is
	0 Disable (ROM writes are ignored)default		flushed to insure that there are no coherency
	1 Enable (ROM can be written)	_	issues.
3	Double DMA Clock	5	Flush Line Buffer for Interrupt
	0 DMA clock runs at 4 MHzdefault		This bit controls whether the line buffer is flushed when an interrupt request is generated. This bit
	1 DMA clock runs at 8 MHz		should be enabled if bit-7 is enabled.
2	4D0 / 4D1 Port Configuration		0 Disabledefault
	Controls whether ports 4D0 / 4D1 can be configured.		1 Enable
	Ports 4D0 / 4D1 determine whether IRQ requests are	4	Uninterruptable Burst Read
	edge or level triggered (4D0[7-0] for IRQ7-0, 4D1[7-	•	0 Disabledefault
	0] for IRQ15-8) (1 = level, 0 = edge).		1 Enable. The PCI bus is not granted to DMA
	0 Disabledefault 1 Enable		until burst read transactions from the North
1	DMA / Interrupt / Timer Shadow Register Read		Bridge are completed.
1	0 Disabledefault	3	Gate IRQ Until Line Buffer Flush Completed
	1 Enable (shadow register values can be read)		0 Disabledefault
0	Double ISA Bus Clock		1 Enable
ŭ	0 Bus clock runs at PCLK / 4 (8 MHz)default	2-0	Reserved always reads 0
	1 Bus clock runs at PCLK / 2 (16 MHz)	0.00	42 D.L. T
	` '		43 – Delay Transaction Control (00h)RW
	41 – BIOS ROM Decode Control (00h)RW	7-4	Reserved (Do Not Program) default = 0
Setting	these bits to 1 enables the indicated address range to be	3	Delayed Transactions (PCI Spec Rev 2.1)
include	ed in the LPC BIOS ROM address decode:		This bit controls whether delayed transactions
7	000E0000h-000EFFFFhdefault=0 (disable)		(delayed read / write and posted write) are enabled.
6	FFF00000h-FFF7FFFFhdefault=0 (disable)		0 Disable default 1 Enable
5	FFE80000h-FFEFFFFFhdefault=0 (disable)	2	Only Posted Write
4	FFE00000h-FFE7FFFFhdefault=0 (disable)	2	This bit controls whether posted write is enabled, as
3	FFD80000h-FFDFFFFFhdefault=0 (disable)		opposed to bit-3 which controls whether delayed read
2	FFD00000h-FFD7FFFFhdefault=0 (disable)		/ write as well as posted write are enabled.
1	FFC80000h-FFCFFFFFhdefault=0 (disable)		0 Disable
0	FFC00000h-FFC7FFFFhdefault=0 (disable)		1 Enable
Note:	The LPC BIOS ROM is always accessed when ISA	1	Write Delay Transaction Timeout Timer

Note: The LPC BIOS ROM is always accessed when ISA addresses FFF80000-FFFFFFFF and 000F0000-000FFFFF are decoded.

0 Disabledefault
1 Enable
Only Posted Write
This bit controls whether posted write is enabled, as
opposed to bit-3 which controls whether delayed read
/ write as well as posted write are enabled.
0 Disabledefault
1 Enable
Write Delay Transaction Timeout Timer
When enabled, if a delayed transaction (write cycle
only) is not retried after 2 ¹² PCI clocks, the
transaction is terminated.
0 Disable default
1 Enable
Read Delay Transaction Timeout Timer
When enabled, if a delayed transaction (read cycle
only) is not retried after 2 ¹² PCI clocks, the
transaction is terminated.
0 Disable default
1 Enable
1 Eliane
Device 17 Function 0 Bus Control Registers
9



Offset	44 – PCI PNP Interrupt Routing INTE/FRW	Offset 4	49 – CCA Control RW
7-4	PCI INTF# Routing (see PnP IRQ routing Table 11)	7	Reserved always reads 0
	PCI INTE# Routing (see PnP IRQ routing Table 11)	6	South Bridge Internal Master Devices Priority
Offact	45 DCI DND Interment Douting INTC/II DW		Higher Than External PCI Master
	45 – PCI PNP Interrupt Routing INTG/HRW		0 Disable default
	PCI INTH# Routing (see PnP IRQ routing Table 11)		1 Enable
3-0	PCI INTG# Routing (see PnP IRQ routing Table 11)		The "CCA" is an internal arbiter that controls the
Offset	46 – PCI INTE-F Interrupt ControlRW		priority of external PCI masters vs. internal master
	Reserved always reads 0		devices. Normally priority is the same for internal
			and external PCI master devices, but when this bit is
4	PCI INT Sharing Control 0 INTE shared with INTAdefault		enabled, internal master devices are given higher
			priority than external PCI masters (3/4 : 1/4).
	INTF shared with INTB	5	CCA Clean to Mask Off IRQ
	INTG shared with INTC		Controls whether interrupt requests are gated until
	INTH shared with INTD		data is written to memory.
	1 INTE-INTH routing per Rx44-45		0 Disabledefault
	The following bits all default to "level" triggered (0)		1 Enable
3	PCI INTH# Invert (edge) / Non-invert (level) . (1/0)	4-3	Reserved (Do Not Program) default = 0
2	PCI INTG# Invert (edge) / Non-invert (level) . (1/0)	2	WSC Mask Off INTR
1	PCI INTF# Invert (edge) / Non-invert (level)(1/0)		Controls whether INTR is masked until write snoop
0	PCI INTE# Invert (edge) / Non-invert (level)(1/0)		is complete.
	, , , , ,		0 Disabledefault
Note:	For routing control of PCI INTA-INTD, see Device		1 Enable
	17 Function 0 Rx54-57 and Table 11.	1-0	Reserved (Do Not Program) default = 0
Offset	48 – Read Pass Write ControlRW		
	·		
7	APIC FSB Fixed at Low DW		
	0 Disable (Address Bit-2 not masked)default	I DC E	C
	1 Enable (force A2 from APIC FSB to low)	LPC F	irmware Memory Control
	Address bit A2 controls whether data is in the lower		
	(0) or upper (1) doubleword of a quadword sent to	Offset 4	4A – LPC Firmware Memory Control 1RW
	the CPU. When this bit is enabled, A2 is masked	7-1	LPC Firmware Memory Base Address A[23:17]
	which means it is always 0 to select the lower	0	LPC Firmware Memory Programmable IDSEL
	doubleword.		0 Disabledefault
6-4	Reserved always reads 0		1 Enable
3	AC97 / LPC Read Pass Write		
	O Disable (a read cannot be performed before a	Offset 4	4B – LPC Firmware Memory Control 2RW
	preceeding write has been completed)default	7	Reserved always reads 0
	1 Enable (internal AC97 and LPC devices are	6-4	LPC Firmware Memory Base Address Mask
	allowed to perform a read before a preceeding		bit-6 = 1 to mask A19 decoding
	write)		bit- $5 = 1$ to mask A18 decoding
2	IDE Read Pass Write		bit-4 = 1 to mask A17 decoding
	O Disable (a read cannot be performed before a	3-0	LPC Firmware Memory IDSEL Value
	preceeding write has been completed) default		
	1 Enable (the internal IDE controller is allowed		
	to perform a read before a preceeding write)		
1	USB Read Pass Write		
	0 Disable (a read cannot be performed before a		
	preceeding write has been completed) default		
	1 Enable (the internal USB controllers are		
	allowed to perform a read before a preceeding		
	write)		

NIC Read Pass Write

Disable (a read cannot be performed before a preceding write has been completed) ... default Enable (the internal LAN controller is allowed to perform a read before a preceding write)



Miscellaneous Control

Offset 4	4C - IDE Interrupt Routing (04h)RW		
7-6			
	When Rx40[6] is enabled, this field determines the		
	I/O recovery time.		
	00 1 Bus Clockdefault		
	01 2 Bus Clock		
	10 4 Bus Clock		
	11 8 Bus Clock		
5-4	· · · · · · · · · · · · · · · · · · ·		
3-2			
	00 IRQ14		
	01 IRQ15default		
	10 IRQ10		
4.0	11 IRQ11		
1-0	IDE Primary Channel IRQ Routing		
	00 IRQ14default		
	01 IRQ15		
	10 IRQ10 11 IRQ11		
	11 IKQ11		
Note:	When the internal APIC is enabled, internal IRQ routing to the APIC is fixed as follows:		
INTB#	=> IRQ16 => IRQ17 => IRQ18		
INTC# => IRQ18 INTD# => IRQ19			
IDE (Native Mode)/SATA IRQ & INTE => IRQ20			
USB IRQ (all 5 functions) and INTF => IRQ21			
AC'97 / MC'97 IRQ and INTG => IRQ22			
LAN IRQ and INTH => IRQ23			
. C			

Table 9. APIC Fixed IRQ Routing

Offset 4D – Miscelleneous Control (00h)RW		
7-6	LPC Firmware Burst Length Select	
	00 Disable burst readdefault	
	01 Support 4-byte burst read	
	10 -reserved-	
	11 Support 4-byte burst read / write & 16-byte	
	burst read	
5-3	Reserved always reads 0	
2	Serial IRQs Always Shared in APIC Mode	
	0 Disabledefault	
	1 Enable	
1	Reserved always reads 0	
0	LPC TPM Function	
	0 Disabledefault	
	1 Enable	

Offset 4	IE - Internal RTC Test ModeRW
7	RTC High Bank Rx38-3F R/W Protect
	0 Disable (allow R/W)default
	1 Enable (Protect)
6	RTC Low Bank Rx38-3F R/W Protect
	0 Disable (allow R/W)default
	1 Enable (Protect)
5	Reserved always reads 0
4	Last Port 70/74 Written Status
	0 Last write was to port 70default
	1 Last write was to port 74
3	Extra RTC Port 74/75
	The RTC is normally accessed though ports 70/74.
	This bit controls whether two extra ports (74 / 75)
	can be used to access the RTC.
	0 Disabledefault
• •	1 Enable
2-0	Reserved (Do Not Program) default = 0
Offset 4	4F – PCI Bus and CPU Interface ControlRW
7-4	Reserved always reads 0
3	CPU Reset Source
	This bit determines whether CPU Reset (generated
	through port 92 or the keyboard) uses INIT or
	CPURST.
	0 Do not use CPURST as CPU Reset default
	1 Use INIT as CPU Reset
2	Reserved (Do Not Program) default = 0
1	Reserved always reads 0
0	Software PCI Reset write 1 to generate PCI reset



Function Control

Offset	<u>50 – Fu</u>	unction Control 1 (00h)	RW
7	Devic	ce 17 Function 6 MC97	
	0	Enable	default
	1	Disable	
6	Devic	ce 17 Function 5 AC97	
	0	Enable	default
	1	Disable	
5	Devic	ce 16 Function 1 USB 1.1 UHCI	Ports 2-3
	0	Enable	default
	1	Disable	
4	Devic	ce 16 Function 0 USB 1.1 UHCI	Ports 0-1
	0	Enable	default
	1	Disable	
3	Devic	ce 15 Function 0 Serial ATA	
	0	Enable	default
	-	Disable	
2	Devic	ce 16 Function 2 USB 1.1 UHCI	Ports 4-5
	0	Enable	default
	1	Disable	
1	Devic	ce 16 Function 4 USB 2.0 EHCI	
	0	Enable	default
	1	Disacte	
0	Devic	ce 16 Function 3 USB 1.1 UHCI	Ports 6-7
	0	Enable	default
	1	Disable	

Offset	51 – Function Control 2 (0Ch) RW		
7	USB Device Mode		
	0 Enable default		
	1 Disable		
6	Reserved always reads 0		
5			
	When bit-4 of this register is disabled, the LAN		
	function is disabled but the LAN controller clock is		
	not gated automatically. This bit controls whether		
	the clock is actually gated.		
	0 Disabledefault		
	1 Enable		
4	Internal LAN Controller		
	0 Disabledefault		
	1 Enable		
3	3 Internal RTC		
	0 Disable		
	1 Enabledefault		
2	Internal PS2 Mouse		
	0 Disable		
	1 Enabledefault		
1	Internal KBC Configuration		
	0 Disable ports 2E / 2F offsets E0-EF default		
	1 Enable ports 2E / 2F offsets E0-EF		
0	Internal Keyboard Controller		
	0 Disabledefault		
	1 Enable		



Serial IRQ, LPC and PC/PCI DMA Control	Plug and Play Control - PCI

Offset	52 – Serial IRQ & LPC Control (00h)RW	Offset 54 - PCI Interrupt PolarityRW
7	Reserved always reads 0	7-4 Reservedalways reads 0
6	LPC Short Wait Abort	The following bits all default to "Non-inverted"
U	0 Disabledefault	triggered (0)
	1 Enable. During a short wait, the cycle is	3 PCI INTA# Invert / Non-invert(1/0)
	aborted after 8Ts.	2 PCI INTB# Invert / Non-invert
_	LPC Frame Wait State Time	1 PCI INTC# Invert / Non-invert(1/0)
5		* /
	0 Frame Wait State is 1Tdefault	0 PCI INTD# Invert / Non-invert(1/0)
	1 Frame Wait State is 2T	Note: PCI INTA-D# normally connect to PCI interrupt pins
4	LPC Stop to Start Frame Wait State	INTA-D# (see pin definitions for more information).
	0 Enable. One idle state is inserted between	
	Stop and Startdefault	Offset 55 – PCI PNP Interrupt Routing 1RW
	1 Disable. Stop is followed immediately by	7-4 PCI INTA# Routing (see PnP IRQ routing table)
	Start.	3-0 Reserved always reads 0
3	Serial IRQ	
	0 Disabledefault	Offset 56 – PCI PNP Interrupt Routing 2RW
	1 Enable (IRQ asserted via Serial IRQ pin AD9)	7-4 PCI INTC# Routing (see PnP IRQ routing table)
2	Serial IRQ Quiet Mode	3-0 PCI INTB# Routing (see PnP IRQ routing table)
	0 Continuous Modedefault	
	1 Quiet Mode	Offset 57 – PCI PNP Interrupt Routing 3RW
1-0	Serial IRQ Start-Frame Width	7-4 PCI INTD# Routing (see PnP IRQ routing table)
	00 4 PCI Clocksdefault	3-0 Reserved always reads 0
	01 6 PCI Clocks	
	10 8 PCI Clocks	
	11 10 PCI Clocks	
Offset	53 _ PC/PCI DMA Control RW	Table 10. PnP IRQ Routing Table
	53 – PC/PCI DMA ControlRW	Table 10. PnP IRQ Routing Table
Offset 7	PCI DMA Pair A	0000 Disableddefault
	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default	0000 Disabled
7	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA)	0000 Disabled
	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7	0000 Disabled
7	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable default 1 Enable PCI DMA Channel 6 0 Disable default 1 Enable PCI DMA Channel 5 0 Disable default	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable default 1 Enable PCI DMA Channel 6 0 Disable default 1 Enable PCI DMA Channel 5 0 Disable default 1 Enable PCI DMA Channel 3 0 Disable default	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable default 1 Enable PCI DMA Channel 6 0 Disable default 1 Enable PCI DMA Channel 5 0 Disable default 1 Enable PCI DMA Channel 3 0 Disable default 1 Enable PCI DMA Channel 3 0 Disable default 1 Enable	0000 Disabled
7 6 5	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
76543	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable default 1 Enable PCI DMA Channel 6 0 Disable default 1 Enable PCI DMA Channel 5 0 Disable default 1 Enable PCI DMA Channel 3 0 Disable default 1 Enable PCI DMA Channel 3 0 Disable default 1 Enable	0000 Disabled
76543	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
76543	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5 4 3	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5 4 3	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5 4 3	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5 4 3 2	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled
7 6 5 4 3 2	PCI DMA Pair A 0 Disable (AE5=GPIO24, AF5=GPIO30) default 1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7 0 Disable	0000 Disabled



GPIO and Miscellaneous Control

7	PCI DMA Pair B	7	ROM Memory Cycles Go To LPC
	0 Disable (AD5=GPIO25, AC6=GPIO31)default		0 Disable (all memory cycles go to LPC). default
	1 Enable (AD5=PCREQB, AC6=PCGNTB)		1 Enable (only ROM memory cycles go to LPC)
6	Internal APIC	6	Internal ISA Cycles Arbitrate with Secondary
	0 Disable		IDE
	(R25=GPIO10,T23=GPIO11,U23=GPI19)		0 Disable (Internal ISA cycles do not arbitrate
	1 Enabledefault		with secondary IDE)default
	(R25=APICD0,T23=APICD1,U23=APICCK)		1 Enable (all internal ISA cycles arbitrate with
5	South Bridge Interrupt Cycles Run at 33 MHz		secondary IDE)
	0 Disabledefault	5	LPC RTC
	1 Enable		0 Disabledefault
4	Address Decode		1 Enable
	0 Subtractivedefault	4	LPC Keyboard
	1 Positive		0 Disable (ISA Keyboard)default
3	RTC High Bank Access		1 Enable (LPC Keyboard)
	0 Disable access to upper 128 bytesdefault	3	Port 62h / 66h (MCCS#) to LPC
	1 Enable access to upper 128 bytes		0 Disable default
2	RTC Rx32 Write Protect		1 Enable
	0 Disable (not protected)default	2	Port 62h / 66h (MCCS#) Decoding
	1 Enable (write protected)		0 Disable default
1	RTC Rx0D Write Protect		1 Enable
	0 Disable (not protected)default	1	A20M# Active
	1 Enable (write protected)		0 Disable (A20M# signal not asserted) default
0	RTC Rx32 Map to Century Byte		1 Enable (A20M# signal asserted)
	Controls whether RTC Rx32 is mapped to the	0	NMI on PCI Parity Error
	century byte.		0 Disable default
	0 Disabledefault		1 Enable (to generate NMI, Port 61[3] and Port
	1 Enable		70[7] must also be set)



Offset	5A – D	MA Bandwidth Control (00h)RW
7	DMA	Channel 7 Bandwidth
	0	Normaldefault
	1	Improved
6	DMA	Channel 6 Bandwidth
	0	Normaldefault
	1	Improved
5	DMA	Channel 5 Bandwidth
	0	Normaldefault
	1	Improved
4	DMA	Single Transfer Mode Bandwidth
	0	Normaldefault
	1	Improved
3	DMA	Channel 3 Bandwidth
	0	Normaldefault
	1	Improved
2	DMA	Channel 2 Bandwidth
	0	Normaldefault
	1	Improved
1	DMA	Channel 1 Bandwidth
	0	Normaldefault
	1	Improved
0	DMA	Channel 0 Bandwidth
	0	Normaldefault
	1	Improved

The above bits determine if DMA bandwidth is improved for the specified channel. If enabled, bandwidth improvement is accomplished by reducing the transaction latency between the DMA Controller and the LPC Bus Controller.

Offset :	5B – Miscellaneous Control 2 (01h)RW
7-6	Reserved always reads 0
5	PCI/DMA Memory Cycles Output to PCI Bus
	0 Disable default
	1 Enable
4	LPC PCS2
	0 Disable default
	1 Enable
3	Bypass APIC De-Assert Message
	0 Disabledefault
	1 Enable
2	APIC HyperTransport Mode
	0 Disable default
	1 Enable
1	INTE#, INTF#, INTG#, INTH# (pins GPIO12-15)
	0 Disable (GPIO)default
	1 Enable (INT)
0	Dynamic Clock Stop
	0 Disable
	1 Enabledefault



Programmable Chip Select Control

Offset 5	5D-5C – PCS 0 I/O Port Address (0000h)RW
15-0	PCS 0 I/O Port Address default = 0
Offset 5	5F-5E – PCS 1 I/O Port Address (0000h)RW
	PCS 1 I/O Port Addressdefault = 0
Offset 6	51-60 – PCS 2 I/O Port Address (0000h)RW
	PCS 2 I/O Port Addressdefault = 0
Offset 6	63-62 – PCS 3 I/O Port Address (0000h)RW
	PCS 3 I/O Port Address
10 0	2 0 0 2 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
Offset 6	65-64 – PCS I/O Port Address Mask (0000h)RW
15-12	PCS 3 I/O Port Address Mask 3-0
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
11-8	PCS 2 I/O Port Address Mask 3-0
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
7-4	PCS 1 I/O Port Address Mask 3-0
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
3-0	PCS 0 I/O Port Address Mask 3-0
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
	C ,

Offset	66 – PCS Control (00h)	RW
7-4	Reserved	always reads 0
3	PCS 3	•
	0 Disable	default
	1 Enable	
2	PCS 2	
	0 Disable	default
	1 Enable	
1	PCS 1	
	0 Disable	default
	1 Enable	
0	PCS 0	
	0 Disable	default
	1 Enable	



Output Control

trol (04h)RW	<u> 67 – Output C</u>	Offset
always reads 0	Reserved	7-3
·	FERR Volta	2
	0 2.5V	
default	1 1.5V	
always reads 0	Reserved	1-0

High Precision Event Timers (HPET)

<u>Offset 68 – F</u>	<u> IPET Control (00h)</u>	RW
7 High	n Precision Event Tin	ners
$\overset{\circ}{0}$	Disable	default
1	Enable	
6-0 Res	erved	always reads 0
Offset 6B-69 – HPET Memory Base Address (000000h)RW		
23-22 Rese	erved	always reads 0
21_0 HPI	T Memory Rase Add	tress [31·10]



ISA Decoding Control

Offset (6C – ISA Positive Decoding Control 1RW	Offset	6E – ISA Positive Decoding Control 3	RW
7	On-Board I/O (Ports 00-FFh) Positive Decoding	7	COM Port B Positive Decoding	
	0 Disabledefault		0 Disable	default
	1 Enable		1 Enable	
6	Microsoft-Sound System I/O Port Positive	6-4	COM-Port B Decode Range	
	Decoding		000 3F8h-3FFh (COM1)	default
	0 Disabledefault		001 2F8h-2FFh (COM2)	
	1 Enable (bits 5-4 determine the decode range)		010 220h-227h	
5-4	Microsoft Sound System I/O Decode Range		011 228h-22Fh	
-	00 0530h-0537hdefault		100 238h-23Fh	
	01 0604h-060Bh		101 2E8h-2EFh (COM4)	
	10 0E80-0E87h		110 338h-33Fh	
	11 0F40h-0F47h		111 3E8h-3EFh (COM3)	
3	Internal APIC Positive Decoding	3	COM Port A Positive Decoding	
3	0 Disabledefault	3	0 Disable	default
	1 Enable		1 Enable	derauit
2	BIOS ROM Positive Decoding	2-0	COM-Port A Decode Range	
2	0 Disabledefault	2-0	000 3F8h-3FFh (COM1)	dafault
			000 3F8h-3FFh (COM1)	delault
1			` /	
1	Internal PCS1# Positive Decoding		010 220h-227h	
	0 Disabledefault		011 228h-22Fh	
	1 Enable		100 238h-23Fh	
0	Internal PCS0# Positive Decoding		101 2E8h-2EFh (COM4)	
	0 Disabledefault		110 338h-33Fh	
	1 Enable		111 3E8h-3EFh (COM3)	
Offset (6D – ISA Positive Decoding Control 2RW	Offset	6F – ISA Positive Decoding Control 4	RW
7	FDC Positive Decoding	7	Reservedalv	ways reads 0
	0 Disabledefault	6	LPC TPM Positive Decoding	
	1 Enable		0 Disable	default
6	LPT Positive Decoding		1 Enable	
	0 Disabledefault	5	PCS2# and PCS3# Positive Decoding	
	1 Enable		0 Disable	default
5-4	LPT Decode Range		1 Enable	
	00 3BCh-3BFh, 7BCh-7BEhdefault	4	I/O Port 0CF9h Positive Decoding	
	01 378h-37Fh, 778h-77Ah		0 Disable	default
	10 278h-27Fh, 678h-67Ah		1 Enable	
	11 -reserved-	3	FDC Decoding Range	
3	Game Port Positive Decoding		0 Primary	default
3	0 Disabledefault		1 Secondary	acraart
	1 Enable	2	Sound Blaster Positive Decoding	
2	MIDI Positive Decoding	2	0 Disable	default
2	0 Disabledefault		1 Enable	derauit
		1.0		
1 0	1 Enable	1-0	Sound Blaster Decode Range	d - £14
1-0	MIDI Decode Range		00 220-233h	derault
	00 300-303hdefault		01 240-253h	
	01 310-313h		10 260-273h	
	10 320-323h		11 280-293h	
	11 330-333h			



PCI I/O Cycle Control

Offset 74 – PCI I/O Cycle Control (00h)RW		
7-6	Rese	rved always reads 0
5	Forw	vard LPC Cycles to External PCI Bus
	0	Disabledefault
	1	Enable
4	Forw	ard LAN Cycles to External PCI Bus
	0	Disabledefault
	1	Enable
3	Forw	vard USB 2.0 Cycles to External PCI Bus
	0	Disabledefault
	1	Enable
2	Forw	vard USB 1.1 Cycles to External PCI Bus
	0	Disabledefault
	1	Enable
1	Forw	ard SATA Cycles to External PCI Bus
	0	Disabledefault
	1	Enable
0	Forw	ard PATA Cycles to External PCI Bus
	0	Disabledefault
	1	Enable

I/O Pad Control

iiset .	<u>/C – I/O Pad Control (UUN</u>) <u>KW</u>
7-6	Reserved	always reads 0
5-4	IDE (PATA) Interface O	utput Drive Strength
	,	default
	 11 Highest	
3-0	Reserved	always reads 0



Power Management-Specific Configuration Registers

fset	80 – General Configuration 0 (00h)RW	Offset 8	81 - General Configuration 1 (04h)RW
7	Reserved always reads 0	7	I/O Enable for ACPI I/O Base
6	Sleep Button		0 Disable access to ACPI I/O block default
	0 Disabledefault		1 Allow access to Power Management I/O
	1 Sleep Button is on GPI21 / ACSDIN3 pin (V3)		Register Block (see offset 8B-88 to set the
5	Debounce LID and PWRBTN# Inputs for 16ms		base address for this register block). The
	This bit controls whether the debounce circuit for the		definitions of the registers in the Power
	LID# and PWRBTN# inputs is enabled to reduce		Management I/O Register Block are included
	possible noise.		later in this document, following the Power
	0 Disabledefault		Management Subsystem overview.
	1 Enable	6-4	Reserved always reads 0
4	Reserved (Do Not Program) default = 0	3	ACPI Timer Count Select
3	Microsoft Sound Monitor in Audio Access		0 24-bit Timerdefault
	This bit controls whether an I/O access to the sound		1 32-bit Timer
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.	2	RTC Enable Signal Gated with PSON (SUSC#) in
	0 Disabledefault		Soft-Off Mode
	1 Enable		This bit controls whether RTC control signals are
2	Game Port Monitor in Audio Access		gated during system suspend state. This is to prevent
	This bit controls whether an I/O access to the game		CMOS and Power-Well register data from being
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		corrupted during system on/off when the control
	0 Disabledefault		signals (PWRGD) may not be stable.
	1 Enable		0 Disable
1	Sound Blaster Monitor in Audio Access		1 Enabledefault
	This bit controls whether an I/O access to the sound	1	Clock Throttling Clock Select (STPCLK#)
	blaster port sets I/O Rx33-30[10] (Audio Access		This bit controls the timer tick base for the throttle
	Status) = 1.		timer.
	0 Disabledefault		0 30 usec (480 usec cycle time when using a 4-
	1 Enable		bit timer) default
0	MIDI Monitor in Audio Access		1 1 msec (16 msec cycle time when using a 4-bit
	This bit controls whether an I/O access to the MIDI		timer) The timer tick base can be further lowered to 7.5 usec
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		
	0 Disabledefault		(120 usec cycle time when using a 4-bit timer) by setting $Rx8D[4] = 1$. When $Rx8D[4] = 1$, the setting
	1 Enable		of this bit is ignored.
		0	Reserved (Do Not Program) default = 0
		U	ixescrived (Du riot i rugi am)ucraunt — U



Offset 8	82 - ACPI Interrupt SelectRW
7	ATX / AT Power IndicatorRO
	0 ATX
	1 AT
6	PSON (SUSC#) GatingRO
	During system on/off, this status bit reports whether
	PSON gating state has been completed, 0 meaning
	that gating is active now and 1 meaning that gating is
	complete. Software should not access any CMOS or
	Power-Well registers until this bit becomes 1 in
	Rx81[2] = 1 (see register description on previous
	page).
	0 PSON Gating Active
_	1 PSON Gating Complete
5	Reserved always reads (
4	SUSC# AC-Power-On Default ValueRO
	This bit is written at RTC Index 0D bit-7. If this bit is 0, the greatest is confirmed to "default or" when
	is 0, the system is configured to "default on" when
3-0	power is connected.
3-0	SCI Interrupt Assignment This field determines the routing of the ACPI IRQ.
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 IRQ15



Offset 85-84 - Primary Interrupt Channel (0000h)......RW

If a device IRQ is enabled as a Primary IRQ, that device's IRQ can be used to generate wake events. The bits in this register are used in conjunction with:

- PMIO Rx28[7] Primary Resume Status
- PMIO Rx2A[7] Primary Resume Enable

If a device on one of the IRQ's is set to enable the Primary Interrupt, once the device generates an IRQ, the PMIO Rx28[7] status bit will become 1 to report the occurrence of the Primary IRQ. If PMIO Rx2A[7] is set to 1 to enable Resumeon-Primary-IRQ, the IRQ then becomes a wake event.

1/0 = Ena/Disa IRQ15 as Primary Intrpt Channel 14 1/0 = Ena/Disa IRQ14 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ13 as Primary Intrpt Channel 13 1/0 = Ena/Disa IRQ12 as Primary Intrpt Channel 12 1/0 = Ena/Disa IRQ11 as Primary Intrpt Channel 11 1/0 = Ena/Disa IRQ10 as Primary Intrpt Channel 10 9 1/0 = Ena/Disa IRQ9 as Primary Intrpt Channel 8 1/0 = Ena/Disa IRQ8 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ7 as Primary Intrpt Channel 7 1/0 = Ena/Disa IRQ6 as Primary Intrpt Channel 6 5 1/0 = Ena/Disa IRQ5 as Primary Intrpt Channel 4 1/0 = Ena/Disa IRQ4 as Primary Intrpt Channel 3 1/0 = Ena/Disa IRQ3 as Primary Intrpt Channel always reads 0 2 1/0 = Ena/Disa IRQ1 as Primary Intrpt Channel 1 1/0 = Ena/Disa IRQ0 as Primary Intrpt Channel

Offset 87-86 - Secondary Interrupt Channel (0000h).... RW

For legacy PMU, the bits in this register are used in conjunction with:

- PMIO Rx28[1] Secondary Event Timer Timeout Status
- PMIO Rx2A[7] SMI on Secondary Event Timer Timeout

Secondary IRQ's are different from Primary IRQ's in that systems that resume due to a Secondary IRQ can return directly to suspend state after the secondary event timer times out. For this to work, PMIO Rx2A[1] needs to be set to one to enable SMI-on-Secondary-Event-Timer-Timeout (when PMIO Rx28[1] = 1). The timer's count value can be set via Rx93-90[27-26].

15

1/0 = Ena/Disa IRQ15 as Secondary Intr Channel 1/0 = Ena/Disa IRQ14 as Secondary Intr Channel 14 1/0 = Ena/Disa IRQ13 as Secondary Intr Channel 13 1/0 = Ena/Disa IRQ12 as Secondary Intr Channel 12 1/0 = Ena/Disa IRQ11 as Secondary Intr Channel 11 1/0 = Ena/Disa IRQ10 as Secondary Intr Channel 10 9 1/0 = Ena/Disa IRQ9 as Secondary Intr Channel 8 1/0 = Ena/Disa IRQ8 as Secondary Intr Channel 7 1/0 = Ena/Disa IRQ7 as Secondary Intr Channel 6 1/0 = Ena/Disa IRQ6 as Secondary Intr Channel 5 1/0 = Ena/Disa IRO5 as Secondary Intr Channel 4 1/0 = Ena/Disa IRQ4 as Secondary Intr Channel 3 1/0 = Ena/Disa IRQ3 as Secondary Intr Channel 2always reads 0 1 1/0 = Ena/Disa IRQ1 as Secondary Intr Channel 1/0 = Ena/Disa IRQ0 as Secondary Intr Channel



Offset 8B-88 – Power Management I/O BaseRW

31-16 Reserved always reads 0

15-7 Power Management I/O Register Base Address

Port Address for the base of the 128-byte Power Management I/O Register block, corresponding to AD[15:7]. See "Power Management I/O Space Registers" in this document for definitions of the registers in the Power Management I/O Register Block

6-0 0000001b

Offset 8C – Host Bus Power Management Control......RW

Thermal Duty Cycle

This field determines the duty cycle of STPCLK# when the THRM# pin is asserted. The STPCLK# duty cycle when THRM# is NOT asserted is controlled by PMIO Rx10[3:0]. The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

Throttling Timer Width 4-Bit 3-Bit 2 Bit

	<u>4-Bıt</u>	<u>3-B1t</u>	<u>2-B1t</u>
0000	-reserved-	-reserved-	-reserved-
0001	6.25%	-reserved-	-reserved-
0010	12.50%	12.50%	-reserved-
0011	18.75%	-reserved-	-reserved-
0100	25.00%	25.00%	25.00%
0101	31.25%	-reserved-	-reserved-
0110	37.50%	37.50%	-reserved-
0111	43.75%	-reserved-	-reserved-
1000	50.00%	50.00%	50.00%
1001	56.25%	-reserved-	-reserved-
1010	62.50%	62.50%	-reserved-
1011	68.75%	-reserved-	-reserved-
1100	75.00%	75.00%	75.00%
1101	81.25%	-reserved-	-reserved-
1110	87.50%	87.50%	-reserved-
1111	93.75%	-reserved-	-reserved-

3 **THRM Enable** Dicabla

Reserved

0	Disable	default
1	Enable	
roce	essor Break Event	
0	Disable	default

2 Pr

1	Enable	;
Reser	ved	always reads 0

Offset 8D - Throttle / Clock Stop Control......RW

Throttle Timer Reset.....def = 0

6-5 **Throttle Timer**

This field determines the number of bits used for the throttle timer, which in conjunction with the throttle timer tick determines the cycle time of STPCLK#. For example, if a 2-bit timer and a 7.5 usec timer tick are selected, the STPCLK# cycle time would be 30 usec $(2**2 \times 7.5)$. If a 4-bit timer and a 7.5 usec timer tick is selected, the cycle time would be 120 usec (2**4 x 7.5).

0x	4-Bit	 default
4.0		

10 3-Bit

11 2-Bit

(see also Rx8C[7-4] and PMIO Rx10[3-0])

Fast Clock (7.5us) as Throttle Timer Tick

This bit controls whether the throttle timer tick uses 7.5 usec as its time base (120 usec cycle time when using a 4-bit timer).

- 0 Timer Tick is selected by Rx81[1]...... default
- 1 Timer Tick is 7.5 usec (Rx81[1] is ignored)

3 **SMI Level Output (Low)**

- 0 Disable.....default
- Enable (during an SMI event, SMI# is held low until SMI event status is cleared)

Internal Clock Stop for PCI Idle

This bit controls whether the internal PCI clock is stopped when PCKRUN# is high.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During C3

This bit controls whether the internal PCI clock is stopped during C3 state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During Suspend

This bit controls whether the internal PCI clock is stopped during Suspend state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped



Offset 93-90 - GP Timer Control (0000 0000h)RW

31-30 Conserve Mode Timer Count Value

00 1/16 seconddefault

- 01 1/8 second
- 10 1 second
- 11 1 minute

29 Conserve Mode Status

This bit reads 1 when in Conserve Mode

28 Conserve Mode

This bit controls whether conserve mode (throttling) is enabled. When this bit is set, the system can enter conserve mode when primary activity is not detected within a given time period (determined by bits 31-30 of this register). Primary activity is defined in PMIO Rx33-30.

0 Disabledefault

1 Enable

27-26 Secondary Event Timer Count Value

- 00 2 millisecondsdefault
- 01 64 milliseconds
- 10 ½ second
- 11 by EOI + 0.25 milliseconds

25 Secondary Event Occurred Status

This bit reads 1 to indicate that a secondary event has occurred (to resume the system from suspend) and the secondary event timer is counting down.

24 Secondary Event Timer Enable

- 0 Disabledefault
- 1 Enable

23-16 GP1 Timer Count Value (base defined by bits 5-4) Write to load count value; Read to get current count

15-8 GP0 Timer Count Value (base defined by bits 1-0) Write to load count value; Read to get current count

7 GP1 Timer Start

On setting this bit to 1, the GP1 timer loads the value defined by bits 23-16 of this register and starts counting down. The GP1 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP1 timer counts down to zero, then the GP1 Timer Timeout Status bit is set to one (bit-3 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP1 Timer Timeout Enable bit is set (bit-3 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP1 Timer Automatic Reload

- O GP1 Timer stops at 0default
 Reload GP1 timer automatically after counting
- down to 0 **GP1 Timer Base**
 - 00 Disable......default
 - 01 1/16 second
 - 10 1 second
 - 11 1 minute

3 GP0 Timer Start

On setting this bit to 1, the GP0 timer loads the value defined by bits 15-8 of this register and starts counting down. The GP0 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP0 timer counts down to zero, then the GP0 Timer Timeout Status bit is set to one (bit-2 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP0 Timer Timeout Enable bit is set (bit-2 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP0 Timer Automatic Reload

- GP0 Timer stops at 0default
 Reload GP0 timer automatically after counting down to 0
- 1-0 GP0 Timer Base
 - 00 Disable.....default
 - 01 1/16 second
 - 10 1 second
 - 11 1 minute



7	94 – Power Well ControlWO SMBus Clock Select	7	95 – Miscellaneous Power Well Control RW CPUSTP# to SUSST# Delay Select
,	0 SMBus Clock from 14.31818 MHz Divider	,	This bit controls the delay between the deassertion of
	1 SMBus Clock from RTC 32.768 KHzdefault		CPUSTP# and the deassertion of SUSST# during a
6	Check Power Button Enable for STR/STD Wake-		resume.
U	up by PWRBTN#		0 1 msec minimum
	0 Disabledefault		1 125 usec minimum
	1 Enable	6	SUSST# Deasserted Before PWRGD for STD
5	Internal PLL Reset During Suspend	U	0 Disable
3	0 Enabledefault		1 Enable (SUST# is deasserted before PWRGD
	1 Disable		when resuming from STD)
4	SUSST1# / GPO3 Select (Pin Y3)	5	Keyboard / Mouse Port Swap
•	0 SUSST1#default	3	This bit determines whether the keyboard and mouse
	1 GPO3		ports can be swapped.
3	Gating Command D2 Interrupt		0 Disabledefault
	0 Disable (not gating D2 command INT)default		1 Enable
	1 Enable (gating D2 command INT)	4	Reserved always reads 0
2	GPO2 / SUSA# Select (Pin AD3)	3	SMB2 / GPO Select
_	0 SUSA#default	_	0 SMBDT2 / SMBCK2 default
	1 GPO2		1 GPO26 / GPO27
1-0	GPO0 Output Select (Pin AA3)	2	AOL 2 SMB Slave
	This field controls the GPO0 output signal for Pulse		This bit controls whether external SMB masters can
	Width Modulation.		access internal SMB registers (for Alert-On-LAN).
	00 GPO0 Fixed Output Level (defined by PMIO		0 Enable default
	Rx4C[0])default		1 Disable
	01 GPO0 output is 1 Hz "SLOWCLK"	1	SUSCLK / GPO4 Select
	10 GPO0 output is 4 Hz "SLOWCLK"		0 SUSCLKdefault
	11 GPO0 output is 16 Hz "SLOWCLK"		1 GPO4
		0	USB Wakeup for POS / STR / STD
			This bit controls whether USB device wakeup is
			enabled when PMIO Rx20[14]=1. It allows system
			wakeup from POS / STR / STD state when OS (or
			BIOS) turns on USB device remote wakeup feature
			and the system software enables USB wakeup
			register (PMIO Rx22[14]=1) also.
			0 Disable default
			1 Enable
		Offset	96 – Power On / Reset ControlRW
		7-4	Reserved always reads 0
		3-0	CPU Frequency Strapping Value Output to NMI,
			INTR, IGNNE# and A20M# during RESET#
			The value written to this field is strapped through
			NMI, INTR, IGNNE# and A20M# during RESET#
			to determine the multiplier for setting the CPU's
			internal frequency. If the CPU hangs due to
			inappropriate settings written here, the GP3 timer
			(second timeout) can be used to initiate a system

reboot (PMIO Rx42[2] = 1). Refer to the BIOS

Porting Guide for additional details.



Offset 98 - GP2 / GP3 Timer ControlRW

7 GP3 Timer Start

On setting this bit to 1, the GP3 timer loads the value defined by Rx9A and starts counting down. The GP3 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP3 timer counts down to zero, then the GP3 Timer Timeout Status bit is set to one (bit-13 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP3 Timer Timeout Enable bit is set (bit-13 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP3 Timer Automatic Reload

- 0 GP3 Timer stops at 0default
- 1 Reload GP3 timer automatically after counting down to 0

5-4 GP3 Timer Tick Select

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute

3 GP2 Timer Start

On setting this bit to 1, the GP2 timer loads the value defined by Rx99 and starts counting down. The GP2 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP2 timer counts down to zero, then the GP2 Timer Timeout Status bit is set to one (bit-12 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP2 Timer Timeout Enable bit is set (bit-12 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP2 Timer Automatic Reload

- 0 GP2 Timer stops at 0default
- 1 Reload GP2 timer automatically after counting down to 0

1-0 GP2 Timer Tick Select

- 00 Disable default
- 01 1/16 second
- 10 1 second
- 11 1 minute

Offset 9	99 – GP2 Timer RW
7	Write: GP2 Timer Load Valuedefault = 0
	Read: GP2 Timer Current Count
Offset 9	PA – GP3 TimerRW
7	Write: GP3 Timer Load Valuedefault = 0
	Read: GP3 Timer Current Count
31-16	C3-C0 – Power Management CapabilityRO Power Management Capability. always reads 0002h Next Pointeralways reads 00h Capability IDalways reads 01h
31-16 15-8 7-0	Power Management Capability. always reads 0002h Next Pointer
31-16 15-8 7-0 Offset 0	Power Management Capability. always reads 0002h Next Pointer always reads 00h Capability ID always reads 01h
31-16 15-8 7-0 Offset 0 31-24	Power Management Capability. always reads 0002h Next Pointer



System Management Bus-Specific Configuration Registers **SMB GPIO Slave Command Codes** Offset D1-D0 - SMBus I/O BaseRW SMBus Command Code 0 - GPIO Slave Input Port..... RO **15-4 I/O Base (16-byte I/O space)** default = 00h Input Data default per pins always reads 0001b Reflects the incoming logic levels of the pins, 3-0 Fixed regardless of whether the pin is defined as an input or Offset D2 - SMBus Host ConfigurationRW an output. Writes to this register have no effect. always reads 0 Reserved SMBus Command Code 1 - GPIO Slave Output Port.. RW 3 **SMBus Interrupt Type** Output Data default = 0 SMIdefault 1 SCI Controls the levels of the GPIO output pins defined always reads 0 2 Reserved as outputs. Bit values in this register have no effect **SMBus Interrupt Enable** on pins defined as inputs. Reads from this register 0 Disable SCI / SMIdefault reflect the saved value last written, not the actual pin Enable SCI / SMI 0 **SMBus Host Controller Enable** SMBus Cmd Code 2 - GPIO Slave Polarity Inversion . RW 0 Disable SMB controller functions......default **Polarity Inversion** default = 0Fh Enable SMB controller functions This register enables polarity inversion of pins Offset D3 – SMBus Host Slave Command.....RW defined as inputs by Command Code 3. 7-0 SMBus Host Slave Command Code default=0 Corresponding pin's polarity unchanged Corresponding pin's polarity inverted Offset D4 - SMBus Slave Address for Port 1RW SMBus Cmd Code 3 - GPIO Slave I/O Configuration . RW SMBus Slave Address for Port 1 default=0 Input / Output Configuration......default = 0FFh Read / Write for Shadow Port 1 This register configures the directions of the I/O pins. Offset D5 - SMBus Slave Address for Port 2RW Corresponding pin is an output SMBus Slave Address for Port 2 default=0 Corresponding pin is an input...... default Read / Write for Shadow Port 2 Offset D6 - SMBus Revision IDRO

7-0 SMBus Revision Code



General Purpose I/O Control Registers

Offset	E0 – GPI Inversion ControlRW	Offset	E5 – GPIO I/O Select 1 RW
7-4	GPI[27-24] Input Inversion	7	Voltage Regulator Change Timer Select
	0 Non-inverteddefault		0 100 usec default
	1 Inverted		1 200 usec
3-0	GPI[19-16] Input Inversion	6	AGPBZ# Source of Bus Master Status
	0 Non-inverteddefault		0 Disabledefault
	1 Inverted		1 Enable
		5	External APIC Wakeup from INTH#
Offset	E1 – GPI SCI / SMI SelectRW		0 Disabledefault
7-4	GPI[27-24] SCI / SMI Select		1 Enable
	When GPI[27-24, 19-16] are set to enable SCI / SMI	4	VGATE on GPIO8 (Pin AC9)
	generation (PMIO Rx52), this field determines	-	$0 AC9 = GPIO8 \dots default$
	whether an SCI or SMI is generated.		1 AC9 = VGATE (bit 1 & RxE4[6] are ignored)
	0 SCIdefault	3	CPU Frequency Changedefault = 0
	1 SMI	•	AC8 R22 AB9 P21
3-0	GPI[19-16] SCI / SMI Select		0 Enable VIDSEL GHI# VRDSLP DPSLP#
	0 SCI default		1 Disable GPIO28 GPIO22 GPIO29 GPIO23
	1 SMI	2	PCS1# on ACSDIN3 (Pin V3)
		_	0 V3 = ACSDIN3 / GPIO21 / SLPBTN#. default
<u>Offset</u>	E4 – GPO Pin SelectRW		1 $V3 = PCS1\# (RxE4[6] ignored)$
7	Reserved always reads 0	1	PCS0# on ACSDIN2 (Pin U1)
6	ACSDIN2,3 / GPIO20,21 Select (Pins U1, V3)		0 U1 = ACSDIN2 / GPIO20default
	This bit is ignored if any of RxE5 bits 1, 2, 4, or $5 = 1$		1 U1 = $PCS0\# (RxE4[6] ignored)$
	0 U1 = $ACSDIN2$, $V3 = ACSDIN3$ default	0	SATALED# Function on GPIO28 (Pin AC8)
	1 $U1 = GPIO20, V3 = GPIO21$		0 Disable default
5	UDPWRxx / GPIO9 Select (Pins D25, D26)		1 Enable
	0 D25 = UDPWREN#, D26 = UDPWRdefault	0.00	T. C. C. T.
	1 $D25 = GPO9, D26 = GPI9$	<u>Offset</u>	E6 – GPIO I/O Select 2RW
4	GPIO[15:12] Direction (Pins B3, A3, E4, D4)	7	GPI31 / GPO31 (GPIOD) Select (Pin AC6)
	0 Input (pins are GPI[15:12] / INT[H:E]) .default		0 AC6 = GPI31 default
	1 Output (pins are GPO[15:12])		1 AC6 = GPO31 / GPIOD
	(see also Rx5B[1] for GPO/Int select)	6	GPI30 / GPO30 (GPIOC) Select (Pin AF5)
3	GPIO8 Pin Direction (Pin AC9)		$0 AF5 = GPI30 \dots default$
	0 Input (AC9=GPI8 / VGATE)default		1 AF5 = $GPO30 / GPIOC$
	(see RxE5[4] for GPI8 / VGATE select)		Reserved always reads 0
_	1 Output (AC9=GPO8)	1	GPI25 / GPO25 (GPIOB) Select (Pin AD5)
2	GNT5# / GPO7 Select (Pin R2)		0 AD5 = GPI25 default
	REQ5# / GPI7 Select (Pin R3)		1 AD5 = GPO25 / GPIOB
	0 R2 = GPO7, R3 = GPI7default	0	GPI24 / GPO24 (GPIOA) Select (Pin AE5)
_	1 R2 = GNT5#, R3 = REQ5#		$0 AE5 = GPI24 \dots default$
1	PCISTP# / GPO6 Select (Pin AF6)		1 AE5 = GPO24 / GPIOA
	0 AF6 = PCISTP#default		
•	1 AF6 = GPO6		
0	CPUSTP# / GPO5 Select (Pin AC7)		
	0 AC7 = CPUSTP#default		
	1 AC7 = GPO5		



Watchdog Timer Registers

Offset 1	EB-E8	5 – Watchdog Timer M	lemory BaseRW
31-8	Wate	chdog Timer Memory	Base [31:8]
7-0	Rese	rved	always reads 0
Offset l	EC – V	Watchdog Timer Cont	rol (00h)RW
7-3	Rese	rved	always reads 0
2	C3 V	ID / FID Latency Red	uce to 5us
1	Wate	chdog Timer	
	0	Disable	default
	1	Enable (after being s	et to 1, this bit can only
		be set to 0 by PCI rese	et)
0	Wate	chdog Timer Memory	,
	0	Disable	default
	1	Enable	



Power Management I/O-Space Registers

Basic Power Management Control and Status

The bits	s in this register are set only by hardware and can be software by writing a one to the desired bit position.	The bits	s in this register correspond to the bits in the Power ement Status Register at offset 1-0.
15	Wakeup Status	_	Reservedalways reads 0
14-12	Reserved always reads 0	14-12	Reserved always reads 0
11	Abnormal Power-Off Status default = 0	11	Reserved always reads 0
10	RTC Alarm Status default = 0	10	RTC Alarm Enabledefault = 0
	This bit is set when the RTC generates an alarm (on assertion of the RTC IRQ signal).		This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the RTC Status bit is set.
9	Sleep Button Status default = 0	9	Sleep Button Enable default = 0
	This bit is set when the sleep button is pressed		This bit may be set to trigger either an SCI or SMI
	(SLPBTN# signal asserted low).		when the Sleep Button Status bit is set.
8	Power Button Status default = 0	8	Power Button Enable default = 0
	This bit is set when the PWRBTN# signal is asserted		This bit may be set to trigger either an SCI or an SMI
	low. If the PWRBTN# signal is held low for more		(depending on the setting of the SCI Enable bit) to be
	than four seconds and this bit is cleared, the system		generated when the Power Button Status bit is set.
7-6	will transition into the soft off state. Reserved always reads 0		
7-0 5	Reserved always reads 0 Global Status default = 0	7-6	Reservedalways reads 0
3	This bit is set by hardware when the BIOS Release	7-0 5	Global Enable default = 0
	bit is set (typically by an SMI routine to release	3	This bit may be set to trigger either an SCI or an SMI
	control of the SCI lock). When this bit is cleared by		(depending on the setting of the SCI Enable bit) to be
	software (by writing a one to this bit position) the		generated when the Global Status bit is set.
	BIOS Release bit is also cleared at the same time by		8
	hardware.		
4	Bus Master Status default = 0		
	This bit is set when a system bus master requests the	4	Reserved always reads 0
	system bus. All PCI master, ISA master and ISA		
	DMA devices are included.		
3-1	Reserved always reads 0		
0	ACPI Timer Carry Statusdefault = 0	3-1	Reserved always reads 0
	The bit is set when the 23 rd (31st) bit of the 24 (32)	0	ACPI Timer Enabledefault = 0
	bit ACPI power management timer changes.		This bit may be set to trigger either an SCI or an SMI
			(depending on the setting of the SCI Enable bit) to be generated when the Timer Status bit is set.
			generated when the Timer Status oil is set.



I/O Offset 5-4 - Power Management ControlRW

15 Soft Resume

This bit is used to allow a system using an AT power supply to operate as if an ATX power supply were being used. Refer to the BIOS Porting Guide for implementation details.

- 0 Disabledefault
- 1 Enable
- **14 Reserved**always reads 0

12-10 Sleep Type

- 000 Normal On
- 001 Suspend to RAM (STR)
- 010 Suspend to Disk (STD) (also called Soft Off). The VCC power plane is turned off while the VSUS33 and VBAT planes remain on.
- 011 Reserved
- 100 Power On Suspend without Reset
- 101 Power On Suspend with CPU/PCI Reset
- 11x Reserved

In any sleep state, there is minimal interface between powered and non-powered planes so that the effort for hardware design may be well managed.

- 9 Reserved always reads 0
- **8** STD Command Generates System Reset Only
 - 0 Disabledefault
 - 1 Enable (STD command generates a system reset and not STD)
- **7-3 Reserved** always reads 0

1 Bus Master Reload

This bit controls whether bus master requests (PMIO Rx00[4] = 1) transition the processor from C3 to C0 state.

- 0 Bus master requests are ignored by power management logicdefault
- Bus master requests transition the processor from the C3 state to the C0 state

0 SCI / SMI Select

This bit controls whether SCI or SMI is generated for power management events triggered by the Power Button, Sleep Button and RTC (when PMIO Rx1-0 bits 8, 9, or 10 equal one).

- 0 Generate SMI default
- 1 Generate SCI

Note that certain power management events can be programmed individually to generate an SCI or SMI independent of the setting of this bit (refer to the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24). Also, Timer Status & Global Status always generate SCI and BIOS Status always generates SMI.

I/O Offset 0B-08 - Power Management Timer.....RW

31-24 Extended Timer Value

This field reads back 0 if the 24-bit timer option is selected (Rx81 bit-3).

23-0 Timer Value

This read-only field returns the running count of the power management timer. This is a 24/32-bit counter that runs off a 3.579545 MHz clock and counts while in the S0 (working) system state. The timer is reset to an initial value of zero during a reset, and then continues counting until the 14.31818 MHz input to the chip is stopped. If the clock is restarted without a reset, then the counter will continue counting from where it stopped.



Processor Power Management Registers

I/O Offset 13-10 - Processor & PCI Bus ControlRW **31-12 Reserved** always reads 0 Disable PCISTP# When PCKRUN# is Deasserted 0 Enabledefault 1 Disable 10 **PCI Bus Clock Run Without Stop** 0 PCKRUN# is always asserted......default PCKRUN# will be de-activated after the PCI bus is idle for 26 clocks **Host Clock Stop** This bit controls whether CPUSTP# is asserted in C3 and S1 states. Normally CPUSTP# is not asserted in C3 and S1 states, only STPCLK# is asserted. 0 CPUSTP# will not be asserted in C3 and S1 states (only STPCLK# is asserted)......default CPUSTP# will be asserted in C3 and S1 states **Assert SLP# for Processor Level 3 Read** This bit controls whether SLP# is asserted in C3 state. 0 SLP# is not asserted in C3 state.....default SLP# is asserted in C3 state Used with Intel CPUs only. Lower CPU Voltage During C3 / S1 This bit controls whether the CPU voltage is lowered when in C3/S1 state. The voltage is lowered using the VRDSLP signal to the voltage regulator. PMIO RxE5[3] must be 0 to enable the voltage change function. Bits 8 and 9 of this register must also be set to 1 0 Disable (normal voltage during C3/S1)def 1 Enable (lower voltage during C3/S1) 6-5 Reservedalways reads 0

Setting this bit starts clock throttling (modulating the STPCLK# signal) regardless of the CPU state. The throttling duty cycle is determined by bits 3-0 of this

3-0 Throttling Duty Cycle

This field determines the duty cycle of the STPCLK# signal when the system is in throttling mode ("Throttling Enable" bit of this register set to one). The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). If the Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

Throttling Timer Width 4-Bit 3-Bit 2-Bit 0000 -reserved--reserved--reserved-0001 6.25% -reserved--reserved-0010 12.50% 12.50% -reserved-18.75% 0011 -reserved--reserved-0100 25.00% 25.00% 25.00% 0101 31.25% -reserved--reserved-0110 37.50% 37.50% -reserved-0111 43.75% -reserved--reserved-1000 50.00% 50.00% 50.00% 56.25% 1001 -reserved--reserved-1010 62.50% 62.50% -reserved-1011 68.75% -reserved--reserved-75.00% 1100 75.00% 75.00% 1101 81.25% -reserved--reserved-87.50% 87.50% 1110 -reserved-1111 93.75% -reserved--reserved-

I/O Offset 14 - Processor Level 2......RO

Reads from this register return all zeros; writes to this register have no effect.

I/O Offset 15 - Processor Level 3.....RO

7-0 Level 3always reads 0
Reads from this register put the processor in the C3
clock state with the STPCLK# signal asserted. If
Rx10[9] = 1 then the CPU clock is also stopped by
asserting CPUSTP#. Wakeup from the C3 state is by
interrupt (INTR, SMI and SCI).

Reads from this register return all zeros; writes to this register have no effect.

Throttling Enable

register.



General Purpose Power Management Registers

15	North Bridge SERR# Status
14	USB Wake-Up Status
	For POS / STR / STD
13	AC97 Wake-Up Status
	Can be set only in suspend mode
12	Battery Low Status
	Set when the BATLOW# input is asserted low.
11	Notebook Lid Status
	Set when the LID input detects the edge selected by
	Rx2C bit-7 (0=rising, 1=falling).
10	Thermal Detect Status
	Set when the THRM# input detects the edge selected
	by Rx2C bit-6 (0=rising, 1=falling).
9	Internal Mouse Controller PME Status
8	Ring Status
	Set when the RING# input is asserted low.
7	GP3 Timer Timeout Status
6	INTRUDER# Status
	Set when the INTRUDER# pin is asserted low.
5	PME# Status
	Set when the PME# pin is asserted low.
4	EXTSMI# Status
	Set when the EXTSMI# pin is asserted low.
3	Internal LAN PME Status
	Set when the internal LAN PME signal is asserted.
2	Internal Keyboard Controller PME Status
	Set when the internal KBC PME signal is asserted.
1	GPI1 Status
	Set when the GPI1 pin is asserted low.
0	GPI0 Status
	Set when the GPI0 pin is asserted low.
	r
ote th	nat the above bits correspond one for one with the bits
	General Purpose SCI Enable and General Purpose SMI
	deficial rulpose SCI Eliable and General rulpose SMI

Note that the above bits correspond one for one with the bits of the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24: an SCI or SMI is generated if the corresponding bit of the General Purpose SCI or SMI Enable registers, respectively, is set to one.

The above bits are set by hardware only and can only be cleared by writing a one to the desired bit.

I/O Offset 23-22 - General Purpose SCI EnableRW		
15	Enable SCI on setting of Rx21-20[15]def=0	
14	Enable SCI on setting of Rx21-20[14]def=0	
13	Enable SCI on setting of Rx21-20[13]def=0	
12	Enable SCI on setting of Rx21-20[12]def=0	
11	Enable SCI on setting of Rx21-20[11]def=0	
10	Enable SCI on setting of Rx21-20[10]def=0	
9	Enable SCI on setting of Rx21-20[9]def=0	
8	Enable SCI on setting of Rx21-20[8]def=0	
7	Enable SCI on setting of Rx21-20[7]def=0	
6	Enable SCI on setting of Rx21-20[6]def=0	
5	Enable SCI on setting of Rx21-20[5]def=0	
4	Enable SCI on setting of Rx21-20[4]def=0	
3	Enable SCI on setting of Rx21-20[3]def=0	
2	Enable SCI on setting of Rx21-20[2]def=0	
1	Enable SCI on setting of Rx21-20[1]def=0	
0	Enable SCI on setting of Rx21-20[0]def=0	

These bits allow generation of an SCI using a separate set of conditions from those used for generating an SMI.

<u>/O Off</u>	set 25-24 - General Purpose SMI EnableRW
15	Enable SMI on setting of Rx21-20[15]def=0
14	Enable SMI on setting of Rx21-20[14]def=0
13	Enable SMI on setting of Rx21-20[13]def=0
12	Enable SMI on setting of Rx21-20[12]def=0
11	Enable SMI on setting of Rx21-20[11]def=0
10	Enable SMI on setting of Rx21-20[10]def=0
9	Enable SMI on setting of Rx21-20[9]def=0
8	Enable SMI on setting of Rx21-20[8]def=0
7	Reserved always reads 0
6	Enable SMI on setting of Rx21-20[6]def=0
5	Enable SMI on setting of Rx21-20[5]def=0
4	Enable SMI on setting of Rx21-20[4]def=0
3	Enable SMI on setting of Rx21-20[3]def=0
2	Enable SMI on setting of Rx21-20[2]def=0
1	Enable SMI on setting of Rx21-20[1]def=0
0	Enable SMI on setting of Rx21-20[0]def=0

These bits allow generation of an SMI using a separate set of conditions from those used for generating an SCI.



Generic Power Management Registers

0 Of	ffset 29-28 - Global StatusRW	
15	PCS1 Access Status default =	
14	PCS0 Access Status default =	
13	GP3 Timer Timeout Status default =	0
12	GP2 Timer Timeout Status default =	0
11	SERIRQ SMI Status default =	0
10	Rx5[5] Write SMI Status default =	
	This bit reports whether Rx5[5] is written. If Rx2B[3	
	is set to enable SMI, an SMI in generated when the bit $= 1$.	is
9	Reservedalways reads	0
8	PCKRUN# Resume Status default =	
Ü	This bit is set when PCI bus peripherals wake up the system by asserting PCKRUN#	
7	Primary IRQ/INIT/NMI/SMI Resume Statusdef=	0
	This bit is set at the occurrence of primary IRQs a defined in Rx85-84 of PCI configuration space	
6	Software SMI Status default =	0
	This bit is set when the SMI Command port (Rx2H	
	is written.	′
5	BIOS Status default =	0
	This bit is set when the Global Release bit is set t	
	one (typically by the ACPI software to release	
	control of the SCI lock). When this bit is reset (b	
	writing a one to this bit position) the Global Releas	
	bit is reset at the same time by hardware.	
4	Legacy USB Statusdefault =	0
-	This bit is set when a legacy USB event occurs. The	
	is normally used for USB keyboards.	
3	GP1 Timer Time Out Status default =	0
•	This bit is set when the GP1 timer times out.	•
2	GP0 Timer Time Out Status default =	n
_	This bit is set when the GP0 timer times out.	U
1	Secondary Event Timer Time Out Status def=	'n
1	This bit is set when the secondary event timer time	
	out.	O
0	Primary Activity Status default =	Λ
U	This bit is set at the occurrence of any enable	
	primary system activity (see the Primary Activity	
	Detect Status register at offset 30h and the Primar	
	Activity Detect Enable register at offset 34h). After	
	checking this bit, software can check the status bits i	
	the Primary Activity Detect Status register at offse	
	30h to identify the specific source of the primar	
	event. Note that setting this bit can be enabled t	
	reload the GP0 timer (see bit-0 of the GP Time	er
	Reload Enable register at offset 38).	

Note that SMI can be generated based on the setting of any of the above bits (see the Rx2A Global Enable register bit descriptions in the right hand column of this page).

The bits in this register are set by hardware only and can only be cleared by writing a one to the desired bit position.

The bits in this register are for SMI's only while the bits in Rx21-20 are for SMI's and SCI's

I/O Of	fset 2B-2A - Global EnableRW
15	PCS1 SMI Enabledefault = 0
14	PCS0 SMI Enabledefault = 0
13	GP3 Timer Timeout SMI Enable default = 0
12	GP2 Timer Timeout SMI Enable default = 0
11	SERIRQ SMI Enable default = 0
10	SMI on Sleep Enable Writedefault = 0
9	Reserved always reads 0
8	PCKRUN# Resume Enabledefault = 0
	This bit may be set to trigger an SMI to be generated
	when the PCKRUN# Resume Status bit is set.
7	Primary IRQ/INIT/NMI/SMI Resume Enable In
	Post State $default = 0$
	This bit may be set to trigger an SMI to be generated
	when the Primary IRQ / INIT / NMI / SMI Resume
	Status bit is set.
6	SMI on Software SMI default = 0
	This bit may be set to trigger an SMI to be generated
_	when the Software SMI Status bit is set.
5	SMI on BIOS Status default = 0
	This bit may be set to trigger an SMI to be generated when the BIOS Status bit is set.
	when the BiOS Status oit is set.
4	SMI on Legacy USBdefault = 0
	This bit may be set to trigger an SMI to be generated
	when the Legacy USB Status bit is set.
3	SMI on GP1 Timer Time Out default = 0
	This bit may be set to trigger an SMI to be generated
	when the GP1 Timer Timeout Status bit is set.
2	SMI on GP0 Timer Time Out default = 0
	This bit may be set to trigger an SMI to be generated
	when the GP0 Timer Timeout Status bit is set.
1	SMI on Secondary Event Timer Time Out def=0
	This bit may be set to trigger an SMI to be generated
	when the Secondary Event Timer Timeout Status bit is set.
0	
U	SMI on Primary Activity
	when the Primary Activity Status bit is set
	WHOH THE FIRMALY ACTIVITY DIATES DIE 15 SEL.



I/O Offset 2D-2C - Global ControlRW **15-12 Reserved** always reads 0 **IDE Secondary Bus Power-Off** 0 Disable default Enable 10 **IDE Primary Bus Power-Off** 0 Disabledefault 1 Enable always reads 0 9 Reserved **SMI Active** 8 0 SMI Inactive default SMI Active 7 **LID Triggering Polarity** 0 Rising Edge default 1 Falling Edge **THRM# Triggering Polarity** 6 0 Rising Edgedefault 1 Falling Edge **Battery Low Resume Disable** 5 0 Enable resume ______default 1 Disable resume from suspend when BATLOW# is asserted always reads 0 **Power Button Triggering Select** 0 SCI/SMI generated by PWRBTN# rising edgedefault SCI/SMI generated by PWRBTN# falling Set to zero to avoid the situation where the Power

Set to zero to avoid the situation where the Power Button Status bit is set to wake up the system then reset again by PBOR Status to switch the system into the soft-off state.

1 BIOS Release

This bit is set by legacy software to indicate release of the SCI lock. Upon setting of this bit, hardware automatically sets the Global Status bit. This bit is cleared by hardware when the Global Status bit cleared by software.

Note that if the Global Enable bit is set (Power Management Enable register Rx2[5]), then setting this bit causes an SCI to be generated (because setting this bit causes the Global Status bit to be set).

0 SMI Enable

- 0 Disable all SMI generationdefault
- 1 Enable SMI generation

I/O Offset 2F - SMI Command.....RW

7-0 SMI Command

Writing to this port sets the Software SMI Status bit. Note that if the Software SMI Enable bit is set (see Global Enable register Rx2A[6]), then an SMI is generated.



I/O Offset 33-30 - Primary Activity Detect Status......RWC

These bits correspond to the Primary Activity Detect Enable bits in Rx37-34. If the corresponding bit is set in that register, setting of a bit below will cause the Primary Activity Status (PACT_STS) bit to be set (Global Status register Rx28[0]). All bits in this register default to 0, are set by hardware only, and may only be cleared by writing 1s to the desired bit.

- 31-11 Reserved always read 0
 10 Audio Access Status (AUD_STS)
 Set if Audio is accessed.
 - 9 Keyboard Controller Access Status (KBC_STS) Set if the KBC is accessed via I/O port 60h.
 - 8 VGA Access Status(VGA_STS)
 Set if the VGA port is accessed via I/O ports 3B03DFh or memory space A0000-BFFFFh.
 - 7 Parallel Port Access Status......(LPT_STS) Set if the parallel port is accessed via I/O ports 278-27Fh or 378-37Fh (LPT2 or LPT1).
 - 6 Serial Port B Access Status(COMB_STS)
 Set if the serial port is accessed via I/O ports 2F82FFh or 2E8-2Efh (COM2 and COM4 respectively).
 - 5 Serial Port A Access Status (COMA_STS) Set if the serial port is accessed via I/O ports 3F8-3FFh or 3E8-3EFh (COM1 and COM3, respectively).
 - 4 Floppy Access Status(FDC_STS)
 Set if the floppy controller is accessed via I/O ports
 3F0-3F5h or 3F7h.
 - 3 Secondary IDE Access Status(SIDE_STS) Set if the IDE controller is accessed via I/O ports 170-177h or 376h.
 - 2 Primary IDE Access Status.....(PIDE_STS) Set if the IDE controller is accessed via I/O ports 1F0-1F7h or 3F6h.
 - Primary Interrupt Activity Status..... (PIRQ_STS)
 Set on the occurrence of a primary interrupt (enabled via the "Primary Interrupt Channel" register at Device 17 Function 0 PCI configuration register offset 84h).
 - **O** PCI Master Access Status (DRQ_STS) Set on the occurrence of PCI master activity.

Note: Setting of Primary Activity Status (PACT_STS) may be done to enable a "Primary Activity Event": an SMI will be generated if the Primary Activity Enable bit is set (Global Enable register Rx2A[0]) and/or the GP0 timer will be reloaded if the "GP0 Timer Reload on Primary Activity" bit is set (GP Timer Reload Enable register Rx38[0]).

Note: Bits 2-9 above also correspond to bits of GP Timer Reload Enable register Rx38: If bits are set in that register, setting a corresponding bit in this register will cause the GP1 timer to be reloaded.

I/O Offset 37-34 - Primary Activity Detect Enable...... RW

These bits correspond to the Primary Activity Detect Status bits in Rx33-30. Setting of any of these bits also sets the Primary Activity Status (PACT_STS) bit (Rx28[0]) which causes the GP0 timer to be reloaded (if the Primary Activity GP0 Enable bit is set) or generates an SMI (if Primary Activity Enable is set).

Activity	Enab	le is set).
31-11	Rese	rved always read 0
10	SMI	on Audio Status(AUD EN)
	0	Don't set PACT_STS if AUD_STS is set def
	1	Set PACT_STS if AUD_STS is set
9	SMI	on Keyboard Controller Status (KBC_EN)
	0	Don't set PACT_STS if KBC_STS is set def
	1	Set PACT_STS if KBC_STS is set
8	SMI	on VGA Status(VGA_EN)
	0	Don't set PACT_STS if VGA_STS is set def
	1	Set PACT_STS if VGA_STS is set
7		on Parallel Port Status(LPT_EN)
	0	Don't set PACT_STS if LPT_STS is set def
_	1	Set PACT_STS if LPT_STS is set
6		on Serial Port B Status(COMB_EN)
	0	Don't set PACT_STS if COMB_STS is set. def
_	1	Set PACT_STS if COMB_STS is set
5		on Serial Port A Status(COMA_EN)
	0	Don't set PACT_STS if COMA_STS is set. def
4	1 CMT	Set PACT_STS if COMA_STS is set
4	0	on Floppy Status(FDC_EN) Don't set PACT_STS if FDC_STS is set def
	1	Set PACT_STS if FDC_STS is set def
3	_	on Secondary IDE Status(SIDE EN)
3	0	Don't set PACT_STS if SIDE_STS is set def
	1	Set PACT_STS if SIDE_STS is set
2	-	on PrimaryIDE Status(PIDE_EN)
-	0	Don't set PACT_STS if PIDE_STS is set def
	1	Set PACT_STS if PIDE_STS is set
1	SMI	on Primary IRQ Status(PIRQ_EN)
_	0	Don't set PACT STS if PIRQ STS is set def
	1	Set PACT STS if PIRQ STS is set
		- `-

SMI on PCI Master Status (DRQ_EN)
0 Don't set PACT STS if DRQ STS is set def

Set PACT STS if DRQ STS is set



I/O Off	Set 3B-38 - GP Timer Reload EnableRW	I/O Of	fset 40 – Extended I/O Trap StatusRWC
All bits	in this register default to 0 on power up.	7-5	Reserved always reads 0
	Reserved always reads 0	4	BIOS Write Access Status
7	GP1 Timer Reload on KBC Access	3	GP3 Timer Second Timeout With No Cycles
	0 Normal GP1 Timer Operationdefault		0 Disabledefault
	1 Setting of KBC_STS causes the GP1 timer to		1 Enable (GP3 timer timed out twice with no
	reload.		cycles in between)
6	GP1 Timer Reload on Serial Port Access	2	GP3 Timer Second Timeout Status
	0 Normal GP1 Timer Operationdefault	1	GPIO Range 3 Access Status
	1 Setting of COMA STS or COMB STS causes	0	GPIO Range 2 Access Status
	the GP1 timer to reload.		S
		<u>I/O Of</u>	fset 42 – Extended I/O Trap EnableRW
5	Reserved always reads 0	7-5	Reserved always reads 0
	·	4	SMI on BIOS Write Access
4	GP1 Timer Reload on VGA Access		This bit controls whether SMI is generated when
	0 Normal GP1 Timer Operationdefault		BIOS Write Access Status $Rx40[4] = 1$.
	1 Setting of VGA_STS causes the GP1 timer to		0 Disabledefault
	reload.		1 Enable (can be reset only by OCI_Reset)
3	GP1 Timer Reload on IDE/Floppy Access	3	Reserved always reads 0
	0 Normal GP1 Timer Operationdefault	2	GP3 Timer Second Timeout Reboot
	1 Setting of FDC_STS, SIDE_STS, or		This bit controls whether the system is rebooted
	PIDE_STS causes the GP1 timer to reload.		when the GP3 timer times out twice $(Rx40[2] = 1)$.
			0 Disabledefault
2	GP3 Timer Reload on GPIO Range 1 Access		1 Enable
	0 Normal GP3 Timer Operationdefault	1	SMI on GPIO Range 3 Access
	1 Setting of GR1_STS causes the GP3 timer to		This bit controls whether SMI is generated when
	reload.		GPIO range 3 is accessed $(Rx40[1] = 1)$
1	GP2 Timer Reload on GPIO Range 0 Access		0 Disabledefault
	0 Normal GP2 Timer Operationdefault		1 Enable
	1 Setting of GR0_STS causes the GP2 timer to	0	SMI on GPIO Range 2 Access
	reload.		This bit controls whether SMI is generated when
			GPIO range 2 is accessed $(Rx40[0] = 1)$
0	GP0 Timer Reload on Primary Activity		0 Disable default
	0 Normal GP0 Timer Operationdefault		1 Enable
	1 Setting of PACT_STS causes the GP0 timer to		
	reload. Primary activities are enabled via the		
	Primary Activity Detect Enable register (offset		
	27 24) '.1		

37-34) with status recorded in the Primary Activity Detect Status register (offset 33-30).



General Purpose I/O Registers

1/0 04	Prot 45 CMI / IDO / Dogumo Chatus DO
	Set 45 – SMI / IRQ / Resume StatusRO
7-5	Reserved always reads 0
4	Latest PCSn Status
	0 Latest PCSn was an I/O Read
	1 Latest PCSn was an I/O Write
3	Serial SMI Status
	This bit is used to report a Serial-IRQ-generated SMI.
2	Reserved always reads 0
1	SMBus IRQ Status
	This bit is used to report an SMBus SMI.
0	SMBus Resume Status
	This bit is used to report an SMBus Resume Event.
I/O Off	set 4B-48 - GPI Port Input Value (GPIVAL)RO
	GPI[31-0] Input ValueRead Only
I/O Off	set 4F-4C - GPO Port Output Value (GPOVAL)RW
	from this register return the last value written (held on
	Some GPIO pins can be used as both input and output
	pins 8-15 and 20-31). The output type of these pins is
	en drain) so to use one of these pins as an input pin, a
	st be written to the corresponding bit of this register.
	Function 0 RxE4[4-3] for I/O control of GPIO pins 8-
15.	Tunetion of take if 1.3] for it of control of of 10 pins of
	GPO[31-0] Output Valuedef = FFFFFFFFh
51 0	Grofor of output valueder Triffiffin
I/O Off	set 50 – GPI Pin Trigger ControlRW
7-4	GPI[27-24] Status
, .	0 Falling Triggered default = 0
	1 Rising Triggered
3-0	GPI[19-16] Status
3-0	0 Falling Triggered default = 0
	1 Rising Triggered
I/O Off	set 52 – GPI Pin Change SCI/SMI EnableRW
7-4	GPI[27-24] SCI / SMI Enable
, .	Dev17 Fun0 RxE1[7:4] determines whether a SCI or
	SMI would be generated
	0 Disable
	1 Enable
3-0	GPI[19-16] SCI / SMI Enable
3-0	Dev17 Fun0 RxE1[3:0] determines whether a SCI or
	SMI would be generated
	0 Disable1 Enable
	1 Enaule

I/O Trap Registers

I/O Off	fset 57-54 – I/O Trap PCI DataRO
31-0	PCI Data During I/O Trap SMI
I/O Off	fset 59-58 – I/O Trap PCI I/O AddressRO
15-0	PCI Address During I/O Trap SMI
I/O Off	fset 5A – I/O Trap PCI Command / Byte Enable RO
7-4	PCI Command Type During I/O Trap SMI
3-0	PCI Byte Enable During I/O Trap SMI
	fset 5C – CPU Performance ControlRW Reserved always reads 0
7-1	Reservedalways reads 0
	Reservedalways reads 0 Lower CPU Frequency During C3 / S1
7-1	Reserved
7-1	Reserved always reads 0 Lower CPU Frequency During C3 / S1 This bit controls the CPU frequency in C3/S1 state. The frequency is lowered using the GHI# signal (Device 17 Function 0 RxE5[3] must be 0 to enable the frequency change function). 0 Enable (lower voltage / frequency during)
7-1	Reserved always reads 0 Lower CPU Frequency During C3 / S1 This bit controls the CPU frequency in C3/S1 state. The frequency is lowered using the GHI# signal (Device 17 Function 0 RxE5[3] must be 0 to enable the frequency change function). 0 Enable (lower voltage / frequency during C3/S1)
7-1	Reserved



System Management Bus I/O-Space Registers

The base address for these registers is defined in RxD1-D0 of the Device 17 Function 0 PCI configuration registers. The System Management Bus I/O space is enabled for access by the system if Device 17 Function 0 RxD2[0] = 1.

I/O Of	fset 00 - SMBus Host StatusRWC	I/O Of	fset 01h – SMBus
7	Reserved always reads 0	7-6	Reserved
6	SMB SemaphoreRWC	5	Alert Status
	This bit is used as a semaphore among various		0 SMBus in
	independent software threads that may need to use		signal
	the Host SMBus logic and has no effect on hardware.		1 SMBus
	After reset, this bit reads 0. Writing 1 to this bit		signal. T
	causes the next read to return 0, then all reads after		Enable b
	that return 1. Writing 0 to this bit has no effect.		Register a
	Software can therefore write 1 to request control and		set by ha
	if readback is 0 then it will own usage of the host		a 1 to this
	controller.	4	Shadow 2 Statu
5	Reserved always reads 0		0 SMBus in
4	Failed Bus TransactionRWC		to SMBu
	0 SMBus interrupt not caused by failed bus		1 SMBus i
	transactiondefault		slave cyc
	1 SMBus interrupt caused by failed bus		Address
	transaction. This bit may be set when the		hardware
	KILL bit (I/O Rx02[1]) is set and can be		this bit po
	cleared by writing a 1 to this bit position.	3	Shadow 1 Statu
3	Bus CollisionRWC		0 SMBus in
	0 SMBus interrupt not caused by transaction		to SMBu
	collisiondefault		1 SMBus i
	1 SMBus interrupt caused by transaction		slave cyc
	collision. This bit is only set by hardware and		Address
	can be cleared by writing a 1 to this bit		hardware
	position.		this bit po
2	Device ErrorRWC	2	Slave Status
	0 SMBus interrupt not caused by generation of		0 SMBus i
	an SMBus transaction errordefault		match
	1 SMBus interrupt caused by generation of an		1 SMBus i
	SMBus transaction error (illegal command		slave cyc
	field, unclaimed host-initiated cycle, or host		Comman
	device timeout). This bit is only set by		Configura
	hardware and can be cleared by writing a 1 to		and the
	this bit position.		SMBus E
1	SMBus InterruptRWC		This bit
	0 SMBus interrupt not caused by host command		cleared by
	completiondefault	1	Reserved
	1 SMBus interrupt caused by host command	0	Slave Busy
	completion. This bit is only set by hardware		0 SMBus
	and can be cleared by writing a 1 to this bit		processin
	position.		1 SMBus
0	Host BusyRO		receiving
	0 SMBus controller host interface is not		registers
	processing a commanddefault		
	1 SMBus host controller is busy processing a		
	command. None of the other SMBus registers		
	should be accessed if this bit is set		

		h – SMBus Slave StatusRWC
7-6	Rese	<u> </u>
5	Alert	StatusRWC
	0	SMBus interrupt not caused by SMBALERT#
		signaldefault
	1	SMBus interrupt caused by SMBALERT#
		signal. This bit will be set only if the Alert
		Enable bit is set in the SMBus Slave Control
		Register at I/O Offset R08[3]. This bit is only
		set by hardware and can be cleared by writing
		a 1 to this bit position.
4	Shad	ow 2 StatusRWC
7) ()	SMBus interrupt not caused by address match
	U	to SMBus Shadow Address Port 2 default
	1	SMBus interrupt or resume event caused by
	1	slave cycle address match to SMBus Shadow
		Address Port 2. This bit is only set by
		hardware and can be cleared by writing a 1 to
•	GI. I	this bit position.
3		ow 1 StatusRWC
	0	SMBus interrupt not caused by address match
		to SMBus Shadow Address Port 1 default
	1	SMBus interrupt or resume event caused by
		slave cycle address match to SMBus Shadow
		Address Port 1. This bit is only set by
		hardware and can be cleared by writing a 1 to
		this bit position.
2	Slave	StatusRWC
	0	SMBus interrupt not caused by slave event
		matchdefault
	1	SMBus interrupt or resume event caused by
		slave cycle event match of the SMBus Slave
		Command Register at PCI Function 4
		Configuration Offset D3h (command match)
		and the SMBus Slave Event Register at
		SMBus Base + Offset 0Ah (data event match).
		This bit is only set by hardware and can be
		cleared by writing a 1 to this bit position.
1	Reser	rvedalways reads 0
0		BusyRO
U	0	SMBus controller slave interface is not
	U	processing data
	1	SMBus controller slave interface is busy
	1	
		receiving data. None of the other SMBus
		registers should be accessed if this bit is set.

should be accessed if this bit is set.



I/O Of	fset 02h – SMBus Host ControlRW	I/O Offset 03h – SMBus Host CommandRW
7 6	Reservedalways reads 0Startalways reads 00Writing 0 has no effectdefault1Start Execution of Command	7-0 SMBUS Host Command
	Writing a 1 to this bit causes the SMBus controller host interface to initiate execution of the command programmed in the SMBus Command Protocol field (bits 4-2). All necessary registers should be programmed prior to writing a 1 to this bit. The Host Busy bit (SMBus Host Status Register bit-0) can be used to identify when the SMBus controller has completed command execution.	I/O Offset 04h – SMBus Host Address
5-2	SMBus Command Protocol Selects the type of command the SMBus host controller will execute. Reads or Writes are determined by Rx04[0]. 0000 Quick default 0001 Byte 0010 Byte Data 0011 Word Data 0100 Process Call 0101 Block 0110 I2C with 10-bit Address 0111 -reserved-	I/O Offset 05h – SMBus Host Data 0
	10xx -reserved- 1100 I2C Process Call 1101 I2C Block 1110 I2C with 7-bit Address 1111 Universal	I/O Offset 06h – SMBus Host Data 1
1	 Kill Transaction in Progress Normal host controller operationdefault Stop host transaction currently in progress. Setting this bit also sets the FAILED status bit (Host Status bit-4) and asserts the interrupt selected by the SMB Interrupt Select bit (Function 4 SMBus Host Configuration Register RxD2[3]). 	I/O Offset 07h – SMBus Block Data
0	Interrupt Enable 0 Disable interrupt generationdefault 1 Enable generation of interrupts on completion	transaction always starts at index address 0. 7-0 SMBUS Block Data

of the current host transaction.



I/O Off	fset 08h – SMBus Slave ControlRW	I/O Offset 0B-0Ah – SMBus Slave Event RW
7-5 4	Reserved always reads 0 SMBus GPIO Slave Enable 0 Disable default 1 Enable generation of a resume event upon an external SMBus master generating a transaction with an address that matches the GPIO Slave Address register (I/O offset 0Fh).	This register is used to enable generation of interrupt or resume events for accesses to the host controller's slave port. 15-0 SMBus Slave Event
3	SMBus Alert Enable 0 Disable	an interrupt or resume event will be generated if the command value matches the value in the SMBus Slave Command register and the access was to SMBus host address 10h.
2	SMBus Shadow Port 2 Enable 0 Disable	I/O Offset 0D-0Ch – SMBus Slave Data
1	SMBus Shadow Port 1 Enable 0 Disable	whose address field matched one of the slave shadow port addresses or the SMBus host controller slave port address of 10h. I/O Offset 0Fh – SMBus GPIO Slave Address (30h) RW 7-1 SMBus GPIO Slave Address
0	SMBus Slave Enable 0 Disable	incoming SMBus addresses for a GPIO slave. 0 Reserved always reads 0
This re	gister is used to store command values for external master accesses to the host slave and slave shadow	

ports. **7-0**



Device 17 Function 5 Registers - AC97 Audio Controller

The audio controller interface is hardware compatible with AC97. The PCI configuration registers for the audio controller are located in the function 5 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

Offset 1	1-0 - Vendor ID	RO	Offset 1	<u> 13-10 - Base Address 0 – SGD Contr</u>	ol / Status RW
15-0	Vendor ID (1106h = V	TA Technologies)		Reserved	
Office 4	2.2 Davida ID	DO.		Base Address	$default = 00h$
	3-2 - Device ID		7-0	00000001b (256 bytes)	
15-0	Device ID (3059h = VT8237R Pl	us Audio Controller)			
Offset 5	5-4 - Command	RW			
	Reserved		Device	0 Offset 2D-2C – Subsystem Vendor	· ID (0000h)*RO
9	Reserved (fast back-to-back)			Subsystem Vendor ID	
8	SERR# Enable			egister is RW if function $5 \text{ Rx42}[5] = 1$	
7	Reserved (address stepping)	fixed at 0			
6	Reserved (parity error response)	fixed at 0	Device	0 Offset 2F-2E – Subsystem ID (000	0h)*RO
5	Reserved (VGA palette snoop)	fixed at 0		Subsystem ID	
4	Reserved (memory write and invali	date) fixed at 0		egister is RW if function $5 \text{ Rx}42[5] = 1$	
3	Reserved (special cycle monitoring)fixed at 0			
2	Bus Master		Offset 3	34 – Capture Pointer (C0h)	RO
1	Memory Space				
0	I/O Spacede	fault=0 (disabled)	Offset 3	BC - Interrupt Line	RW
Offset 7	7-6 - Status	RO	7-4	Reserved	always reads 0
15	Detected Parity Error		3-0	Audio Interrupt Routing	
14	Signalled System Error			0000 Disabled	default
13	Received Master Abort			0001 IRQ1	
12	Received Target Abort			0010 Reserved	
11	Signalled Target Abort			0011 IRQ3	
	DEVSEL# Timing	IIXCu at 0		0100 IRQ4	
10-7	00 Fast			0101 IRQ5	
	01 Medium	fixed		0110 IRQ6	
	10 Slow			0111 IRQ7	
	11 Reserved			1000 IRQ8	
8	Data Parity Error	fixed at 0		1001 IRQ9	
7	Fast Back-to-Back Capable			1010 IRQ10	
6-5	Reserved			1011 IRQ11 1100 IRQ12	
4	PM 1.1			*	
3-0	Reserved	always reads 0		1101 IRQ13 1110 IRQ14	
0.00				1110 IKQ14 1111 Disabled	
Offset 8	<u> </u>			APIC (See Device 17 Function 0 Rx	58[6])
7-0	Silicon Revision Code	default = nnh		x000 IRQ16	.50[0])
				x001 IRQ17	
				x010 IRQ18	
Offset (9 - Programming Interface (00h)	RO		noro moro	
<u>Jiiset</u>	2.25			x111 IRQ23	
Offset A	Offset A - Sub Class Code (01h=Audio Device)RO			3D - Interrupt Pin (03h)	RU
Offset 1	B - Base Class Code (04h=Multimed	ia Device)RO	7-0	Interrupt Pin defau	
			Offset 3	BE - Minimum Grant (00h)	RO

Offset 3F - Maximum Latency (00h).....RO



Audio-Specific PCI Configuration Registers

mset 4	40 – A	C Link interface StatusKO
7-6	Rese	rvedalways reads 0
5	Code	ec CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
4	Code	ec CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	ec CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
1	AC9	7 Low-Power StatusRO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[12] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	ec CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)

Offset 4	1 – AC Link Interface ControlRY	N
7	AC-Link Interface	
	0 Disabledefau	ılt
	1 Enable	
6	AC-Link Reset	
	0Assert AC-Link Reset (used for cold reset) de	ef
	1De-assert AC-Link Reset	
5	AC-Link Sync	
	0 Release SYNCdefau	lt
	1 Force SYNC High (used for warm reset)	
4	AC-Link Serial Data Out	
	0 Release SDOdefau	lt
	1 Force SDO High	
3	Variable-Sample-Rate On-Demand Mode	
	0 Disable (AC Link sends data every frame) de	
	1 Enable (AC Link sends data only when there	is
	a request from the codec)	
2	3D Audio Channel Slots 3/4	
	0 Disabledefau	lt
	1 Enable	
	Note that slots 7/8 and 6/9 do not have to be selected	d
	as they are not muxed with DXS as are slots 3/4)	
1	Free Running Clock	
	0 Dynamic Stop Clockdefau	lt
	1 Free Running Clock	
0	Reserved always reads	0



Offset 4	<u> 2 – Function EnableRW</u>	/	
7-6	Reserved always reads (
5	Function 5 Config Reg Rx2C WritableRW		
	0 Device 17 Function 5 Rx2C-2F ROdefaul		
	1 Device 17 Function 5 Rx2C-2F RW		
4-0	Reserved always reads ()	
Offset 4	4 – MC97 Interface ControlRC)	
	RO to function 5 (RW in func 6) for status reporting.	_	
7	AC-Link Interface for Slot-5 (Modem)RC)	
,	0 Disabledefaul		
	1 Enable	•	
6	Secondary Codec SupportRC)	
	0 Disable defaul		
	1 Enable		
5	Function 6 Config Reg Rx9-B WritableRC)	
	0 Device 17 Function 6 Rx9-B ROdefaul	t	
	1 Device 17 Function 6 Rx9-B RW		
4	Function 6 Config Reg 2Ch WritableRC)	
	0 Device 17 Function 6 Rx2C-2F ROdefaul	t	
	1 Device 17 Function 6 Rx2C-2F RW		
3	SyncRC		
	This bit reports whether there is activity in function 6		
	(modem). When function 5 (audio) enters low-power		
	state and wants to gate bit-clock, software needs to		
	check this bit to see whether bit-clock can actually be)	
	gated, as function 6 shares the same bit-clock.	_	
	0 Function 6 activity in progress that requires	3	
	bit-clock 1 Function 6 does not need bit-clock so bit-clock	_	
	can be gated	•	
2	AC97 Supports Modem Power States D1/D2RC		
4	0 Can't support D1/D2 power statesdefaul		
	1 Can support D1/D2 power statesdefaul	ι	
1-0	Reserved always reads ()	

Offset (C3-C0 - Powe	er Mgmt CapabilityRO
31-0	Power Mgm	t Capability always reads 0602 0001h
Offset (C7-C4 – Powe	er StateRW
31-2	Reserved	always reads 0
1-0	Power State	•
	00 D0	default
	01 D1	
	10 D2	
	11 D3	



I/O Base 0 Regs - Audio Scatter / Gather DMA

DXS Channel 0-3 SGD Registers (x = 0-3)

7	SGD ActiveRO
	0 SGD has completed or been terminated.default
	1 SGD Active
6-5	Reserved always reads 0
4	Current SGD Index Equals Stop IndexRO
	0 SGD index not equal to stop indexdefault
	1 SGD index being processed equals the stop
	index. This bit differs from bit-2 of this
	register in that this bit becomes 1 as soon as
	the SGD reaches the index equal to the stop
	index. Bit-2 becomes 1 after the SGD finishes
	processing the index equal to the stop index.
_	So this bit will always turn on before bit-2.
3	SGD Trigger QueuedRO
	This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset $x1[1] = 1$ while
	the SGD engine is running).
	0 SGD trigger not queueddefault 1 SGD trigger queued (when SGD reaches EQL)
	1 SGD trigger queued (when SGD reaches EOL, it will restart).
2	SGD Stop Interrupt StatusRWC
4	1 SGD finished the index equal to the stop index
	set in xB-x8[31-24].
1	SGD EOL (End Of Link)RWC
1	1 Block is the last of the link. May be used by
	software as a signal to generate an interrupt
	request if I/O Offset $x1[1] = 1$.
0	SGD FlagRWC
v	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $x1[0] = 1$.

O Offs	set x1	- DXS Channel x SGD Control RW
7	SGD	StartWO (always reads 0)
	0	No effect
	1	Start SGD operation
6	SGD	TerminateWO (always reads 0)
	0	No effect
	1	Terminate SGD operation
5	SGD	Auto-Start
	0	
	1	Auto Restart at EOL
4	Resei	· · · · · · · · · · · · · · · · · · ·
3	SGD	Pause
	0	Release pause and resume the transfer
	1	Pause SGD read operation (SGD pointer stays
		at the current address). SGD will finish
		transferring the current block before pausing.
2		rupt on Stop Index = Current Index and End
	of Blo	
		ols whether an interrupt is generated when the
		nt index equals the stop index $(x0[2] = 1)$.
	0	Disabledefault
_	1	Enable
1		rupt on EOL @ End of Block
		ols whether an interrupt is generated on EOL
] = 1).
		Disable default
	1	Enable
0		rupt on FLAG @ End-of-Block
		ols whether an interrupt is generated on FLAG
] = 1).
	U	Disabledefault

1 Enable



I/O Offset x2 – DXS Left Channel x Volume (3Fh)......RW I/O Offset x3 – DXS Right Channel x Volume (3Fh)RW Reserved (Do Not Program).....always write 0's 5-0 **Volume Control** 000000 0 db 000111 -10.5 db 011111 -46.5 db 111111 Muted (instead of -94.5 db)default I/O Offset x7-x4 – DXS Chan x SGD Table Ptr Base.....RW 31-0 SGD Table Pointer Base Address (even addr) W Current Pointer Address.....R I/O Offset xB-x8 – StopIndex / DataType / SampleRateRW **31-24 SGD Stop Index Setting**......default = FFh 23-22 Reserved always reads 0 21-20 PCM Format Selects the format used by the controller to process the incoming sample. 00 8-bit Monodefault 01 8-bit Stereo 10 16-bit Mono 11 16-bit Stereo **19-0** Sample Rate.....default = FFFFFh (48K)

This field allows the sample rate converter to know the sample rate of an incoming sample so the converter can properly convert the sample into the required 48 KHz sample output. Program as (2^{20})

I/O Offset xF-xC – DXS Chan x SGD Current Count ... RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.

Audio SGD Table Format

<u>63</u>	<u>62</u>	<u>61-56</u>	<u>55-32</u>	<u>31-0</u>
EOL	\overline{FLAG}	-reserved-	Base	Base
			Count	Address
			[23:0]	[31:0]

- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer.
- **FLAG** Block Flag. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.

48.000) * Sample Rate



Multichannel SGD Registers

I/O Off	set 40	- Multichannel SGD StatusRWC	
7	SGD	ActiveRO	
	0	SGD has completed or been terminated.default	
	1	SGD Active	
6-5	Rese	rved always reads 0	
4	Curr	ent SGD Index Equals Stop IndexRO	
	0	SGD index not equal to stop indexdefault	
	1	SGD index being processed equals the stop	
		index. This bit differs from bit-2 of this	
		register in that this bit becomes 1 as soon as	
		the SGD reaches the index equal to the stop	
		index. Bit-2 becomes 1 after the SGD finishes	
		processing the index equal to the stop index.	
2	CCD	So this bit will always turn on before bit-2.	
3		Trigger QueuedRO	
		bit reports whether the trigger used to restart the	
		SGD operation is queued (I/O Offset 41[1] = 1 while the SGD engine is running).	
	0	<u> </u>	
	1	SGD trigger not queued (when SGD reaches EOL,	
	1	it will restart).	
2	SGD	Stop Interrupt StatusRWC	
	1	SGD finished the index equal to the stop index	
		set in 4R-48[31-24]	
1	SGD	EOL (End Of Link)RWC	
	1	Block is the last of the link. May be used by	
		software as a signal to generate an interrupt	
		request if I/O Offset $41[1] = 1$.	
0	SGD		
	1	Block complete. May be used by software as a	
		signal to generate an interrupt request if I/O	
		Offset $41[0] = 1$.	

7	SGD StartWO (always reads
	0 No effect
	1 Start SGD operation
6	SGD TerminateWO (always reads
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOLdefau
	1 Auto Restart at EOL
4	Center / LFE Playback Order
	0 Keep Center & LFE playback ord
	(3,4,6,9,7,8) defau
	1 Swap Center & LFE playback ord
•	(3,4,9,6,7,8) SGD Pause
3	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer star
	at the current address). SGD will finite
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and Er
_	of Block
	Controls whether an interrupt is generated when the
	current index equals the stop index $(40[2] = 1)$.
	0 Disable defau
	1 Enable
1	Interrupt on EOL @ End of Block
	Controls whether an interrupt is generated on EC
	(40[1] = 1).
	0 Disabledefau
	1 Enable
0	Interrupt on FLAG @ End-of-Block
	Controls whether an interrupt is generated on FLA
	(40[0] = 1).
	0 Disabledefau
	1 Enable



I/O Off	Set 42 – Multichannel SGD FormatRW
7	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	0 8-bitdefault
	1 16-bit
6-4	Number of Channels Supported
	001 One Channeldefault
	010 Two Channels
	100 Four Channels
	110 Six Channels
	All the other values are invalid
3-0	Reserved always reads 0
I/O Off	Set 43 – Multichannel Scratch RegisterRW
7-0	No Hardware Function default = 00h
<u>I/O Off</u>	set 47-44 – Multichannel SGD Table Ptr BaseRW
31-0	SGD Table Pointer Base Address (even addr) W
	Current Pointer AddressR

I/O Off	set 4B-48 – Multichannel S	SGD Slot Select RW
31-24	SGD Stop Index Setting.	default = FFh
23-0	Reserved	always reads 0

I/O Offset 4F-4C - Multichannel SGD Current Count.. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 0 SGD Registers

7	SGD Active	RO
	0 SGD has completed	or been terminated.default
	1 SGD Active	
6	SGD Paused	RO
	0 SGD not paused	default
	1 SGD Paused	
5		always reads 0
4		als Stop IndexRO
		al to stop indexdefault
		processed equals the stop
		differs from bit-2 of this
		bit becomes 1 as soon as
		he index equal to the stop
		es 1 after the SGD finishes
		ex equal to the stop index.
•		ys turn on before bit-2.
3		RO
		e trigger used to restart the
	the SGD engine is running	(I/O Offset 61[1] = 1 while
). eueddefault
		(when SGD reaches EOL,
	it will restart).	(when SOD feaches EOL,
2	SCD Stop Interrupt Stat	usRWC
_	1 SGD finished the ir	dex equal to the stop index
	set in 6B-68[31-24]	
1	SGD EOL (End Of Link	RWC
_		the link. May be used by
		al to generate an interrupt
	request if I/O Offse	
0		RWC
		ay be used by software as a
		an interrupt request if I/O
	Offset $61[0] = 1$.	

7	SGD StartWO (always reads 0)
	0 No effect	•
	1 Start SGD operation	
6	SGD TerminateWO (always reads 0))
	0 No effect	
	1 Terminate SGD operation	
5	SGD Auto-Start	
	0 Stop at EOLdefaul	t
	1 Auto Restart at EOL	
4	Reservedalways reads ()
3	SGD Pause	
	0 Release pause and resume the transfer	
	1 Pause SGD read operation (SGD pointer stays	
	at the current address). SGD will finish	1
	transferring the current block before pausing.	
2	Interrupt on Stop Index = Current Index and End	l
	of Block	
	Controls whether an interrupt is generated when the)
	current index equals the stop index $(60[2] = 1)$.	
	0 Disable defaul	t
	1 Enable	
1	Interrupt on EOL @ End of Block	
	Controls whether an interrupt is generated on EOI	_
	(60[1] = 1).	
	0 Disabledefaul	t
_	1 Enable	
0	Interrupt on FLAG @ End-of-Block	
	Controls whether an interrupt is generated on FLAC	Ì
	(60[0] = 1).	
	0 Disabledefaul	t
	1 Enable	



<u>1/U UII</u>	fset 62	- Write Channel 0 SGD Fo	rmatRW
7	Reser	ved (Do Not Program)	always write 0
6		rding FIFO	,
	0	Disable	default
	1	Enable	
5-0	Reser	ved	always reads 0
I/O Of	fset 63	– Write Channel 0 Input So	electRW
1/0 01		TTITE CIMILET O IMPAC ST	
7-3		ved	
	Reser		
7-3	Reser Input	ved	always reads 0
7-3	Reser Input	ved Source Select	always reads 0
7-3	Reser Input 0 1	t Source Select Line In (Slot 3, 4)	always reads 0
7-3	Reser Input 0 1 Recor	t Source Select Line In (Slot 3, 4) Mic In (Slot 6)	always reads 0
7-3	Reser Input 0 1 Recor 00	t Source Select Line In (Slot 3, 4) Mic In (Slot 6) rding Source Select	always reads 0
7-3	Reser Input 0 1 Recor 00 01	Line In (Slot 3, 4)	always reads 0
7-3	Reser Input 0 1 Recor 00 01 10	Line In (Slot 3, 4)	always reads 0

I/O Off	<u> Sset 67-64 – Wr Channel 0 SGD Table Ptr Basel</u>	RW
31-0	SGD Table Pointer Base Address (even addr)	W
	Current Pointer Address	R

I/O Offs	set 6B-68 – Write Channel 0 SGD Stop Index RW
31-24	SGD Stop Index Setting default = FFh
23-22	Reserved always reads 0
21-20	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	00 8-bit Monodefault
	01 8-bit Stereo
	10 16-bit Mono
	11 16-bit Stereo
19-16	ReservedRW
15-0	Reserved always reads 0

I/O Offset 6F-6C - Wr Channel 0 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 1 SGD Registers

I/O Of	fset 70	- Write Channel 1 SGD StatusRWC
7	SGD	ActiveRO
	0	SGD has completed or been terminated.default
	1	SGD Active
6	SGD	PausedRO
	0	SGD not pauseddefault
	1	SGD Paused
5	Rese	
4	Curr	ent SGD Index Equals Stop IndexRO
	0	SGD index not equal to stop indexdefault
	1	SGD index being processed equals the stop
		index. This bit differs from bit-2 of this
		register in that this bit becomes 1 as soon as
		the SGD reaches the index equal to the stop
		index. Bit-2 becomes 1 after the SGD finishes
		processing the index equal to the stop index.
		So this bit will always turn on before bit-2.
3		Trigger QueuedRO
		bit reports whether the trigger used to restart the
		operation is queued (I/O Offset 71[1] = 1 while
		GD engine is running).
	0	SGD trigger not queueddefault
	1	SGD trigger queued (when SGD reaches EOL,
•	COR	it will restart).
2		Stop Interrupt StatusRWC
	1	SGD finished the index equal to the stop index
4	COD	set in 7B-78[31-24].
1		EOL (End Of Link)RWC
	1	Block is the last of the link. May be used by
		software as a signal to generate an interrupt
Δ	CCD	request if I/O Offset 71[1] = 1.
0	SGD	Flag
	1	Block complete. May be used by software as a
		signal to generate an interrupt request if I/O
		Offset $71[0] = 1$.

Off	fset 71 – Write Channel 1 SGD ControlRW
7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOLdefault
	1 Auto Restart at EOL
4	Reserved always reads 0
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stays
	at the current address). SGD will finish
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	of Block
	Controls whether an interrupt is generated when the
	current index equals the stop index $(70[2] = 1)$.
	0 Disabledefault
1	1 Enable
1	Interrupt on EOL @ End of Block
	Controls whether an interrupt is generated on EOL
	(70[1] = 1). 0 Disabledefault
	1 Enable
0	Interrupt on FLAG @ End-of-Block
U	Controls whether an interrupt is generated on FLAG
	($70[0] = 1$).
	0 Disabledefault
	1 Enable
	1 Dimote



I/O Of	fset 72	- Write Channel 1 SGD FormatRW
7	Rese	rved (Do Not Program)always write 0
6		rding FIFO
	0	Disabledefault
	1	Enable
5-0	Rese	rved always reads 0
I/O Of	fset 73	– Write Channel 1 Input SelectRW
<u>I/O Off</u> 7-3		
	Rese	
7-3	Rese	rvedalways reads 0
7-3	Reser	rvedalways reads 0 t Source Select
7-3	Reser Input 0 1	rved always reads 0 t Source Select Line In (Slot 3, 4)
7-3	Reser Input 0 1 Recor	t Source Select Line In (Slot 3, 4)
7-3	Reser Input 0 1 Recor 00	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select
7-3	Reser Input 0 1 Recor 00 01	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default
7-3	Reser Input 0 1 Recor 00 01 10	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default Secondary Codec 01

I/O Off	fset 77-74 – Wr Channel 1 SGD Table Ptr Base	RW
31-0	SGD Table Pointer Base Address (even addr)	W
	Current Pointer Address	F

I/O Offs	fset 7B-78 – Write Channel 1 SGI	O Stop Index RW
31-24	SGD Stop Index Setting	default = FFh
23-22	Reserved	always reads 0
21-20	PCM Format	
	Selects the PCM format used b	by the controller to
	process the incoming sample.	
	00 8-bit Mono	default
	01 8-bit Stereo	
	10 16-bit Mono	
	11 16-bit Stereo	
19-16	Reserved	RW
15-0	Reserved	always reads 0

I/O Offset 7F-7C - Wr Channel 1 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

I/O Off	<u>set 83-80 – AC97 Controller Cmd (W) / Status (R)</u>	
This reg	ister may be accessed from either function 5 or 6	
31-30	Codec IDRY	V
	00 Select Codec CID = 00	
	01 Select Codec CID = 01	
	10 Select Codec CID = 10	
	11 Select Codec CID = 11	
29	Codec 11 Data / Status / Index ValidW	C
	0 Not Valid	
	1 Valid (OK to Read bits 0-23)	
28	Codec 10 Data / Status / Index ValidW	C
	0 Not Valid	
27	1 Valid (OK to Read bits 0-23)	_
27	Codec 01 Data / Status / Index ValidW	C
	0 Not Valid 1 Valid (OK to Read bits 0-23)	
26	- ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	Λ
25	Reserved always reads Codec 00 Data / Status / Index ValidW	C
23	0 Not Valid	C
	1 Valid (OK to Read bits 0-23)	
24	AC97 Controller BusyR	O
	0 Codec is ready for a register access command	
	1 AC97 Controller is sending a command to the	
	codec (commands are not accepted)	
23	Codec Register Read / Write ModeRV	V
	0 Select Codec register write mode	
	 Select Codec register read mode 	
22-16	Codec Register Index [7:1]RV	
	Index of the AC97 codec register to access (in the	
	attached codec). Data must be written before or	
	the same time as Index because writing to the inde	
	triggers the AC97 controller to access the addresse	d
15.0	codec register over the AC-link interface.	T 7
15-0	Codec Register Data	/V

Note: "WC" in the above bit descriptions indicates "write one to clear".

I/O Off	set 87-84 – Audio SGD Status ShadowRO
31	Audio Record 1 SGD Active Shadow (Rx70[7])
30	Audio Record 1 SGD Stop Shadow(Rx70[2])
29	Audio Record 1 SGD EOL Shadow(Rx70[1])
28	Audio Record 1 SGD Flag Shadow(Rx70[0])
27	Audio Record 0 SGD Active Shadow (Rx60[7])
26	Audio Record 0 SGD Stop Shadow(Rx60[2])
25	Audio Record 0 SGD EOL Shadow(Rx60[1])
24	Audio Record 0 SGD Flag Shadow(Rx60[0])
23-20	Reserved always reads 0
19	MultiChannel SGD Active Shadow (Rx60[7])
18	MultiChannel SGD Stop Shadow(Rx60[2])
17	MultiChannel SGD EOL Shadow(Rx60[1])
16	MultiChannel SGD Flag Shadow(Rx60[0])
15	DX Channel 3 SGD Active Shadow(Rx30[7])
14	DX Channel 3 SGD Stop Shadow(Rx30[2])
13	DX Channel 3 SGD EOL Shadow(Rx30[1])
12	DX Channel 3 SGD Flag Shadow(Rx30[0])
11	DX Channel 2 SGD Active Shadow(Rx20[7])
10	DX Channel 2 SGD Stop Shadow(Rx20[2])
9	DX Channel 2 SGD EOL Shadow(Rx20[1])
8	DX Channel 2 SGD Flag Shadow(Rx20[0])
7	DX Channel 1 SGD Active Shadow(Rx10[7])
6	DX Channel 1 SGD Stop Shadow(Rx10[2])
5	DX Channel 1 SGD EOL Shadow(Rx10[1])
4	DX Channel 1 SGD Flag Shadow(Rx10[0])
3	DX Channel 0 SGD Active Shadow(Rx00[7])
2	DX Channel 0 SGD Stop Shadow(Rx00[2])
1	DX Channel 0 SGD EOL Shadow(Rx00[1])
0	DX Channel 0 SGD Flag Shadow(Rx00[0])
The following function	lowing registers 88-8C may be accessed from either 5 or 6:
I/O Off	set 88 – DX0 FIFO CountRO
7-0	Total Valid Data Bytes in DX0 Engine
I/O Off	set 89 – DX1 FIFO CountRO
7-0	Total Valid Data Bytes in DX1 Engine
I/O Off	set 8A – DX2 FIFO Count RO
7-0	Total Valid Data Bytes in DX2 Engine
I/O Off	set 8B – DX3 FIFO CountRO
7-0	Total Valid Data Bytes in DX3 Engine
I/O Off	set 8C – 3D Audio FIFO CountRO
7-0	Total Valid Data Bytes in 3D Audio Engine
Offset 9	0-9F – Mapped from Function 5/6 Rx40-4F RO



<u>Device 17 Function 6 Registers - MC97 Modem Controller</u>

The modem controller interface is hardware compatible with MC97. The PCI configuration registers for the modem controller are located in the function 6 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

Offset 1	1-0 - Vendor ID (1106h)RO	0
15-0	Vendor ID (1106h = VIA Technologies)	
Offset 3	8-2 - Device ID (3068h)RO	
15-0	Device ID (3068h = VT8237R Plus Modem Controlle	
Offset 5	5-4 – Command (0000h)RW	<u>D</u>
	Reserved always reads 0	*
9	Reserved (fast back-to-back) fixed at 0	
8	SERR# Enable fixed at 0	D
7	Reserved (address stepping) fixed at 0	
6	Reserved (parity error response)	*
5	Reserved (VGA palette snoop) fixed at 0	
4	Reserved (memory write and invalidate) fixed at 0	0
3	Reserved (special cycle monitoring)fixed at 0	<u> </u>
2	Bus Master	
1	Memory Space	
0	I/O Spacedefault=0 (disabled)	
Offset 7	7-6 - Status (0200h)RO	
15	Detected Parity Error always reads 0	
14	Signalled System Error	
13	Received Master Abort	
12	Received Target Abort	
11	Signalled Target Abortfixed at 0	
10-9	DEVSEL# Timing	
	00 Fast	
	01 Medium fixed	
	10 Slow	
	11 Reserved	
8	Data Parity Errorfixed at 0	
7	Fast Back-to-Back Capablefixed at 0	
6-0	Reserved always reads 0	
Offset 8	3 - Revision ID (nnh)RO	
7-0	Silicon Revision Code default = nnh	
Offset 9 - Programming Interface (00h)*RO		
Offset A - Sub Class Code (80h)*RO		
*Registers 9-B are RW if function 6 Rx44[5] = 1		

	Offset 1	3-10 - Base Address 0 – SGD Control / Status RW
		Reservedalways reads 0
	15-8	Base Address default = 00h
	7-0	
er)		
		<u>0 Offset 2D-2C – Subsystem Vendor ID (0000h)*RO</u>
		Subsystem Vendor ID default = 0
	*This re	egister is RW if function $6 \text{ Rx} 44[4] = 1$
	Device	0 Offset 2F-2E – Subsystem ID (0000h)**RO
	15-0	Subsystem ID default = 0
	*This re	egister is RW if function $6 \text{ Rx} 44[4] = 1$
	Offset 3	BC - Interrupt Line (00h)RW
	7-4	Reserved always reads 0
	3-0	Modem Interrupt Routing
		0000 Disabled default
		0001 IRQ1
		0010 Reserved
		0011 IRQ3
		0100 IRQ4
		0101 IRQ5
		0110 IRQ6
		0111 IRQ7
		1000 IRQ8
		1001 IRQ9
		1010 IRQ10
		1011 IRQ11
		1100 IRQ12
		1101 IRQ13
		1110 IRQ14
		1111 Disabled
		APIC (See Device 17 Function 0 Rx58[6])
		x000 IRQ16
		x001 IRQ17
		x010 IRQ18
		x111 IRQ23
	Offset 3	BD - Interrupt Pin (03h)RO
		7-0 Interrupt Pin default = 03h (INTC#)
		BE - Minimum Grant (00h)RO
	Offset 3	BF - Maximum Latency (00h)RO



Modem-Specific PCI Configuration Registers

Offset 4	40 – A	C Link Interface StatusRO
7-6	Rese	rvedalways reads 0
5	Code	c CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
4	Code	c CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
3	Reser	rved always reads 0
2	Code	c CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
1	AC97	7 Low-Power StatusRO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	c CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)

iset	41 – AC LINK INTERIACE CONTROL KW
7	AC-Link Interface
	0 Disabledefault
	1 Enable
6	AC-Link Reset
	0Assert AC-Link Reset (used for cold reset) def
	1De-assert AC-Link Reset
5	AC-Link Sync
	0 Release SYNCdefault
	1 Force SYNC High (used for warm reset)
4	AC-Link Serial Data Out
	0 Release SDOdefault
	1 Force SDO High
3	Variable-Sample-Rate On-Demand Mode RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disable (AC Link sends data every frame) def
	1 Enable (AC Link sends data only when there is
	a request from the codec)
2	3D Audio Channel Slots 3/4RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disabledefault
	1 Enable
	Note that slots 7/8 and 6/9 do not have to be selected
	as they are not muxed with DXS as are slots 3/4)
1	Free Running Clock
	0 Dynamic Stop Clockdefault
•	1 Free Running Clock
0	Reservedalways reads 0



Offset 4	42 – Function EnableRO	
	gister is controlled through function 5 but may be read nction 6.	
7-6	Reservedalways reads 0	
5	Function 5 Config Reg Rx2C WritableRO	
	0 Device 17 Function 5 Rx2C-2F ROdefault	
	1 Device 17 Function 5 Rx2C-2F RW	
4-0	Reserved always reads 0	
Offset 4	44 – MC97 Interface ControlRW	
7	AC-Link Interface for Slot-5 (Modem)	
-	0 Disabledefault	
	1 Enable	
6	Secondary Codec Support	
	0 Disabledefault	
	1 Enable	
5	Function 6 Config Reg Rx9-B Writable	
	0 Device 17 Function 6 Rx9-B ROdefault	
	1 Device 17 Function 6 Rx9-B RW	
4	Function 6 Config Reg 2C-2Fh Writable	
	0 Device 17 Function 6 Rx2C-2F ROdefault	
	1 Device 17 Function 6 Rx2C-2F RW	
3	Sync	
	This bit reports whether there is activity in function 6	
	(modem). When function 5 (audio) enters low-power	
	state and wants to gate bit-clock, software needs to	
	check this bit to see whether bit-clock can actually be	
	gated, as function 6 shares the same bit-clock.	
	0 Function 6 activity in progress that requires	
	bit-clock Function 6 does not need bit-clock so bit-clock	
	1 Function 6 does not need bit-clock so bit-clock can be gated	
2	AC97 Supports Modem Power States D1/D2RO	
	0 Can't support D1/D2 power statesdefault	
	1 Can support D1/D2 power states	
1-0	Reserved always reads 0	

Offset 1	D3-D0 – Powe	er Mgmt CapabilityRO
31-0	Power Mgm	t Capability always reads 0602 0001h
Offset l	D7-D4 – Powe	er StateRW
31-2	Reserved	always reads 0
1-0	Power State	•
	00 D0	default
	01 D1	
	10 D2	
	11 D3	



I/O Base 0 Regs - Modem Scatter / Gather DMA

Modem SGD Read Channel Registers

I/O Off	Set 40 – Modem SGD Read Channel StatusRWC
7	SGD ActiveRO
	0 SGD has completed or been terminated default
	1 SGD Active
6	SGD PausedRO
	0 SGD not pauseddefault
	1 SGD Paused
5-4	Reserved always reads 0
3	SGD Trigger QueuedRO
	This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset $41[1] = 1$ while
	the SGD engine is running).
	0 SGD trigger not queueddefault
	1 SGD trigger queued (when SGD reaches EOL,
	it will restart).
2	SGD Stop Interrupt StatusRWC
	1 SGD finished the index equal to the stop index
	set in 4B-48[31-24].
1	SGD EOL (End Of Link)RWC
	1 Block is the last of the link. May be used by
	software as a signal to generate an interrupt
	request if I/O Offset $41[1] = 1$.
0	SGD FlagRWC
	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $41[0] = 1$.
I/O Off	Set 41 – Modem SGD Read Channel ControlRW

O Off	set 41 -	- Modem SGD Read Channel ControlRW
7	SGD	Start
	0	No effect
	1	Start SGD read channel operation
6	SGD	Terminate
	0	No effect
	1	Terminate SGD read channel operation
5-4	Test (Do Not Program) always write 0
3	SGD	PauseRW
	0	Release SGD read channel pause and resume
		the transfer from the paused line
	1	Pause SGD read channel operation (SGD read
		channel pointer stays at the current address)
2-1	Reser	rved always reads 0
0	Mode	em SGD Read Reset
	0	Normal Operationdefault
	1	Reset Modem SGD read channel operation

I/O Off	set 42 -	- Modem SGD Read Channel Type RW
7	Auto-	Start SGD at EOL
	0	Stop at EOL default
	1	Auto restart at EOL
6-4	Reser	vedalways reads 0
3-2	Interi	rupt Select
	This b	oit determines the timing of interrupt generation
	when	bit-1 or bit-0 of this register are equal to 1.
	00	Interrupt at PCI Read of Last Line default
	01	Interrupt at Last Sample Sent
	10	Interrupt at Less Than One Line to Send
	11	-reserved-
1	Interi	rupt on EOL @ End of Block
	0	Disabledefault
	1	Enable
0	Interi	rupt on FLAG @ End-of-Blk
	0	Disabledefault
	1	Enable
I/O Off	ent 17	44 – Modem SGD R Ch Table Ptr Base RW
		-
31-0		Table Pointer Base Address (even addr) W
	Curre	ent Pointer AddressR

I/O Offset 4F-4C - Modem SGD R Ch Current Count.. RO

31-24 Current Modem SGD Read Channel Index

This field reports the index the SGD engine is currently processing.

23-0 Current Modem SGD Read Channel Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.

Modem SGD Table Format

<u>63</u>	<u>62</u>	<u>61</u>	<u>60-56</u>	<u>55-32</u>	<u>31-0</u>
EOL	FLAG	STOP	-reserved-	Base	Base
				Count	Address
				[23:0]	[31:0]



Modem SGD Write Channel Registers

I/O Off	<u> Set 50 – Modem SGD Write Channel StatusRO</u>
7	SGD ActiveRO
	0 SGD has completed or been terminated.default
	1 SGD Active
6	SGD PausedRO
	0 SGD not pauseddefault
	1 SGD Paused
5-4	Reserved always reads 0
3	SGD Trigger QueuedRO
	This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset $51[1] = 1$ while
	the SGD engine is running).
	0 SGD trigger not queueddefault
	1 SGD trigger queued (when SGD reaches EOL,
	it will restart).
2	Reserved always reads 0
1	SGD EOL (End Of Link)RWC
	1 Block is the last of the link. May be used by
	software as a signal to generate an interrupt
	request if I/O Offset $51[1] = 1$.
0	SGD FlagRWC
	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $51[0] = 1$.

I/O Off	set 51 – Modem SGD Write Channel ControlRW
7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD write channel operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD write channel operation
5-4	Test (Do Not Program)always write 0
3	SGD Pause
	0 Release SGD write channel pause and resume
	the transfer from the paused line
	1 Pause SGD write channel operation (SGD
	write channel pointer stays at current address)
2	Reserved always reads 0
1	Reset Modem SGD Write Operation
0	Reserved always reads 0

7	Auto	-Start SGD at EOL	
	0	Stop at EOL	default
	1	Auto restart at EOL	
6-2	Rese	rved	always reads 0
1	Inter	rupt on EOL @ End of B	lock
	0	Disable	default
	1	Enable	
0	Inter	rupt on FLAG @ End-of-	Blk
	0	Disable	default
	1	Enable	
O Of	fset 57-	54 – Modem SGD W Ch	Table Ptr Base . RW
31-0	SGD	Table Pointer Base Addre	ess (even addr) W
	Curr	ent Pointer Address	R

I/O Offset 5F-5C - Modem SGD W Ch Current Count. RO

- 31-24 Current Modem SGD Write Channel Index This field reports the index the SGD engine is currently processing.
- 23-0 Current Modem SGD Write Channel Count This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.
- **EOL** End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer.
- FLAG Block Flag. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.
- STOP Block Stop. If set, transfer pauses at the end of this block. To resume the transfer, write 1 to Rx?0[2].



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

Offset 8	3-80 – AC97 Controller Command (W) / Status (R)	
	ister may be accessed from either function 5 or 6	
	Codec IDRW	-
0100	00 Select Codec CID = 00	
	01 Select Codec CID = 01	
	10 Select Codec CID = 10	
	11 Select Codec CID = 11	
29	Codec 11 Data / Status / Index ValidRO	1
	0 Not Valid	
	1 Valid (OK to Read bits 0-23)	
28	Codec 10 Data / Status / Index ValidRO	1
	0 Not Valid	
	1 Valid (OK to Read bits 0-23)	
27	Codec 01 Data / Status / Index ValidRO	1
	0 Not Valid	
	1 Valid (OK to Read bits 0-23)	
26	Reserved always reads 0	,
25	Codec 00 Data / Status / Index ValidRO	,
	0 Not Valid	
	1 Valid (OK to Read bits 0-23)	
24	AC97 Controller BusyRO	
	0 Codec is ready for a register access command	
	1 AC97 Controller is sending a command to the	;
	codec (commands are not accepted)	
23	Codec Register Read / Write ModeRW	
	0 Select Codec register write mode	
	1 Select Codec register read mode	
22-16	Codec Register Index [7:1]RW	
	Index of the AC97 codec register to access (in the	
	attached codec). Data must be written before or at	
	the same time as Index because writing to the index	
	triggers the AC97 controller to access the addressed	-
4 = 6	codec register over the AC-link interface.	
15-0	Codec Register DataRW	

Offset 8	87-84 – Modem SGD Status ShadowRO
31-30	Reserved always reads 0
29	Modem Write SGD Active Shadow (Rx50[7])
28	Modem Read SGD Active Shadow (Rx40[7])
27-26	Reserved always reads 0
25	Modem Write SGD Stop Shadow(Rx50[2])
24	Modem Read SGD Stop Shadow(Rx40[2])
23-22	
21	Modem Write SGD EOL Shadow(Rx50[1])
20	Modem Read SGD EOL Shadow(Rx40[1])
19-18	Reserved always reads 0
17	Modem Write SGD Flag Shadow(Rx50[0])
16	Modem Read SGD Flag Shadow(Rx40[0])
15-0	Reservedalways reads 0
_	BB-88 – Codec GPI Interrupt Status / GPIORWC gister may be accessed from either function 5 or 6
_	GPI Interrupt StatusRWC
31-10	R GPI[15-0] Interrupt Status W 1 to clear
15-0	Codec GPIORW
	R Reflect status of Codec GPI[15-0]
	W Triggers AC-Link slot-12 output to codec
Offset 8	BF-8C – Codec GPI Interrupt EnableRW
This reg	gister may be accessed from either function 5 or 6
31-16	Interrupt on GPI[15-0] Change of StatusRW
	0 Disable
	1 Enable
15-0	Reservedalways reads 0

Offset 90-9F - Mapped from Function 5/6 Rx40-4F RO



Device 18 Function 0 Registers - LAN

All registers are located in the Device 18 Function 0 PCI configuration space of the VT8237R Plus. These registers are accessed through PCI configuration mechanism #1 via I/O address CF8 / CFC.

PCI Configuration Space Header

	1-0 - Vendor ID = 1106hRO 3-2 - Device ID = 3065hRO
	5-4 - Command RW
15-3	Reserved always reads 0
2	Bus Master always reads 0
1	Memory Space always reads 0
0	I/O Space $\mathbb{R}W$, default = 0
Offset 7	7-6 – Status (0400h)RO
15	Detected Parity Error always reads 0
14	Signalled System Error always reads 0
13	Received Master Abort always reads 0
12	Received Target Abort always reads 0
11	Signalled Target Abort always reads 0
10-9	DEVSEL# Timing
8	Data Parity Detected always reads 0
7	Fast Back-to-Back Capable always reads 0
6	UDF Support always reads 1
5	66 MHz Capable always reads 1
4	Capabilities (e.g. PCI Pwr Mgmt) always reads 1
3-0	Reserved
	8 - Revision ID (40h)RO
	O - Program InterfaceRO
-	
-	A - Sub Class CodeRO
Offset 1	B - Class CodeRO
Offset (C – Cache Line SizeRW
This reg	gister must be implemented by master devices that can
generate	e the memory-write-and-invalidate command.
Offset 1	D – Latency TimerRW
	gister must be implemented as writable by any master
	burst more than two data phases.
Offset l	E - Header Type (00h)RO
	F - BIST (00h)RO
Oliser	2.52 (00.1)
Offset 1	13-10 – I/O Base Address (0000 0000h)RW
Offset 1	17-14 – Memory Base Address (0000 0000h)RW
	2B-28 – Card Bus CIS Pointer (0000 0000h)RW
	33-30 – Expansion ROM Base (0000 0000h)RW
Onset 3	55-50 - EAPARSION ROM DASC (0000 000011)RW

Offset 3	34 – Capabilities Offset (40h)RO
7-0	Capabilities Offset
	Offset into the LAN function PCI space pointing to
	the location of the <u>first</u> item in the function's
	capability list.
Offset 3	3C - Interrupt LineRW
7-4	Reserved always reads 0
3-0	LAN Interrupt Routing
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
	APIC (See Device 17 Function 0 Rx58[6])
	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
	x111 IRQ23
Offset 1	3D - Interrupt Pin (01h)RO
7-0	Interrupt Pin default = 01h (INTA#)
7-0	interrupt rinderauit – om (m 1A#)
LAN-S	pecific PCI Configuration Registers
Offset 4	40 – Capability ID (01h)RO
7-0	Capability IDalways reads 01h
	Identifies the linked list item as being PCI power
	management registers

Offset 41 – Next Item Pointer (00h)RO

capability list.

Next Item Pointer always reads 00h Offset into the LAN function PCI space pointing to the location of the <u>next</u> item in the function's



Offset 43-42 – Power Mgmt Configuration (0002h)......RO 15-11 Power State In Which LAN Can Assert PME#...... default = 01xxxx PME# can be asserted from D3C x1xxx PME# can be asserted from D3H xx1xx PME# can be asserted from D2 xxx1x PME# can be asserted from D1 xxxx1 PME# can be asserted from D0 10 **D2 PM State** 0 Not Supporteddefault 1 Supported **D1 PM State** 0 Not Supported default Supported PCI 3.3V Auxiliary Current Requirements..... 8-6always reads 0 **Device-Specific Initialization** always reads 0 5 4 Reservedalways reads 0 **PME# Operation Uses PCI Clock** 3 0 No PCI clock req'd for PME# generation....def PME# generated using PCI clock 2-0 Power Management Interface Revision . reads 010b Readback of 010b indicates compliance with revision 1.1 of the power management interface specification

Offset 47-44 – Power Management Control / Status ... RWC

31-0 Control / Status......default = 0000 0000h (see Power Management Specification 1.0)



LAN I/O Registers

Unless	the El to this	EPROM is disabled, the Ethernet Address is register from the EEPROM every time the ap.
Offset (06 – Ro	eceive Control (00h)RW
7-5		rved Do not program
4	Physi	ical Address Packets Accepted
	0	Packets with a physical destination address are
		not accepteddefault
	1	All packets with a physical destination address
		are accepteddefault
3	Broa	dcast Packets Accepted
	0	Broadcast packets are rejecteddefault
	1	Broadcast packets are accepted
2	Mult	icast Packets Accepted
	0	Multicast packets are rejecteddefault
	1	Multicast packets are accepted
1	Smal	l Packets Accepted
	0	Packets smaller than 64 bytes are rejected def
	1	Packets smaller than 64 bytes are accepted
0	Erro	r Packets Accepted
	0	Packets with receive errors are rejecteddef
	1	Packets with receive errors are accepted

Offset	07 – Transmit Control (08h)RW
7-3	Reserved Do not program
2-1	Transmit Loopback Mode
	00 Normal default
	01 Internal loopback (signal is looped back to the
	host from the MAC)
	10 MII loopback (signal is looped back to the host
	from the PHY)
	11 -reserved- (do not program)
0	Reserved always reads 0



Offset	08 - Command 0 (00h)RW
7	Reserved always reads 0
6	Receive Poll Demand default = 0
	If this bit is set to 1, the Receive Descriptor (RD) will
	be polled once (this bit will be cleared by hardware
	after the polling is complete)
5	Transmit Poll Demand default = 0
	If this bit is set to 1, the Transmit Descriptor (TD)
	will be polled once (this bit will be cleared by
	hardware after the polling is complete)
4	Transmit Process
	0 Transmit engine disableddefault
	1 Transmit engine enabled (transmit may occur)
3	Receive Process
	0 Receive disableddefault
	1 Receive enabled
2	Stop NIC
	0 NIC enableddefault
	1 NIC disabled (transmit/receive cannot occur)
1	Start NIC
	0 No command entered default
	1 Start the NIC
0	Reserved

Offset (09 – Command 1 (00h)RW
7	Software Reset
	0 No reset default
	1 Reset the MAC
6	Receive Poll Demand 1 default = 0
	This bit functions the same as Rx8[6]. The function
	can be enabled by setting either bit (for backward
	compatibility).
5	Transmit Poll Demand 1 default = 0
	This bit functions the same as Rx8[5]. The function
	can be enabled by setting either bit (for backward
	compatibility).
4	Reserved always reads 0
3	TD / RD Auto Polling
	0 Enable (polling interval is determined by
	Rx6F[2:0])default
	1 Disable
2	Full Duplex
	0 Set MAC to half duplex modedefault
	1 Set MAC to full duplex mode
1-0	Reserved Do not program



Offset (OC – Interrupt Status 0 (00h)RW	Offset 0E - Interrupt Mask 0 (00h)RW
7	CRC or Miss Packet Tally Counter Overflow Set if either counter overflows (both counters are 16 bits)	Bits correspond to the bits in Interrupt Status Register 0. An interrupt is generated when corresponding bits in both registers equal 1.
6	PCI Bus Error	
	Set if PCI bus error occurred.	Offset 0F - Interrupt Mask 1 (00h)RW
5	Receive Buffer Link Error Set when there is not enough buffer space for a packet requiring multiple buffers.	Bits correspond to the bits in Interrupt Status Register 1. An interrupt is generated when corresponding bits in both registers equal 1.
4	Reserved Do not program	registers equal 1.
3	Transmit Error (Packet Transmit Aborted) Set due to excessive collisions (more than 16),	
•	transmit underflow, or transmit data linking error	Offset 17-10 – Multicast Address RW
2	Receive Error Set due to CRC error, frame alignment error, FIFO overflow, or received data linking error	The value in this register determines which Multicast addresses are received.
1	Packet Transmitted Successfully	
0	Packet Received Successfully	
Offset (DD – Interrupt Status 1 (00h)RW	Offset 1B-18 – RX AddressRW
7	General Purpose Interrupt This bit is set when there is a general purpose	This register reports the receive transcriptor address that is being accessed.
	interrupt event (Rx84). This bit is set when any bit in Rx84 equals one and when its corresponding mask bit in Rx86 also equals one.	Offset 1F-1C – TX Address
6	Port State Change (PHY)	being accessed.
5	Transmit Abort Due to Excessive Collisions	
	Set when there is a transmit error that is due to excessive collisions. Alternatively, Rx0C[3] is set for all transmit errors.	
4	Receive Buffer Full	
-	Set when there is no more buffer space available in system memory.	
3	Receive Packet Race	
	Set when there is not enough room in the FIFO to receive an additional packet.	
2	Receive FIFO Overflow	
1-0	Reserved Do not program	



Offset 2	3-20 – Receive Status (0000 0400h)RW
31	Descriptor Owner
	0 Descriptor Owned By Host (NIC cannot
	access descriptor)
	1 Descriptor Owned by NIC (NIC can access
	descriptor)
	This bit has no default so must be set by the driver at
	initialization.
	Reserved always reads 0
26-16	Received Packet Length \mathbf{RO} , $\det = 0$
15	Received Packet SuccessfullyRO, $def = 0$
14	Reserved always reads 0
13	NIC Accepted Multicast PacketRO , $def = 0$
12	NIC Accepted Broadcast PacketRO, $def = 0$
11	NIC Accepted Physical Address PacketRO, $def = 0$
10	Chain Buffer always reads 1
	Set if packet too large to occupy a single receive
	descriptor.
9-8	Buffer Descriptor Start / EndRO
	For packets too large to fit into a single receive
	descriptor and thus occupy multiple RD's, this field
	reports whether this RD is the start, middle or end.
	00 Chain Buffer Middle Descriptordefault
	01 Chain Buffer End Descriptor
	10 Chain Buffer Start Descriptor
	11 Single Buffer Descriptor (packet occupies only
7	one descriptor) Reserved
6	1 6
_	System Error
5 4	Long Packet ($> 2500 \text{ bytes}$)
3	FIFO Overflow Error
2	Frame Alignment Error
1	CRC Error RO, default = 0
0	Receiver Error RO, default = 0
U	Receiver Error RO, ucraunt – 0

31-11	Reservedalways reads 0
10-0	Rx Data Buffer Size default = 0
	The receive data buffer size for this descriptor. The
	total byte count of the entire frame will be stored in the last descriptor.
Offset 2	2B-28 – Rx Data Buffer Start AddressRO
31-0	Rx Data Buffer Start Address
Offset 2	2F-2C – Rx Data Buffer Branch AddressRO
Offset 2 31-0	
31-0	
31-0	Rx Data Buffer Branch Address
31-0	Rx Data Buffer Branch Address
31-0	Rx Data Buffer Branch Address
31-0	Rx Data Buffer Branch Address



Offset 4	3-40 – Transmit Status (0000 0000h)RW	Offset 4	7-44 – Tx Data Buffer Control (0000 0000h) RO
31	Descriptor Owner	31-24	Reserved always reads 0
	0 Descriptor Owned By Host (NIC cannot	23	Send-Complete Interrupt
	access descriptor)		0 Interrupt not generated default
	1 Descriptor Owned by NIC (NIC can access		1 Interrupt generated after send complete
	descriptor)	22	End of Transmit Packet
	This bit has no default so must be set by the driver at		For packets too large to fit into a single transmit
	<u>initialization.</u>		descriptor and thus occupy multiple TD's, this bit
30-16	Reserved always reads 0		reports whether this TD is the End TD.
15	Transmit Error RO , default = 0		0 This TD is not the End TDdefault
	0 Transmit Successfuldefault		1 This TD is the End TD
	1 Excessive Collisions During Transmit Attempt	21	Start of Transmit Packet
14	Reserved always reads 0		For packets too large to fit into a single transmit
13	System Error RO , default = 0		descriptor and thus occupy multiple TD's, this bit
12	Invalid TD Format or Structure or TD Overflow		reports whether this TD is the Start TD.
	RO , default = 0		0 This TD is not the Start TD default
11	Reserved Do not program		1 This TD is the Start TD
10	Carrier Sense Lost During Transmit RO , $def = 0$	20-17	Reserved always reads 0
9	Out of Window CollisionRO, $def = 0$	16	Disable CRC Generation default = 0
	(collision outside initial 64 bytes)	15	Chain Buffer default = 0
8	Transmit Abort (Excessive Collisions) . RO , $def = 0$		Reserved always reads 0
7	CD Heartbeat Issued (10BaseT Only) RO, $def = 0$	10-0	Tx Data Buffer Size default = 0
6-5	Reserved always reads 0		The transmit data buffer size for this descriptor. The
4	Collision Detected During Transmit RO , $def = 0$		total byte count of the entire frame will be stored in
3-0	Collision Retry CountRO, $def = 0$		the last descriptor.
			B-48 – Tx Data Buffer Start AddressRO
		31-0	Tx Data Buffer Start Address

Offset 4F-4C - Tx Data Buffer Branch Address.....RO

.....always reads 0

0 Issue interrupt for this packet default

31-4 Tx Data Buffer Branch Address

1 No interrupt generated

Tx Interrupt Enable

3-1 Reserved



Offset (6C – PHY Address (01h)RW	Offset (6E – Buffer Control 0 (00h)	RW
7-6	MII Management Polling Timer Interval (Polling	7-3		program
	PHY)	2-0	DMA Length	
	00 1024 MDC Clock Cyclesdefault		000 32 bytes 8 DW	default
	01 512 MDC Clock Cycles		001 64 bytes 16 DW	
	10 128 MDC Clock Cycles		010 128 bytes 32 DW	
	11 64 MDC Clock Cycles		011 256 bytes 64 DW	
	MDC is an internal clock with a 960 ns cycle time.		100 512 bytes 128 DW	
5	Accelerate MDC Speed		101 1024 bytes 256 DW	
	0 Normaldefault		11x Store & Forward	
	1 4x Accelerated	0.00	(T. D. 88 (C.) 14 (001)	D. T. T.
4-0	Extended PHY Device Address default = 01h		6F - Buffer Control 1 (00h)	
	Stored from EEPROM during power-up or EEPROM	7-3		program
	auto-reload but can be programmed by software	2-0	Polling Interval Timer	
0.00	(D. 1411 () (421)		This field determines the polling interval wh	
	6D – MII Status (13h)RW		RX Auto-Polling is enabled (LAN I/O Rx09[.	3]=0).
7	PHY Reset		000 2 ¹³ V-Link Clocks	default
	0 PHY reset not asserteddefault		001 2 ¹⁵ V-Link Clocks	
	1 PHY reset asserted		001 2 ¹⁴ V-Link Clocks	
6-5	Reserved always reads 0		001 2 ¹² V-Link Clocks	
4	PHY Option		001 2 ¹¹ V-Link Clocks	
	0 PHY address updated from EEPROM		001 2 ¹⁰ V-Link Clocks	
	1 Use default PHY address of 0001hdefault		001 29 V-Link Clocks	
3	PHY Device Received Error		001 28 V-Link Clocks	
	0 No MII errordefault			
	1 MII Error			
2	Reserved always reads 0			
1	Link Failure			
	0 Link successful			
	1 Link unsuccessful (no connection)default			
0	PHY Speed			
	0 100 Mb			
	1 10 Mb default			



Offset	70 – MII Management Port Command (00h)RW	Offset	74 – EEPROM Command / Status (00h)RW
7	MII (PHY) Auto Polling	7	EEPROM Program CompleteRO, def = 0
,	0 Disabledefault	,	Set when EEPROM loading is complete.
		6	EEPROM Embedded Program Enabledef = 0
		U	
	Rx6C[7:6])		When this bit is set, configuration data (in Rx6E, 6F,
6	PHY Read		74, 78, 79, 7A and 7B) will start to be programmed
	Every time this bit is set to one, the Phy is read once.	_	into the EEPROM.
	The address read is determined by Rx71[4:0] and the	5	Dynamically Reload EEPROM Content def = 0
	data is stored in Rx73-72.		When this bit toggles, the Ethernet ID (Rx5-0) is
	0 Disabledefault		reloaded from EEPROM.
	1 Enable	4	EEPROM Direct Program Mode
5	PHY Write		0 Disabledefault
	Every time this bit is set to one, the PHY is written		1 Enable (see bits 3-0)
	once. The address written is determined by Rx71[4:0]	3	EEPROM Direct Programming Chip Select
	and the value in Rx73-72 will be written to the PHY.		This bit must be set to allow proramming of the
	0 Disabledefault		EEPROM using bits 2-0
	1 Enable	2	EEPROM Direct Programming Clock
4	PHY Direct Programming Mode	_	This bit acts as the clock for direct programming of
•	0 Disable (bits 3-0 are ignored, see bits 6-5)def		the EEPROM.
	1 Enable (bits 6-5 are ignored, see bits 2-0)	1	EEPROM Direct Programming Write Data
3	MDIO Output Enable Indicator	1	During direct programming (write), the value in this
2	Phy Direct Programming Write Data Out		bit is presented to the EEPROM Data In pin and
2			written to the EEPROM every time bit-2 of this
	During direct programming (write), the value in this		
	bit is written to the Phy every time bit-0 of this	0	register (the "clock") toggles.
	register (the "clock") toggles.	0	EEPROM Direct Programming Read Data RO
1	Phy Direct Programming Read Data InRO		During direct programming (read), every time bit-2
	During direct programming (read), every time the		of this register (the "clock") toggles, the value on the
	"clock" (bit-0) toggles, the value from the Phy is		EEPROM Data Out pin is stored in this bit.
	stored in this bit.		
0	Phy Direct Programming Clock		
	This bit acts as the clock during direct reads from and	Offcot	78 – EEPROM Control (00h)RW
	direct writes to the Phy.		
0.00	-4 10011 (041) DW	7	EEPROM Embedded & Direct Programming
	71 – MII Management Port Address (81h)RW		0 Disable (EEPROM cannot be programmed) def
7	Polling Status		1 Enable (allow EEPROM to be programmed)
	0 Polling mechanism is busy (polling can't be	6	Extension Clock
	initiated)		0 Disable default
	1 Polling mechanism is idle (polling can be		1 Enable (the clock to the EEPROM is sent prior
	initiated)default		to the start of data to allow more time for the
6	Polling Type		EEPROM to return to the ready state)
	0 Poll One Cycledefault	5-0	Reserved always reads 0
	1 Auto polling – close the pause function at bit-5		
5	Polling Complete		
	0 Polling not completedefault		
	1 Polling complete (auto polling data ready)		
4-0	MII Management Port Address Bits 4-0def = 01h		
	This field contains the address of the PHY register to		
	be read or written.		
	oc read of written.		
Offset	73-72 – MII Management Port Data DataRW		
	Phy read, the data read from the PHY is stored in this		
	Ear writes to the Dhy the date to be written is pleased		

in this register.

register. For writes to the Phy, the data to be written is placed



Offset	79 – Configuration 1 (00h)RW	Offset	7A – Configuration 2 (00h)	RW
7	Transmit Frame Queuing	7	Reserved	always reads 0
	0 Enable (frames from the PCI bus can be	6	Unused BootROM Address MA	
	queued in the transmit FIFO – a maximum of		This bit controls whether unused	BootROM memory
	2 packets may be queued)default		address bits are tied high.	
	1 Disable		0 Not tied high	default
6	Data Parity Generation and Checking		1 Tied high	
	This bit controls whether PCI parity is enabled.	5	Delayed Transactions for Be	ootROM Memory
	0 Enabledefault		Read	
_	1 Disable		This bit controls whether PCI of	delayed transactions
5	Memory-Read-Line Supported		are enabled.	1.0.1.
	This bit controls whether PCI Memory-Read-Line is		0 Disable	default
	supported.	4.0	1 Enable	1 1.0
	0 Enabledefault	4-0	Reserved	always reads 0
4	1 Disable			
4	Transmit FIFO DMA Interleaved to Receiving			
	FIFO DMA After 32 DW Transaction	Offset	7B – Configuration 3 (00h)	RW
	This bit controls whether during a transmit, priority	7	Memory Mapped I/O Access	
	can be given to a receive transaction. 0 Disabledefault	•	0 Disable	default
	1 Enable (during a transmit, if a receive request		1 Enable	
	is seen, the transmit is paused after 32 DW's	6-4	Reserved (Do Not Program)	\dots default = 0
	and priority is given to the receive)	3	Backoff Algorithm	
3	Receive FIFO DMA Interleaved to Transmitting		0 Fixed	default
3	FIFO DMA After 32 DW Transaction		1 Random	
	This bit controls whether during a receive, priority	2-1	Reserved (Do Not Program)	\dots default = 0
	can be given to a transmit transaction.	0	Backoff Algorithm Optional	
	0 Disabledefault		0 Disable	default
	1 Enable (during a receive, if a transmit request		1 Enable	
	is seen, the receive is paused after 32 DW's			
	and priority is given to the transmit)			
2	Memory Read Wait States (for ISA only)			
	0 Nonedefault			
	1 Insert one wait state 2222			
1	Memory Write Wait States s (for ISA only)			
	0 Nonedefault			
	1 Insert one wait state 2222			

Latency Timer

Enable

are enabled.

1

This bit controls whether PCI Delayed Transactions

0 Disabledefault



Offset	80 – Miscellaneous 1 (00h)RW
7-4	Reserved always reads 0
3	Full Duplex Flow Control
	0 Disabledefault
	1 Enable
2	Half Duplex Flow Control
	0 Disabledefault
	1 Enable
1	Soft Timer 0 Status / Start
	0 Timer Countingdefault
	(write 0 after time out to start timer counting)
	1 Timer Timed Out
0	Soft Timer 0 Enable
	0 Disabledefault
	1 Enable timer to count
Offset	81 – Miscellaneous 2 (00h)RW
7	Reserved always reads 0
7 6	Reserved always reads 0 Force Software Reset
•	· · · · · · · · · · · · · · · · · · ·
•	Force Software Reset
•	Force Software Reset Setting this bit resets the MAC. This bit functions
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set,
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines.
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines.
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
6	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
5	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
5 4-1	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal default Force Reset Reserved (Do Not Program) default = 0 Reserved always reads 0
5	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
5 4-1	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal default Force Reset Reserved (Do Not Program) default = 0 Reserved always reads 0

Offset 3	83 – Sticky Hardware Control (00h)RW
7	Legacy WOL Status (for software reference) RO
	This bit reports whether legacy WOL is supported.
	0 Disabledefault
	1 Enable
6-4	Reserved always reads 0
3	Legacy WOL StatusRO
	This bit is set when there is a legacy WOL event.
	0 No legacy WOL event occurred default
	1 Legacy WOL event occurred
2	Legacy WOL Enable
	This bit controls whether legacy WOL is a wake
	event.
	0 Disable (if a wake event is detected (bit- $3 = 1$),
	PME# will not be asserted)default
	1 Enable (if a wake event is detected (bit- $3 = 1$),
	PME# will be asserted)
1-0	Sticky DS Shadow
	This field reports the current power management
	state of the device.
	00 D0 State
	01 D1 State
	10 D2 State
	11 D3 State



Offset 84 – MII Interrupt Status (00h)RWC	Offset 8D-8C – Flash AddressRW
The bits in this register correspond to bits in the MII Interrupt Mask register (Rx86). An interrupt is generated when corresponding bits in both registers equal one.	This register stores the address that is read from or written to when reading or configuring the BootROM. 15-0 Flash Address [15:0]
 Power Event Report in Test Mode (RO) def = 0 User Defined Host Driven Interrupt def = 0 Reserved	Offset 8F – Flash Write Data Out
2 Reserved	 7-2 Reserved
7 Interrupt on MII Interrupt Status (Rx84) Bit-7 6 Interrupt on MII Interrupt Status (Rx84) Bit-6 5 Reserved	Offset 91 – Flash Write Data In



Offset 96 - Suspend Mode PHY Address (00h).....RW

OHSCE.	Tuuse Timer (00001)
7-0	Pause Timer Valuedef = 0
	This field is used for full duplex flow control. When
	the Receive FIFO is nearly full, The transmitter can
	send a pause frame to the transmitting side (generally
	a switch) to request a pause. The length of pause
	time is determined by this field.
	time is determined by tims field.
Offset 9	9A - Pause Status (00h)RW
7-1	Reserved always reads 0
0	Pause Status
	0 Not paused default
	1 Paused
Offset 9	9D-9C – Soft Timer 0 (0000h)RW
7-0	Soft Timer 0 Count Value default = 0
	This field reports the count value of soft timer 0.
	· · · · · · · · · · · · · · · · · · ·
Offset 9	9F-9E – Soft Timer 1 (0000h)RW
7-0	Soft Timer 1 Count Value default = 0
	This field reports the count value of soft timer 1.



Offset A0 – Wake On LAN Control Set (00h)RW Offset A4 – Wake On LAN Control Clear (00h)RW

- 7 **Link Off Detected** (determines whether the system wakes up from link off detection)
- **6 Link On Detected** (determines whether the system wakes up from link <u>on</u> detection)
- 5 Magic Packet Filter (determines whether the system wakes up when a Magic Packet is detected)
- 4 Unicast Filter (determines whether the system wakes up when a Unicast Packet is detected)
- 3 CRC3 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC3 pattern is detected)
- 2 CRC2 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC2 pattern is detected)
- 1 CRC1 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC1 pattern is detected)
- O CRCO Pattern Match Filtering (determines whether the system wakes up when packet matching CRCO pattern is detected)

All bits above:

0 Disabledefault

1 Enable

Offset A1 - Power Configuration Set (00h)RW Offset A5 - Power Configuration Clear (00h).....RW Reserved always reads 0 7-6 WOL Type 5 0 Driven by Level default 1 Driven By Pulse Legacy WOL 4 0 Disabledefault Enable Reserved always reads 0 3-2 **Reserved (Do Not Program)**.....default = 0

Offset A3 – Wake On LAN Configuration Set (00h)..... RW Offset A7 – Wake On LAN Configuration Clear (00h). RW

- 7 Force Power Management Enable over PME Enable Bit (Legacy Use Only)
- 6 Full Duplex During Suspend
- 5 Accept Multicast During Suspend

This bit controls whether multicast packets are accepted during suspend state. Whether a multicast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

4 Accept Broadcast During Suspend

This bit controls whether broadcast packets are accepted during suspend state. Whether a broadcast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

3 MDC Acceleration

1

Enable

2 Extend Clock During Suspend

When enabled, the clock to the PHY is sent prior to the start of data to allow more time for the PHY to return to ready state.

1-0 Reserved always reads 0
All bits above:
0 Disable default

Offset B3-B0 – Pattern CRC0	RW
127-0 CRC0 Pattern	default = 0
Offset B7-B4 – Pattern CRC1	RW
127-0 CRC1 Pattern	default = 0
Offset BB-B8 – Pattern CRC2	RW
127-0 CRC2 Pattern	default = 0
Offset BF-BC – Pattern CRC3	RW
127-0 CRC3 Pattern	default = 0



FUNCTIONAL DESCRIPTIONS

Power Management

Power Management Subsystem Overview

The power management function of the VT8237R Plus is indicated in the following block diagram:

Refer to ACPI Specification v2.0 and APM specification v1.2 for additional information.




Figure 4. Power Management Subsystem Block Diagram



Processor Bus States

The VT8237R Plus supports the complete set of C0 to C3 processor states as specified in the Advanced Configuration and Power Interface (ACPI) specification (and defined in ACPI I/O space Registers 10-15):

- C0: Normal Operation
- C1: CPU Halt (controlled by software).
- C2: Stop Clock. Entered when the Processor Level 2 register (PMIO Rx14) is read. The STPCLK# signal is asserted to put the processor in the Stop Grant State. The CPUSTP# signal is not asserted so that host clocks remain running. To exit this state, the chip negates STPCLK#.
- C3: Suspend. Entered when the Processor Level 3 register (PMIO Rx15) is read. For Intel platforms, if the Host Stop bit is enabled, then CPUSTP# is also asserted to stop clock generation and put the CPU into Stop Clock State. To exit this state, the chip negates CPUSTP# and allows time for the processor PLL to lock. Then the STPCLK# signal is negated to resume to normal operation.

During normal operation, two mechanisms are provided to modulate CPU execution and control power consumption by throttling the duty cycle of STPCLK#:

- Setting the Throttle Enable bit to 1, the duty cycle defined in Throttle Duty Cycle (PMIO Rx10) is used.
- b. THRM# pin assertion enables automatic clock throttling with duty cycle pre-configured in THRM# Duty Cycle (PCI configuration Rx4C).

System Suspend States and Power Plane Control

There are three power planes inside the VT8237R Plus. The first power plane (VSUS33) is always on unless turned off by the mechanical switch. The second power plane (VCC) is controlled by chip output SUSC# (also called "PSON"). The third plane (VCCRTC) is powered by the combination of the VSUS33 and the external battery (VBAT) for the integrated real time clock. Most of the circuitry inside the VT8237R Plus is powered by VCC. The amount of logic powered by VSUS33 is very small; its main function is to control the supply of VCC and other power planes. VCCRTC is always on unless both the mechanical switch and VBAT are removed.

The VT8237R Plus supports multiple system suspend states by configuring the SLP_TYP field of ACPI I/O space register Rx4-5:

- a) POS (Power On Suspend): Most devices in the system remain powered. The host bus is put into an equivalent of the C3 state. In particular, the CPU is put into the Stop Grant State or Stop Clock State depending on the setting of the Host Stop bit for Intel Platforms. SUSST1# is asserted to tell the North Bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz SUSCLK provided by the VT8237R Plus. As to the PCI bus, setting the PCLK Run bit to 0 enables the CLKRUN protocol defined in the PCI Mobile Design Guide. That is, the PCKRUN# pin will be de-activated after the PCI bus is idle for 26 clocks. Any PCI bus masters including the North Bridge may resume PCI clock operation by pulling the PCKRUN# pin low. During the PCKRUN# de-activation period, the PCISTP# pin may be activated to disable the output of the PCI clock generator if the PCI STP bit is enabled. When the system resumes from POS, the VT8237R Plus can optionally resume without resetting the system, can reset the processor only, or can reset the entire system. When no reset is performed, the chip only needs to wait for the clock synthesizer and processor PLL to lock before the system is resumed, which typically takes 20ms.
- b) STR (Suspend to RAM): Power is removed from most of the system except the system DRAM. Power is supplied to the suspend refresh logic in the North Bridge (e.g., VSUS25 or equivalent) and the suspend logic of the VT8237R Plus (VSUS33).
- c) STD (Suspend to Disk, also called Soft-off): Power is removed from most of the system except the suspend logic of VT8237R Plus (VSUS33).
- **d) Mechanical Off:** This is not a suspend state. All power in the system is removed except the RTC battery.



The suspend state is entered by setting the Sleep Enable bit to 1. Three power plane control signals (SUSA#, SUSB# and SUSC#) are provided to turn off more system power planes as the system moves to deeper power-down states, i.e., from normal operation to POS (only SUSA# asserted), to STR (both SUSA# and SUSB# asserted), and to STD (all three SUS# signals asserted). In particular, the assertion of SUSC# can be used to turn off the VCC supply to the VT8237R Plus.

One additional suspend status indicator (SUSST1#) is provided to inform the North Bridge and the rest of the system of the processor and system suspend states. SUSST1# is asserted when the system enters the suspend state. SUSST1# is connected to the North Bridge to switch between normal and suspend-DRAM-refresh modes.

General Purpose I/O Ports

As ACPI compliant hardware, the VT8237R Plus includes PWRBTN#, SLPBTN# and RI# pins to implement power button, sleep button, and ring indicator functionality, respectively. Furthermore, the VT8237R Plus offers many general-purpose I/O ports with the following capabilities:

- I²C / SMB Support
- · Thermal Detect
- Notebook Lid Open / Close Detect
- Battery Low Detect
- Twelve General Purpose Input Ports (multiplexed with other functions).
- Nineteen General Purpose Output Ports (1 dedicated and 18 multiplexed with other functions)
- Four General Purpose Input / Output Ports (multiplexed with other functions)

In addition, the VT8237R Plus provides an external dedicated SMI pin (EXTSMI#). The external SMI input can be programmed to trigger an SCI or SMI at both the rising and falling edges of the corresponding input signal. Software can check the status of the input pin and take appropriate actions.

Power Management Events

Three types of power management events are supported:

- 1) **ACPI-required Fixed Events** defined in the PM1a Status and PM1a Enable registers. These events can trigger either SCI or SMI depending on the SCI Enable bit:
 - PWRBTN# Triggering
 - · RTC Alarm
 - · Sleep Button
 - ACPI Power Management Timer Carry (always SCI)
 - BIOS Release (always SCI)
- 2) ACPI-aware General Purpose Function Events defined in the GP Status and GP SCI Enable, and GP SMI Enable registers. These events can trigger either SCI or SMI depending on the setting of individual SMI and SCI enable bits:
 - · External SMI triggering
 - USB Resume
 - Ring Indicator (RI#)
 - Battery Low Detect (BATLOW#)
 - Notebook Lid Open/Close Detect (LID)
 - Thermal Detect (THRM#)



- 3) **Generic Global Events** defined in the Global Status and Global Enable registers. These registers are mainly used for SMI:
 - PCI Bus Clock Run Resume
 - Primary Interrupt Occurrence
 - · GP0 and GP1 Timer Time Out
 - · Secondary Event Timer Time Out
 - Occurrence of Primary Events (defined in the Primary Activity Status and Primary Activity Enable registers)
 - Legacy USB accesses (keyboard and mouse)
 - Software SMI

System and Processor Resume Events

Depending on the system suspend state, different features can be enabled to resume the system. There are two classes of resume events:

- a) VSUS-based events. Event logic resides in the VSUS plane and thus can resume the system from any suspend state. Such events include PWRBTN#, RI#, BATLOW#, LID, SMBus resume event, RTC alarm, EXTSMI#, and GP1 (EXTSMI1#).
- b) VCC-Based Events. Event logic resides in the VCC plane and thus can only resume the system from the POS state. Such events include the ACPI PM timer, USB resume, and EXTSMIn#.




Figure 5. System Block Diagram Using the PT800 North Bridge



Legacy Power Management Timers

In addition to the ACPI power management timer, the VT8237R Plus includes the following four legacy power management timers:

GP0 Timer: general purpose timer with primary event **GP1 Timer**: general purpose timer with peripheral event

Secondary Event Timer: to monitor secondary events Conserve Mode Timer: Hardware-controlled return to standby

The normal sequence of operations for a general purpose timer (GP0 or GP1) is to

- 1) First program the time base and timer value of the initial count (register GP Timer Count).
- 2) Then activate counting by setting the GP0 Start or GP1 Start bit to one: the timer will start with the initial count and count down towards 0.
- 3) When the timer counts down to zero, an SMI will be generated if enabled (GP0 Timeout Enable and GP1 Timeout Enable in the Global Enable register) with status recorded (GP0 Timeout Status and GP1 Timeout Status in the Global Status register).
- 4) Each timer can also be programmed to reload the initial count and restart counting automatically after counting down to 0. This feature is not used in standard VIA BIOS.

The GP0 and GP1 timers can be used just as the general purpose timers described above. However, they can also be programmed to reload the initial count by system primary events or peripheral events thus used as primary event (global standby) timer and peripheral timer, respectively. secondary event timer is solely used to monitor secondary

System Primary and Secondary Events

Primary system events are distinguished in the Primary Activity Status and Primary Activity Enable registers:

Bit	Event	<u>Trigger</u>
7	Keyboard Access	I/O port 60h
6	Serial Port Access	I/O ports 3F8h-3FFh, 2F8h-2FFh,
		3E8h-3EFh, or 2E8h-2EFh
5	Parallel Port Access	I/O ports 378h-37Fh or 278h-27Fh
4	Video Access	I/O ports 3B0h-3DFh or memory
		A/B segments
3	IDE/Floppy Access	I/O ports 1F0h-1F7h, 170h-177h,
		or 3F5h

2 Reserved

1 Primary Interrupts Each channel of the interrupt controller can be programmed to

be a primary or secondary interrupt

0 ISA Master/DMA Activity

Each category can be enabled as a primary event by setting the corresponding bit of the Primary Activity Enable register to 1. If enabled, the occurrence of the primary event reloads the

GP0 timer if the Primary Activity GP0 Enable bit is also set to The cause of the timer reload is recorded in the corresponding bit of Primary Activity Status register while the timer is reloaded. If no enabled primary event occurs during the count down, the GP0 timer will time out (count down to 0) and the system can be programmed (setting the GP0 Timeout Enable bit in the Global Enable register to one) to trigger an SMI to switch the system to a power down mode.

The VT8237R Plus distinguishes two kinds of interrupt requests as far as power management is concerned: the primary and secondary interrupts. Like other primary events, the occurrence of a primary interrupt demands that the system be restored to full processing capability. Secondary interrupts, however, are typically used for housekeeping tasks in the background unnoticeable to the user. The VT8237R Plus allows each channel of interrupt request to be declared as either primary, secondary, or ignorable in the Primary IRQ Channel and Secondary IRQ Channel registers. Secondary interrupts are the only system secondary events defined in the VT8237R Plus.

Like primary events, primary interrupts can be made to reload the GP0 timer by setting the PIRQ Enable bit to 1. Secondary interrupts do not reload the GP0 timer. Therefore the GP0 timer will time out and the SMI routine can put the system into power down mode if no events other than secondary interrupts are happening periodically in the background.

Primary events can be programmed to trigger an SMI (setting of the Primary Activity Enable bit). Typically, this SMI triggering is turned off during normal system operation to avoid degrading system performance. Triggering is turned on by the SMI routine before entering the power down mode so that the system may be returned to normal operation at the occurrence of primary events. At the same time, the GP0 timer is reloaded and the count down process is restarted.

Peripheral Events

Primary and secondary events define system events in general and the response is typically expressed in terms of system events. Individual peripheral events can also be monitored by the VT8237R Plus through the GP1 timer. The following four categories of peripheral events are distinguished (via the GP Reload Enable register):

Bit-7 **Kevboard Access** Bit-6 **Serial Port Access** Bit-4 Video Access Bit-3 **IDE/Floppy Access**

The four categories are subsets of the primary events as defined in Primary Activity Enable and the occurrence of these events can be checked through a common register Primary Activity Status. As a peripheral timer, GP1 can be used to monitor one (or more than one) of the above four device types by programming the corresponding bit to one and the other bits to zero. Time out of the GP1 timer indicates no activity of the corresponding device type and appropriate action can be taken as a result.



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Comment
T_{S}	Storage Temperature	-55	125	°C	
$T_{\rm C}$	Case Operating Temperature	0	85	°C	
V_{CC}	Core Voltage	-0.5	2.625	Volts	2.5V
V_{SUS25}	Suspend Voltage – 2.5V	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSUSB}	Suspend Voltage – USB	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSMII}	Suspend Voltage – LAN	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCVK}	V-Link Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCPLL}	PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCUPLL}	USB PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCLAN}	LAN Power Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V_{CC33}	I/O Voltage	-0.5	3.6	Volts	3.3V
V _{SUS33}	Suspend Voltage – 3.3V	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCUSB}	USB Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCMII}	LAN Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V_{BAT}	Battery Voltage	$V_{CC33} - 0.9$	$V_{CC33} + 0.3$	Volts	3.3V
V _{VLVREF}	Reference Voltage – V-Link	-0.5	V _{CCVK} * 0.38	Volts	0.9V
V _{SDVREF}	Reference Voltage – Secondary IDE	-0.5		Volts	
	Input voltage (3.3V only inputs)	-0.5	$V_{CC33} + 0.3$	Volts	FERR#, USBCLK, PWRBTN#, EXTSMI#, BATLOW#, SMBCK1-2, SMBDT1-2

Note: Stress above the conditions listed may cause permanent damage to the device.

Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

$$T_C = 0 - 85$$
°C

$$V_{CC} = V_{SUS25} = V_{SUSUSB} = V_{SUSMII} = V_{CCVK} = V_{CCPLL} = V_{CCUPLL} = V_{CCLAN} = 2.5V \pm 5\%,$$

$$V_{CC33} = V_{SUS33} = V_{CCUSB} = V_{CCMII} = 3.3V \pm 5\%, \ V_{BAT} = 3.3V + 0.3 \ / \ -0.9V, \ V_{SDVREF} = V_{VLVREF} = 0.9V \pm 5\%, \ GND = 0V + 1.00 \ / \ -0.9V + 1.00 \ / \ -0.00 \ / \ -0.9V + 1.00 \ / \ -0.9V + 1.00$$

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input low voltage	-0.5	0.8	V	
V_{IH}	Input high voltage	2.0	$V_{CC33} + 0.3$	V	
V_{OL}	Output low voltage	_	0.45	V	$I_{OL} = 4.0 \text{mA}$
V _{OH}	Output high voltage	2.4		V	$I_{OH} = -1.0 \text{mA}$
$I_{ m IL}$	Input leakage current	_	±10	uA	$0 < V_{\rm IN} < V_{\rm CC33}$
I_{OZ}	Tristate leakage current	_	±20	uA	$0.45 < V_{OUT} < V_{CC33}$



Register Bits Powered by VBAT

Register	Description	
RTC Rx0D[7]	VBAT Voltage OK	
F0 Rx96[3:0]	CPU Frequency Strapping Value	
PMIO Rx20[0]	GPI0 Status	
PMIO Rx20[6]	INTRUDER# Status	
PMIO Rx22[2]	Enable SCI on KBC PME Asserted	

Register Bits Powered by VSUS25

Register	Description	
F0 Rx81[2]	RTC Enable Gated During Soft Off	
F0 Rx94[7:0]	Power Well Control Register	
F0 Rx95[3:0]	Misc Power Well Control Register	
PMIO Rx00[15,11,10,8]	Wake, Abnormal PowerOff, RTC Alarm and Power Button Status bits	
PMIO Rx02[10,8]	RTC Alarm and Power Button Enables	
PMIO Rx04[12:10]	Sleep Type	
PMIO Rx20[13,11,9:8,5:2]	AC97 Wakeup, LID, USB Resume, Ring, PME#, EXTSMI#, LAN PME and KBC PME Status bits	
PMIO Rx22[13,11,8,6:3,1:0]	SCI on corresponding bits of PMIO Rx20	
PMIO Rx24[13,11,8,6:3,1:0]	SMI on corresponding bits of PMIO Rx20	
PMIO Rx2C[7,5,2]	LID polarity, Battery Low Resume Disable, Power Button triggering select	
PMIO Rx4C[4:0]	GPO 4:0 Output Value	



Power Requirements

$$T_{\rm C} = 0 - 85^{\circ}{\rm C}$$

$$V_{CC} = V_{SUS25} = V_{SUSUSB} = V_{SUSMII} = V_{CCVK} = V_{CCPLL} = V_{CCUPLL} = V_{CCLAN} = 2.5V \pm 5\%$$

$$\begin{aligned} &V_{CC} = V_{SUS25} = V_{SUSUSB} = V_{SUSMII} = V_{CCVK} = V_{CCPLL} = V_{CCUPLL} = V_{CCLAN} = 2.5V \pm 5\%, \\ &V_{CC33} = V_{SUS33} = V_{CCUSB} = V_{CCMII} = 3.3V \pm 5\%, V_{BAT} = 3.3V \pm 0.3 / -0.9V, V_{SDVREF} = V_{VLVREF} = 0.9V \pm 5\%, GND = 0V \end{bmatrix}$$

Symbol	Parameter	Тур	Max	Unit	Condition
		50	140	mA	Normal operation
I_{CC33}	Power Supply Current – I/O (3.3V)	_	50	uA	STR / STD
		_	<1	uA	Soft Off
т	Power Supply Current – Core (2.5V)	425	534	mA	Normal operation
I_{CC}	rower suppry Current – Core (2.3 v)		<1	uA	STR / STD / SoftOff
ī	Power Supply Current – V-Link (2.5V)	34	62	mA	Normal operation
I_{CCVK}	1 ower Suppry Current – V-Link (2.5 V)	120	160	uA	STR / STD / SoftOff
ī	Power Supply Current – Suspend (3.3V)	13	110	mA	Normal operation
I_{SUS33}	rower supply Current – Suspend (3.5 v)	_	1920	uA	STR / STD / SoftOff
т	Power Supply Current – Suspend (2.5V)	4.1	4.5	mA	Normal operation
I_{SUS25}		_	254	uA	STR / STD / SoftOff
т	D 0 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1	4		mA	Normal operation
I_{SUSUSB}	Power Supply Current – Suspend (2.5V) USB	_		uA	STR / STD / SoftOff
т	Device Complet Company Company (2 537) I ANI			mA	Normal operation
I_{SUSMII}	Power Supply Current – Suspend (2.5V) LAN	_		uA	STR / STD / SoftOff
ī	Power Supply Current – USB I/O (3.3V)	9		mA	Normal operation
I_{CCUSB}		_		uA	STR / STD / SoftOff
т	G 1 G 4 HGD DI I (2 GV)	63		mA	Normal operation
I_{CCUPLL}	Power Supply Current – USB PLL (2.5V)	_		uA	STR / STD / SoftOff
ī	Power Supply Current – LAN MII (3.3V)			mA	Normal operation
I_{CCMII}		_		uA	STR / STD / SoftOff
т	Power Supply Current – LAN Power (2.5V)			mA	Normal operation
I_{CCLAN}		_		uA	STR / STD / SoftOff
I_{CCA33}	Power Supply Current – SATA (3.3V)			mA	Normal operation
		_		uA	STR / STD / SoftOff
т	Decree County County CATA (2.51)			mA	Normal operation
$I_{CCAS+ATS}$	Power Supply Current – SATA (2.5V)	_		uA	STR / STD / SoftOff
I_{CCAO}	Power Supply Current – SATA Oscillator (2.5V)	_		uA	Normal operation
I_{VLVREF}	Power Supply Current – V-Link Reference (0.9V)	_		uA	Normal operation
I_{SDVREF}	Power Supply Current – IDE Reference (0.9)	_		uA	Normal operation
I_{BAT}	Power Supply Current – RTC Battery (3.3V)	_	5	uA	Normal operation
P_{D}	Barrer Dissipation	1.1	2.5	W	Normal operation
	Power Dissipation		1	1	1

Note: If there is a possibility that both SATA ports and all eight USB 2.0 ports will have devices attached and transferring data simultaneously, a heat spreader is recommended on the chip (see Design Guide for additional information).



Package Thermal Simulation

Heat sink is recommended for this chip. The compression force limit of this chip is 100 psi.

Table 11. Package Thermal Simulation

Specification		Simulation Result			
		Thermal character	rization (unit: C/W)		
		Vflow (m/s)	θја		
		0.00	18.94		
Device	VT8237R Plus	1.00	16.14		
Package	HSBGA 27x27, 2L	2.00	14.90		
		4.00	13.66		
		θјс	7.56		
		θjb	11.17		

Vflow (m/s): velocity of external flow passing by the package

T_j (**C**) : junction temperature

 $T_{cx}(C)$: temperature on whole top surface equal to ambient temperature

T_a (C) : ambient temperature

 $\theta \bar{j} c$ (C/W) : junction-to-case thermal resistance (T_j-T_cx)/Power where T case equal to Ta

θja (C/W) : junction-to-ambient thermal resistance (T j-T a)/Power

0jb (C/W) : junction-to-board thermal resistance



PACKAGE MECHANICAL SPECIFICATIONS




Figure 6. Mechanical Specifications – 539 Pin Ball Grid Array Package






Figure 7. RoHS and Total Green Mechanical Specifications - 539 Pin Ball Grid Array Package