

# Apollo Pro133A Chipset

## VT82C694X North Bridge

Single-Chip Slot-1 / Socket-370 North Bridge with 133 / 100 / 66 MHz Front Side Bus for Desktop and Mobile PC Systems with AGP 4x and PCI plus Advanced ECC Memory Controller supporting PC133 / PC100 SDRAM, Virtual Channel Memory (VCM), & ESDRAM

Revision 1.43 February 14, 2002

VIA TECHNOLOGIES, INC.

## **Copyright Notice:**

Copyright © 1999, 2000, 2001, 2002 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596B, VT82C597, VT82C598, VT82C598, VT82C680, VT82C685, VT82C686A, VT82C687, VT82C596A, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT8601, Mobile South, Super South, Apollo VP, Apollo VPX, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, Apollo ProPlus, Apollo Pro133, Apollo Pro133A, and Apollo ProMedia may only be used to identify products of VIA Technologies.

Cyrix™ and VIA C3™ are registered trademarks of VIA Technologies, Inc.

AMD-K6™ and Athlon™ are registered trademarks of Advanced Micro Devices Corp.

Pentium<sup>™</sup>, P54C<sup>™</sup>, P55C<sup>™</sup>, and MMX<sup>™</sup> are registered trademarks of Intel Corp.

PS/2™ is a registered trademark of International Business Machines Corp.

Windows 2000<sup>™</sup>, Windows 98<sup>™</sup>, and Plug and Play<sup>™</sup> are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## Offices:

**USA Office:** 

440 Mission Court, Suite 220 Fremont, CA 94539

USA

Tel: (510) 683-3300 Fax: (510) 683-3301 Taipei Office:

8<sup>th</sup> Floor, No. 533

Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

### **Online Services:**

Home Page: <a href="http://www.via.com.tw">http://www.via.com.tw</a> (Taiwan) –or- <a href="http://www.viatech.com">http://www.viatech.com</a> (USA)

FTP Server: ftp.via.com.tw (Taiwan)



## **REVISION HISTORY**

Document Release	Date	Revision	Initials
0.3	1/5/99	Initial internal release as VT82C694A based on 694A2X rev 0.3	DH
0.31	1/6/99	Fixed minor typo in AGP feature bullets	DH
0.4	2/1/99	Changed part number to VT82C694X; Updated pinouts to engg rev 0.9 Updated Dev 0 Rx50,51,53,69,6B,6C,73,76,79,7A,FC; Updated mech spec	DH
0.5	3/29/99	Changed product name to Pro133AX; Fixed feature bullets Updated pinouts; Added RxAD[4], Updated mech spec to BGA504	DH
0.61	5/28/99	Changd product name to Pro133A; Added PCI 33/66 config strap on MAB5# Fixed pin descriptions: GCKRUN# pin # (typo), NCOMP connect to VCCQ Added Device 0 Rx54, 7B, AE, B0-B1, E0, FD & Device 1 Rx1B, 45, 80-87 Modified Dev 0 Rx6[6], 8, 52[5], 53[2-0], 54[7-6], 68[1-0], 69[7-6], 6D[7], 70[3], 72[7], 73[4], 74[6, 76[5-4], 7A[4], A4[2,4,5], A7, A8[2,4,5], AC[0], FC[1] and Dev 1 Rx3-2, 42[0]	DH
0.7	6/17/99	Updated pinouts, mechanical specs, and feature bullets to 510 BGA Pins added: K7, L7, R7, U7, AA11, AA12 Pins changed: U6, W6, Y6, AC4, AD4, AD5 Fixed CKE & DQM pin name polarity; fixed MAA14 & MAB14# ball diagram typos, changed default signal names to match SDRAM not EDO (swapped "CAS" with "DQM" and "RAS" with "CS") Added ESDRAM to title; fixed feature bullets # of mem banks supported Fixed register defnitions: Device 0 Rx56-57 and 5A-5F bank ending addresses	DH
0.8	7/7/99	Fixed CPURSTD# pin definition, and VCCQ and AGPREF pin descriptions Fixed Device 0 Rx8 default, A2 default, A7 default, AC[7]definition, FD[4-0]	DH
0.81	7/9/99	Fixed Device 1 Rx2-3 Device ID	DH
0.9	8/27/99	Removed "Preliminary" from doc revision & fixed document formatting errors Fixed minor typos in pin descriptions GDS[1:0]#, SBS#, GWBF#, GCKRUN# Fixed Device 0 Rx10[27:20] and 88[2] and Device 1 Rx40[3] bit definitions Added "Case Operating Temp" spec and fixed ambient & AC conditions temps	DH
1.0	9/8/99	Final document release with "NDA Required" removed Fixed register reference in MECC pin descriptions & Dev 0 Rx6[7], Rx7A[3]	DH
1.01	11/2/99	Changed Device 0 Rx68[0] to don't care for CPU FSB Frequency of 133 MHz Updated logo to "Delivering Value" format	DH
1.1	1/5/00	Fixed RxA0[15-8] and added info for CE silicon with differences from CD: Rx8 Rev ID, Rx51/54[2]; added RxB2	DH
1.11	1/7/00	Fixed typos in feature bullets (PCI 2.2) & RxB2[0] and added Dev1Rx44[4-1]	DH
1.12	2/10/00	Fixed voltage tolerance typos in pin descriptions & TA typo in DC Elec specs	DH
1.2	2/25/00	Added VIA-Cyrix-III processor support & fixed Cyrix trademark reference Pin descriptions: fixed MAB5# strap and REQ/GNT for VT8231 hookup Fixed Device 0 Rx52[7] & 76[3-0] and rotated mech spec marking orientation	DH
1.21	5/10/00	Fixed HCLK, PCLK, GCLK pin description clock timing notes per engg input Changed pin lists from figures to tables & fixed header / footer formatting	DH
1.3	6/5/00	Removed GCKRUN# function and fixed HCLK pin description	DH
1.4	10/18/00	Fixed pin descriptions: HITM#, GPIPE#, GRBF#, AGPREF (and fixed pin #) Rotated Mech spec to show marking horizontally; Fixed misc doc formatting Updated Elec specs to use case temp; added Icc table; added AC elec specs	DH
1.41	2/1/01	Fixed Device 0 Rx70[4] bit definition	DH
1.42	10/17/01	Updated formatting, title page, company address and page headers Updated Device 0 Rx5-4[8], 6A, Device 1 Rx5-4[8]	DH
1.43	2/14/02	Updated logos and trademarks; Fixed Vcc voltage in Elec Specs	DH



## TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	III
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	4
PINOUTS	6
PIN DESCRIPTIONS	
REGISTERS	
REGISTER OVERVIEW	17
MISCELLANEOUS I/O	20
CONFIGURATION SPACE I/O	20
REGISTER DESCRIPTIONS	
Device 0 Header Registers - Host Bridge	21
Device 0 Configuration Registers - Host Bridge	
Host CPU Control	
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control	
Device 1 Header Registers - PCI-to-PCI Bridge	41
Device 1 Configuration Registers - PCI-to-PCI Bridge	43
AGP Bus Control	
ELECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	46
DC CHARACTERISTICS	46
POWER CHARACTERISTICS	46
AC TIMING SPECIFICATIONS	47
MECHANICAL SPECIFICATIONS	19



## **LIST OF FIGURES**

FIGURE 1. APOLLO PRO133A CHIPSET SYSTEM BLOCK DIAGRAM	4
FIGURE 2. VT82C694X BALL DIAGRAM (TOP VIEW)	6
FIGURE 3. GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 4. MECHANICAL SPECIFICATIONS - 510-PIN BALL GRID ARRAY PACKAGE	48



## LIST OF TABLES

ABLE 1. VT82C694X PIN LIST (NUMERICAL ORDER)	. 7
ABLE 2. VT82C694X PIN LIST (ALPHABETICAL ORDER)	
ABLE 3. VT82C694X PIN DESCRIPTIONS	
ABLE 4. VT82C694X REGISTERS	17
ABLE 5. SYSTEM MEMORY MAP	25
ABLE 6. MEMORY ADDRESS MAPPING TABLE	25
ABLE 7. VGA/MDA MEMORY/IO REDIRECTION	43
ABLE 8. AC TIMING MIN / MAX CONDITIONS	47
ABLE 9. AC TIMING – HOST CPU INTERFACE	47
ABLE 10. AC TIMING – DRAM INTERFACE	47



## APOLLO PRO133A CHIPSET VIA VT82C694X NORTH BRIDGE

Single-Chip Slot-1 / Socket-370 North Bridge with 133 / 100 / 66 MHz Front Side Bus for Desktop and Mobile PC Systems with AGP 4x and PCI plus Advanced ECC Memory Controller supporting PC133 / PC100 SDRAM, Virtual Channel Memory (VCM), and ESDRAM

#### PRODUCT FEATURES

#### • AGP / PCI / ISA Mobile and Deep Green PC Ready

- GTL+ compliant host bus supports write-combine cycles
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management

#### High Integration

- Single chip implementation for 64-bit Slot-1 / Socket-370 CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo Pro133A Chipset: VT82C694X system controller and VT82C596B PCI to ISA bridge
- Chipset includes UltraDMA-33/66 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

#### • High Performance CPU Interface

- Supports Slot-1 (Intel Pentium II<sup>TM</sup> and Pentium III<sup>TM</sup>) and Socket-370 (VIA C3<sup>TM</sup> and Intel Celeron<sup>TM</sup> / Pentium III<sup>TM</sup>) processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism



#### • Full Featured Accelerated Graphics Port (AGP) Controller

Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control

<u>PCI</u>	<u>AGP</u>	<u>CPU</u>	<u>Mode</u>
33 MHz	66 MHz	133 MHz	4x synchronous
33 MHz	66 MHz	100 MHz	3x synchronous
33 MHz	66 MHz	66 MHz	2x synchronous

- AGP v2.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 266 MHz 4x mode for AD and SBA signaling
- Pipelined split-transaction long-burst transfers up to 1GB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
  - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

#### • Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Two lines of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



#### Advanced High-Performance DRAM Controller

- DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
- DRAM interface may be <u>faster</u> than CPU by 33 MHz to allow use of PC100 memory modules with 66MHz Celeron or use of PC133 with 100MHz Pentium II or Pentium III
- DRAM interface may be <u>slower</u> than CPU by 33 MHz to allow use of older memory modules with newer CPUs (e.g., PC66 memory modules with 100 MHz Pentium II or Pentium III)
- Concurrent CPU, AGP, and PCI access
- Supports FP, EDO, SDRAM, ESDRAM, and VCM SDRAM memory types
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- Pinouts support 8 banks up to 2 GB DRAMs (256Mb DRAM technology) at 100 MHz
   (PC133 specifications, however, recommend a limit of 3 DIMMs or 6 banks at 133 MHz for 1.5 GB max memory)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection)
   or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
- x-1-1-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh

#### • Advanced System Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- EDO self-refresh and SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.35um, high speed / low power CMOS process
- 35 x 35 mm, 510 pin BGA Package



#### **OVERVIEW**

The *Apollo Pro133A* Chipset (VT82C694X north bridge plus VT82C596B south bridge) is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop personal computer systems with 133 MHz, 100 MHz and 66 MHz front side bus frequencies based on 64-bit Socket-370 (VIA C3 and Intel Celeron / Pentium III) and Slot-1 (Intel Pentium-II and Pentium III) super-scalar processors.




Figure 1. Apollo Pro133A Chipset System Block Diagram

The Apollo Pro133A chip set consists of the VT82C694X system controller (510 pin BGA) and the VT82C596B PCI to ISA bridge (324 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation.

The VT82C694X supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CPU bus frequency (66 /100 /133 MHz) or at the AGP bus frequency (66 MHz) with built-in PLL timing control.

The VT82C694X system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x and 4x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C694X supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post



write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 324-pin Ball Grid Array VT82C596B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C596B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66 for 33/66 MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.

For sophisticated power management, the Apollo Pro133A provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C596B south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

The Apollo Pro133A chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.



#### **PINOUTS**

Figure 2. VT82C694X Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	AD20	REQ0#	AD25	AD29	RESET#	HD56#	HD62#	HD55#	HD54#	HD49#	HD47#	HD40#	GND	HD33#	HD31#	HD27#	HD19#	HD20#	HD10#	HD6#	HD3#	HA29#	HA24#	HA22#	GND
В	VCC	PCLK	AD22	AD27	AD28	PREQ#	HD50#	HD61#	HD63#	HD53#	HD48#	HD42#	HD36#	HD43#	HD32#	HD29#	HD25#	HD21#	HD18#	HD12#	HD8#	HD0#	CPU RST#	HA27#	HA20#	BREQ n#
C	AD19	VCC	AD21	CBE3#	GND	AD31	REQ1#	HD52#	GND	HD60#	HD59#	HD51#	HD44#	HD37#	HD28#	HD26#	HD22#	GND	HD17#	HD7#	HD5#	GND	HA26#	HA28#	HA23#	HA21#
D	AD16	AD18	AD17	AD23	AD26	PGNT#	GNT1#	REQ3#	HD58#	REQ4#	HD46#	HD41#	HD39#	HD34#	HD35#	HD30#	HD24#	HD16#	HD15#	HD14#	HD4#	HD1#	HA31#	HA25#	HA18#	HA19#
E	FRM#	IRDY#	GND	CBE2#	AD24	AD30	GNT0#	GNT3#	GNT4#	GNT2#	HD57#	GND	HD45#	HD38#	GND	GTL RFF	HD23#	HD13#	HD11#	HD9#	HD2#	HA30#	HA15#	GND	HA17#	HA16#
F	SERR#	LOCK#	DEV SFI#	STOP#	TRDY#	GND	VCC	GND	VCC	REQ2#	11	12	13	14	15	16	VTT	VCC	GND	VCC	GND	HA11#	HA12#	HA13#	HA14#	HA8#
G	AD13	AD14	CBE1#	AD15	PAR	VCC	<b>G</b> 7	8	9	10							17	18	19	G20	VCC	HA10#	HA5#	HA7#	HA3#	HA9#
Н	AD8	AD7	AD10	AD12	AD11	GND	Н													Н	GND	HA4#	HA6#	BNR#	H TRDV#	BPRI#
J	AD5	AD6	GND	CBE0#	AD9	VCC	J		PCI										CPU	J	VCC	HREQ 0#	HREQ 1#	GND		DEFER
K	GND	AD1	AD3	AD2	AD4	AD0	GND	K	Pins	K10	11	12	13	14	15	16	K17		Pins	K	ADS#		DRDY#	HREQ	HREQ	RS0#
L	ST1	SBA0	GGNT#	ST0	GREQ#	VCCQ	VCCQ	L		L	VCC	GND	VCC	VCC	GND	VCC	L			]	L		DBSY#	HIT#	RS2#	RS1#
М	SBA2	SBA1	GPIPE#	ST2	SBS#	GWBF#	M			M	GND	VCC	GND	GND	VCC	GND	M			M	GNDA	GNDA	GTL RFF	VTT	TEST INI#	CPU RSTD#
N	AGP REF	SBA3	SBS	GCLKO	GCLK	GRBF#	GND	N		N	VCC	GND	GND	GND	GND	VCC	N			N	VCCA	VCCA	HCLK	GND	MD63	VCC
P	SBA7	SBA6	GND	SBA4	SBA5	GD30	GND	P		P	VCC	GND	GND	GND	GND	VCC	P				P	GND	MD62	MD30	MD31	GND
R	GD31	GD29	vcco	GD27	GD24	VCCQ	VCCO	R		R	GND	VCC	GND	GND	VCC	GND	R				R	GND	MD28	MD60	MD61	MD29
Т	GD26	GD23	GBE3#	GD20	GDS1#	<u> </u>	Т			Т	VCC	GND	VCC	VCC	GND	VCC	Т				Т	MD57	MD58	MD25	MD26	MD59
1	GD22	GD25	GD19	GD18	GDS0#	GND	GNDA	U	AGP	U10	11	12	13	14	15	16	U17		DRAM	u l	MD27	MD22	MD56	MD55		MD24
V	GD17	GD16	GD28	G	GBE2#	VCCA	V		Pins										Pins	v	VCC	MD19	MD20	GND	MD21	MD54
V	GD21	G	GI	STOP# GD15	GDEV SFI #	vcco	W7	8	THIS	]									11115	w	GNDA		MD50	MD51		MD52
W	GPAR	GT RDV#	GND	GBE1#		GND	GND	GND	9	10	11	12					17	18	19	Y20	VCCA	MECC3	MD16	MD48		MD17
<u>Y</u>		GD12		GD11	GD9	GND	VCCO	GND	VCC	MECC5	VSUS	SUST#	13	14	15	16	SRAS	VCC	GND	VCC	GND	DQM	MECC6	DQM	MECC2	
AA	GD8	GD10	GBE0#	GD7	GD0	MD2	MD37	MD40	MD41	MD44	MD14	GND	SCAS	CS	GND	MA	MA	MA	MA	MA	DCLK	A <sup>5</sup> # DCKR/	CS	A <sup>3#</sup> GND	GND	DQM
AB	GD6	GD10	GD5	GND	MD0	MD3	MD38	MD7	MD42	MD45	MD14	SWEB#	DQM	An# DQM	CS	MA	MA	MA	MA	MA	MA	CKE0	CKE4	CS	DQM	CS
AC		GD4	GD3	VCC	GND					ı	MD47	MECC1	A5# DQM	AÎ# DQM	A3# CS	B1# MA	A3 MA	A7	A8 MA	B9# MA	A12 MA			B3# CS	A6# DCLK	B4# CS
AD	GD14			nn	ΩΩ	MD35	MD5	MD8	GND MD42				AÀ# DQM	Rì# DQM	A <sup>4#</sup> CS	Rn# CS	MA	GND MA	MA	A10 MA	MA	GND MA	CND.	R1#	WP CS	R2#
AE	GD1	NCOMP	DW/D	MD33	MD1	MD36	MD6	MD10	MD43	MD13	MECC4	SWEA# SCAS	RŠ#	Añ#	A <sup>2#</sup> CS	A5# SRAS	A? MA	R4# MA	A5 MA	A <sup>o</sup> MA	R11# MA	R14# MA	GND	CKE2	R0# MA	VCC
AF	GND	PCOMP	∩K	MD32	MD34	MD4	MD39	MD9	MD11	MD46	MECC0	A#	GND	VCC	A1#	A <sup>#</sup>	An	A <sup>4</sup>	A6	RR#	A <sup>11</sup>	R13#	CKE1	CKE5	A13	GND



Table 1. VT82C694X Pin List (Numerical Order)

Pin #		Pin Name	Pin #		Pin Name	Pin #		Pin Name	Pin #		Pin Name	Pin #		Pin Names	Pin #		Pin Name
A01	P	GND	D02	IO	AD18	G23	IO	HA05#	P02	I	SBA6	Y21	P	VCCA	AC26	О	CSB4# / RASB4#
A01 A02	IO	AD20	D02 D03	IO	AD18 AD17	G23 G24		HA05# HA07#	P02 P03	P	GND	Y21 Y22		MECC3	AC26 AD01	Ю	GD14
A03		REQ0#	D03	IO	AD23	G25		HA03#	P04	Ī	SBA4	Y23		MD16	AD01	IO	GD03
A04		AD25	D05		AD26	G26	Ю		P05	I	SBA5	Y24	Ю	MD48	AD03	Ю	GD02
A05	IO	AD29	D06	О	PGNT#	H01	Ю	AD08	P06	Ю	GD30	Y25	Ю	MD49 MD17	AD04	P	VCCQQ GNDQQ
A06		RESET#	D07	О	GNT1#	H02		AD07	P07	P	GND	Y26	IO	MD17	AD05	P	GNDQQ
A07	IO	HD56#	D08	I	REQ3#	H03	IO	AD10	P22	P	GND	AA01	IO	GD13	AD06	IO	MD35
A08	IO	HD62# HD55#	D09 D10	I	HD58# REQ4#	H04 H05	IO IO	AD12	P23 P24		MD62 MD30	AA02	I	GD12 VCCQ	AD07	IO IO	MD05 MD08
A09 A10	IO	HD54#	D10		HD46#	H06	P	AD11 GND	P24 P25		MD30 MD31	<b>AA03</b> AA04	10	GD11	AD08 AD09	P	GND
A11		HD49#	D12		HD41#	H21	P	GND	P26	P	GND	AA05	Ю	GD09	AD10	Ю	
A12	IO	HD47#	D13		HD39#	H22	Ю	HA04#	R01	IO	GD31	AA06	P	GND	AD11	Ю	MD47
A13	IO	HD40#	D14		HD34#	H23		HA06#	R02		GD29	AA07	I	VCCQ	AD12	Ю	MECC1
A14	P	GND	D15		HD35#	H24		BNR#	R03		VCCQ	AA08	P	GND	AD13	0	DQMA4 / CASA4#
A15	IO	HD33# HD31#	D16 D17		HD30#	H25		HTRDY#	R04 R05		GD27	AA09	P	VCC MECC5	AD14	0	DQMB1 / CASB1#
A16 A17	IO		D17		HD24# HD16#	H26 J01	IO	BPRI# AD05	R06		GD24 VCCQ	AA10 AA11		VSUS	AD15 AD16	0	CSA4# / RASA4# MAB0#
A18	IO		D19		HD15#	J02	IO	AD06	R07	P	VCCQ	AA11	Ī	SUST#	AD17	ő	MAB2#
A19	Ю	HD20#	D20		HD14#	J03	P	GND	R22	P	GND	AA17	Ō	SRASB#	AD18	P	GND
A20	IO	HD10#	D21	Ю	HD04#	J04	Ю	CBE0#	R23	Ю	MD28	AA18	P	VCC	AD19	О	MAB5# / strap
A21	IO	HD06#	D22		HD01#	J05	Ю	AD09	R24		MD60	AA19		GND	AD20	O	MAA10
A22		HD03#	D23		HA31#	J06	P	VCC	R25		MD61	AA20	P	VCC	AD21	O	MAB12# / strap
A23		HA29# HA24#	D24 D25		HA25# HA18#	<b>J21</b> J22	P IO	VCC HREO0#	R26 T01		MD29 GD26	<b>AA21</b> AA22	P O	GND DOMA2 / CASA2#	AD22 AD23	P O	GND CKE3 / CSB7#
A24 A25		HA24# HA22#	D25 D26		HA18# HA19#	J22 J23	IO	HREQ0# HREQ1#	T02		GD26 GD23	AA22 AA23	IO	DQMA2 / CASA2# MECC6	AD23 AD24	0	CSB1# / RASB1#
A26		GND	E01		FRAME#	J23	P	GND	T03		GBE3#	AA24	0	DQMA3 / CASA3#	AD24 AD25	I	DCLKWR
B01	P	VCC	E02		IRDY#	J25		HREQ4#	T04		GD20	AA25	IO	MECC2	AD26		CSB2# / RASB2#
B02	I	PCLK	E03	P	GND	J26	Ю	DEFER#	T05	Ю	GDS1#	AA26	IO	MECC7	AE01	Ю	GD01
B03	IO	AD22	E04		CBE2#	K01	P	GND	T06		GDS1	AB01	IO	GD08	AE02	I	NCOMP
B04	IO	AD27	E05		AD24	K02	IO	AD01	T22		MD57	AB02	IO	GD10	AE03	0	WSC#
B05	IO	AD28	E06		AD30	K03	IO	AD03	T23		MD58	AB03	Ю	GBE0#	AE04	IO	
B06 B07	I	PREQ# HD50#	E07 E08	0	GNT0# GNT3#	K04 K05	IO IO	AD02 AD04	T24 T25		MD25 MD26	AB04 AB05	10	GD07 GD00 MD02	AE05 AE06	IO IO	
B08	IO	HD61#	E09	o	GNT4#	K05	IO	AD00 AD00	T26		MD59	AB06	IO	MD02	AE07	Ю	
B09		HD63#	E10	Ö	GNT2#	K07	P	GND	U01		GD22	AB07	Ю	MD37	AE08	Ю	MD10
B10	IO	HD53#	E11		HD57#	K21	Ю	ADS#	U02		GD25	AB08	IO	MD40	AE09	Ю	MD43
B11	IO	HD48#	E12	P	GND	K22	I	HLOCK#	U03	Ю	GD19	AB09	Ю	MD41	AE10	Ю	MD13
B12	IO	HD42#	E13		HD45#	K23	IO	DRDY#	U04		GD18			MD44	AE11	IO	
B13	IO	HD36#	E14		HD38#	K24	10	HREQ2# HREQ3#	U05	IO	GDS0#	AB11		MD14	AE12	0	SWEA# / MWEA#
B14 B15	IO	HD43# HD32#	E15 E16	P I	GND GTLREF	K25 K26		RS0#	U06 U07	P P	GND GNDA	<b>AB12</b> AB13	P O	GND SCASB#	AE13 AE14	0	DQMB5 / CASB5# DQMA0 / CASA0#
B16	IO	HD29#	E17		HD23#	L01	0	ST1	U21		MD27	AB14	ŏ	CSA0# / RASA0#	AE15	ŏ	CSA2# / RASA2#
B17	IO		E18		HD13#	L02	Ĭ	SBA0	U22		MD22	AB15		GND	AE16	ŏ	CSA5# / RASA5#
B18	IO	HD21#	E19		HD11#	L03	О	GGNT#	U23		MD56	AB16	О	MAA1	AE17	О	MAA2
B19	IO	HD18#	E20		HD09#	L04	О	ST0	U24		MD55	AB17		MAB3#	AE18	О	MAB4#
B20			E21		HD02#	L05	I	GREQ#	U25		MD23	AB18		MAB6# / strap	AE19	0	MAA5
B21			E22		HA30#	L06	I	VCCQ	U26		MD24	AB19		MAB7# / strap	AE20		
B22 B23		HD00# CPURST#	E23 E24	P	HA15# GND	L07 L22	P I	VCCQ HITM#	V01 V02		GD17 GD16	AB20 AB21		MAB10 / strap DCLKO	AE21 AE22	0	MAB11# / strap MAB14#
B23			E25		HA17#	L23		DBSY#	V02 V03		GD10 GD28	AB21	ŏ	MAA14/DCLKRD	AE23	P	GND
B25		HA20#	E26		HA16#	L24		HIT#	V04		GSTOP#	AB23	ŏ	CSB5# / RASB5#	AE24	ò	CKE2 / CSB6#
B26	0	BREQ0#	F01		SERR#	L25	Ю	RS2#	V05		GBE2#	AB24	P	GND	AE25	ō	CSB0# / RASB0#
C01	IO	AD19	F02		LOCK#	L26	Ю	RS1#	V06	P	VCCA	AB25	P	GND DQMA7 / CASA7#	AE26	P	VCC
C02	P	VCC	F03		DEVSEL#	M01	I	SBA2	V21	P	VCC	AB26	0	DQMA7 / CASA7#	AF01	P	GND
C03		AD21 CRE3#	F04		STOP# TRDY#	M02 M03	I	SBA1 GPIPE#	V22 V23		MD19 MD20	AC01 AC02	10	GD06 GD04	AF02 AF03	I	PCOMP PWROK
C04	P	CBE3# GND	F06	P	GND	M04	O	ST2	V23 V24		GND	AC02 AC03			AF03 AF04		MD32
C05	IO	AD31	F07	P	VCC	M05	I	SBS#	V25		MD21	AC04		GND	AF05		MD34
C07	I	REQ1#	F08	P	GND	M06	I	GWBF#	V26		MD54			MD00	AF06		MD04
C08		HD52#	F09	P	VCC	M21	P	GNDA	W01	Ю	GD21	AC06	Ю	MD03	AF07	Ю	MD39
C09	P	GND	F10	I	REQ2#	M22	P	GNDA	W02		GFRM#	AC07	Ю	MD38	AF08		MD09
		HD60#	F17	P	VTT	M23	I	GTLREF	W03		GIRDY#			MD07	AF09		MD11
		HD59#	F18	P	VCC	M24	P	VTT TESTINI#	W04		GD15			MD42	AF10		MD46
C12		HD51# HD44#	F19 F20	P P	GND VCC	M25 M26	O	TESTIN# CPURSTD#	W05 W06		GDSEL# VCCQ			MD45 MD15	AF11 AF12	0	MECC0 SCASA#
		HD44# HD37#	F20 F21	P	GND	N01	P	AGPREF	W06 W21	P	GNDA	AC11		SWEB# / MWEB#	AF12 AF13	P	GND
		HD28#	F22		HA11#	N02	Ī	SBA3	W22		MD18	AC13		DQMA5 / CASA5#	AF14	P	VCC
C16	IO	HD26#	F23	Ю	HA12#	N03	I	SBS	W23	Ю	MD50	AC14		DQMA1 / CASA1#	AF15	O	CSA1# / RASA1#
		HD22#	F24		HA13#	N04	O	GCLKO	W24		MD51	AC15		CSA3# / RASA3#	AF16	О	SRASA#
C18		GND	F25		HA14#	N05	I	GCLK	W25		MD53	AC16		MAB1#	AF17		MAA0
		HD17#	F26		HA08#	N06	I	GRBF#	W26		MD52	AC17		MAA3	AF18		MAA4
		HD07# HD05#	G01 G02		AD13 AD14	N07 N21	P P	GND VCCA	Y01 Y02		GPAR GTRDY#	AC18 AC19		MAA7 MAA8	AF19 AF20		MAA6 MAB8# / strap
C21	P	GND	G02 G03		CBE1#	N21 N22	P	VCCA VCCA	Y02 Y03	P	GIRDY# GND	AC19		MAB9# / strap	AF20 AF21		MAA11
C23		HA26#	G03		AD15	N23	I	HCLK	Y04		GBE1#	AC21		MAA12	AF22		MAB13#
		HA28#	G05		PAR	N24	P	GND	Y05		GDS0	AC22		CKE0 / FENA	AF23	ŏ	CKE1 / GCKE
C25	IO	HA23#	G06	P	VCC	N25	Ю	MD63	Y06	P	GND	AC23	O	CKE4 / CSA6#	AF24	О	CKE5 / CSA7#
	110	TTA 21#	G21	P	VCC	N26	P	VCC	Y07	P	GND	AC24	O	CSB3# / RASB3#	AF25	О	MAA13
C26 D01		AD16	G21		HA10#	P01	Ī	SBA7	Y08		GND	AC25		DQMA6 / CASA6#	AF26		GND

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16
Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



Table 2. VT82C694X Pin List (Alphabetical Order)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
	Ю	AD00	Y04	Ю	GBE1#	AA06	P	GND	D20	IO	HD14#	AB17	О	MAB3#	Y22	Ю	MECC3
K02	Ю	AD01	V05	IO	GBE2#	AA08	P	GND	D19		HD15#	AE18		MAB4#	AE11	Ю	
K04	Ю	AD02	T03	Ю	GBE3#	AA19	P	GND	D18		HD16#	AD19	О	MAB5# / strap	AA10	Ю	MECC5
K03	IO	AD03	N05	I	GCLKO	AA21	P	GND	C19		HD17#	AB18		MAB6# / strap	AA23	IO	
K05 J01	IO	AD04 AD05	N04 AB05	O IO	GCLKO GD00	AB12 AB15	P P	GND GND	B19 A18		HD18# HD19#	AB19 AF20		MAB7# / strap MAB8# / strap	AA26 AE02	IO	MECC7 NCOMP
J02	Ю	AD06	AE01	IO	GD00	AB13	P	GND	A19		HD20#	AC20		MAB9# / strap	G05	Ю	
H02	Ю	AD07	AD03	Ю	GD02	AB25	P	GND	B18		HD21#	AB20		MAB10 / strap	B02	I	PCLK
H01	IO	AD08	AD02	IO	GD03	AC04	P	GND	C17		HD22#	AE21		MAB11# / strap	AF02	I	PCOMP
J05 H03	IO	AD09 AD10	AC02 AC03	IO IO	GD04 GD05	AD09 AD18	P P	GND GND	E17 D17		HD23# HD24#	AD21 AF22		MAB12# / strap MAB13#	D06 B06	O	PGNT# PREQ#
H05	Ю	AD11	AC01	IO	GD05 GD06	AD10	P	GND	B17		HD25#	AE22	ŏ	MAB14#	AF03	I	PWROK
H04	Ю	AD12	AB04	Ю	GD07	AE23	P	GND	C16	Ю	HD26#	AC05	Ю	MD00	A03	I	REQ0#
	IO	AD13	AB01		GD08	AF01	P	GND	A17		HD27#	AE05			C07	I	REQ1#
G02 G04	IO	AD14 AD15	AA05 AB02	IO IO	GD09 GD10	AF13 AF26	P P	GND GND	C15 B16		HD28# HD29#	AB06 AC06		MD02 MD03	F10 D08	I I	REQ2# REQ3#
D01	Ю	AD16	AA04	IO	GD10 GD11	M21	P	GNDA	D16		HD30#	AF06			D10	Ī	REQ4#
D03	Ю	AD17	AA02	Ю	GD12	M22	P	GNDA	A16		HD31#	AD07	Ю	MD05	A06	I	RESET#
D02	IO	AD18	AA01	IO	GD13	U07	P	GNDA	B15		HD32#	AE07			K26	IO	
C01 A02	IO	AD19 AD20	AD01 W04	IO IO	GD14 GD15	W21 AD05	P	GNDA GNDQQ	A15 D14		HD33# HD34#	AC08 AD08			L26 L25	IO	RS1# RS2#
C03	Ю	AD20 AD21	V02	IO	GD15 GD16	E07	0	GNT0#	D14		HD35#	AF08		MD09	L02	I	SBA0
B03	Ю	AD22	V01	Ю	GD17	D07	O	GNT1#	B13	Ю	HD36#	AE08	Ю	MD10	M02	I	SBA1
D04	IO	AD23	U04	IO	GD18	E10	0	GNT2#	C14		HD37#	AF09			M01	I	SBA2
E05 A04	IO	AD24 AD25	U03 T04	IO IO	GD19 GD20	E08 E09	0	GNT3# GNT4#	E14 D13		HD38# HD39#	AD10 AE10			N02 P04	I I	SBA3 SBA4
D05	IO	AD25 AD26	W01	IO	GD20 GD21	Y01	IO	GPAR	A13		HD40#	AB11		MD13 MD14	P04 P05	I	SBA5
B04	Ю	AD27	U01	IO	GD22	M03	I	GPIPE#	D12	Ю	HD41#	AC11	Ю	MD15	P02	Ì	SBA6
III I	IO	AD28	T02	IO	GD23	N06	I	GRBF#	B12		HD42#	Y23			P01	I	SBA7
A05 E06	IO	AD29 AD30	R05 U02	IO IO	GD24 GD25	L05 V04	I	GREQ# GSTOP#	B14 C13		HD43# HD44#	Y26 W22		MD17 MD18	N03 M05	I	SBS SBS#
	Ю	AD30 AD31	T01		GD25 GD26	E16	I	GTLREF	E13		HD45#	V22		MD19	AF12	0	SCASA#
K21	IO	ADS#	R04	IO	GD27	M23	i	GTLREF	D11		HD46#	V23			AB13	ŏ	SCASB#
N01	P	AGPREF	V03	Ю	GD28	Y02		GTRDY#	A12		HD47#	V25	Ю	MD21	F01	Ю	
H24	IO	BNR#	R02		GD29	M06	I	GWBF#	B11		HD48#	U22	IO	MD22	AF16	0	SRASA#
H26 B26	O	BPRI# BREQ0#	P06 R01	IO IO	GD30 GD31			HA03# HA04#	A11 B07		HD49# HD50#	U25 U26			AA17 L04	0	SRASB# ST0
J04	Ю	CBE0#	Y05		GDS0			HA05#	C12		HD51#	T24			L01	ŏ	ST1
	IO	CBE1#	U05		GDS0#			HA06#	C08		HD52#	T25			M04	0	ST2
E04 C04	IO	CBE2# CBE3#	T06 T05	IO IO	GDS1 GDS1#			HA07# HA08#	B10 A10		HD53# HD54#	U21 R23		MD27 MD28	F04	IO	STOP# SUST#
AC22	0	CKE0 / FENA	W05	IO	GDS1# GDSEL#			HA09#	A09		HD55#	R26			AA12 AE12	O	SWEA# /
AF23	ŏ	CKE1 / GCKE	W02		GFRM#			HA10#	A07		HD56#	P24			AC12	ŏ	SWEB# / MWEB#
AE24	O	CKE2 / CSB6#	L03	0	GGNT#	F22		HA11#	E11		HD57#	P25			M25	I	TESTIN#
AD23 AC23	0	CKE3 / CSB7# CKE4 / CSA6#	W03	IO	GIRDY#	F23 F24		HA12# HA13#	D09 C11		HD58# HD59#	AF04 AE04			F05 <b>B01</b>	IO P	
AF24	ö	CKE4 / CSA6# CKE5 / CSA7#	A01 A14	P P	GND GND	F24 F25		HA14#	C10		HD60#	AF05		MD34	C02	P P	VCC VCC
B23	Ō	CPURST#	A26	P	GND	E23		HA15#	B08		HD61#	AD06		MD35	F07	P	VCC
M26	0	CPURSTD#	C05	P	GND	E26		HA16#	A08		HD62#	AE06			F09	P	VCC
AB14 AF15	0	CSA0# / RASA0# CSA1# / RASA1#	C09 C18	P P	GND	E25 D25		HA17# HA18#	B09 L24		HD63# HIT#	AB07 AC07		MD37 MD38	F18 F20	P P	VCC VCC
AE15	ŏ	CSA1# / RASA1# CSA2# / RASA2#	C22	P	GND GND			HA19#	L24		HITM#	AF07			G06	P	VCC
AC15	ŏ	CSA3# / RASA3#	E03	P	GND	B25	Ю	HA20#	K22	I	HLOCK#	AB08	Ю	MD40	G21	P	VCC
AD15	0	CSA4# / RASA4#	E12	P	GND			HA21#	J22		HREQ0#	AB09		MD41	J06	P	VCC
AE16		CSA5# / RASA5# CSB0# / RASB0#	E15 E24	P P	GND GND			HA22# HA23#	J23 K24			AC09 AE09			J21 N26	P	VCC VCC
AD24		CSB0# / RASB0# CSB1# / RASB1#	F06	P P	GND GND			HA24#	K24 K25		HREQ2# HREQ3#			MD44	N20 V21	P	VCC
AD26	O	CSB2# / RASB2#	F08	P	GND	D24	Ю	HA25#	J25	Ю	HREQ4#		Ю	MD45	AA09	P	VCC
AC24		CSB3# / RASB3#	F19	P	GND			HA26#	H25		HTRDY#	AF10		MD46	AA18	P	VCC
AC26 AB23	0	CSB4# / RASB4# CSB5# / RASB5#	F21 H06	P P	GND GND	B24 C24	10	HA27# HA28#	E02 F02		IRDY# LOCK#	AD11 Y24	10	MD47 MD48	AA20 AE26	P P	VCC VCC
		DBSY#	H21	r P	GND			HA29#	AF17	0	MAA0	Y25		MD49	AF14	P	
AB21	О	DCLKO	J03	P	GND	E22	Ю	HA30#	AB16	О	MAA1	W23	Ю	MD50	N21	P	VCCA
AD25		DCLKWR	J24	P	GND			HA31#	AE17		MAA2	W24		MD51	N22	P	VCCA
	IO	DEFER# DEVSEL#	K01 K07	P P	GND GND	N23 B22		HCLK HD00#	AC17 AF18		MAA3 MAA4	W26 W25		MD52 MD53	V06 Y21	P P	VCCA VCCA
AE14		DQMA0# / CASA0	N07	r P	GND			HD00# HD01#	AE19		MAA5	W23 V26		MD54	L06	P	VCCQ
AC14	O	DQMA1# / CASA1	N24	P	GND	E21	Ю	HD02#	AF19	О	MAA6	U24	Ю	MD55	L07	P	VCCQ
AA22		DQMA2# / CASA2	P03	P	GND			HD03#	AC18	0	MAA7	U23		MD56	R03	P	
AA24 AD13		DQMA3# / CASA3 DQMA4# / CASA4	P07 P22	P P	GND GND			HD04# HD05#	AC19 AE20	0	MAA8 MAA9	T22 T23		MD57 MD58	R06 R07	P P	VCCQ VCCQ
AC13		DQMA5# / CASA4 DQMA5# / CASA5	P26	r P	GND			HD05# HD06#	AD20		MAA10	T26		MD59	W06		VCCQ
AC25	O	DQMA6# / CASA6	R22	P	GND	C20	Ю	HD07#	AF21	О	MAA11	R24	Ю	MD60	AA03	P	VCCQ
AB26		DQMA7# / CASA7	U06	P	GND	B21	IO	HD08#	AC21		MAA12	R25		MD61	AA07		VCCQ
AD14		DOMBS# / CASBS	V24	P	GND			HD10#	AF25	0	MAA14/DCLVP	P23		MD62	AD04		VCC00
AE13 K23		DQMB5# / CASB5 DRDY#	Y03 Y06	P P	GND GND			HD10# HD11#	AB22 AD16		MAA14/DCLKR MAB0#	N25 AF11		MD63 MECC0	AA11 F17		VSUS VTT
E01	Ю	FRAME#	Y07	P	GND	B20	Ю	HD12#	AC16	О	MAB1#	AD12	Ю	MECC1	M24	P	VTT
AB03	Ю	GBE0#	Y08	P	GND	E18	Ю	HD13#	AD17	О	MAB2#	AA25	IO	MECC2	AE03	0	WSC#

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16
Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



## **PIN DESCRIPTIONS**


Table 3. VT82C694X Pin Descriptions

			CPU Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
HA[31:3]#	(see pinout tables)	IO	<b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C694X during cache snooping operations.
HD[63:0]#	(see pinout tables)	IO	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	K21	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	H24	IO	<b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	H26	IO	<b>Priority Agent Bus Request</b> . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C694X drives this signal to gain control of the processor bus.
DBSY#	L23	IO	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	J26	IO	<b>Defer</b> . The VT82C694X uses a dynamic deferring policy to optimize system performance. The VT82C694X also uses the DEFER# signal to indicate a processor retry response.
DRDY#	K23	IO	<b>Data Ready</b> . Asserted for each cycle that data is transferred.
HIT#	L24	IO	<b>Hit</b> . Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	L22	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last snoop cycle is modified in the L1 cache and needs to be written back.
HLOCK#	K22	I	<b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	J25, K25, K24, J23, J22	IO	<b>Request Command.</b> Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	H25	IO	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	L25, L26, K26	Ю	Response Signals. Indicates the type of response per the table below:  RS[2:0]# Response type  O00 Idle State  O01 Retry Response  O10 Defer Response  O11 Reserved  100 Hard Failure  101 Normal Without Data  110 Implicit Writeback  111 Normal With Data
CPURST#	B23	О	CPU Reset. Reset output to CPU
CPURSTD#	M26	0	<b>CPU Reset Delayed.</b> Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.
BREQ0#	B26	О	Bus Request 0. Bus request output to CPU.

Note: Clocking of the CPU interface is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



The VT82C694X pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





		D	DRAM Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
MD[63:0]	(see pinout tables)	Ю	Memory Data. These signals are connected to the DRAM data bus.  Note: MD0 is internally pulled up for use in EDO memory type detection.
MECC[7:0]	AA26, AA23, AA10, AE11, Y22, AA25, AD12, AF11	Ю	DRAM ECC or EC Data (see Rx6E)
MAA14 / DCLKRD MAA[13:0]	(see pinout tables)	O/I O	Memory Address A. DRAM address lines (two sets for better drive)
MAB[14]#, MAB[13]#, MAB[12]# / strap, MAB[11]# / strap, MAB[10] / strap, MAB[9]# / strap, MAB[8]# / strap, MAB[7]# / strap, MAB[6]# / strap, MAB[5]# / strap, MAB[5]# / strap,	AE22, AF22, AD21, AE21, AB20, AC20, AF20, AB19, AB18, AD19, AE18, AB17, AD17, AC16, AD16	0	Memory Address B. DRAM address lines (two sets for better drive).  Note that this set of memory address pins is opposite polarity from the "A" set (except for MAB10 which must be positive polarity because it is used for the SDRAM Precharge command). Selected pins are also used for strap options:  MAB12# CPU Bus Frequency Select 0 Rx68[0] PD  MAB11# In-Order Queue Depth Enable Rx50[7] PU  MAB10 Quick Start Select Rx52[5] PD  MAB9# AGP Disable RxAC[7] PD  MAB9# AGP Disable RxAC[7] PD  MAB8# CPU Bus Frequency Select 1 Rx68[1] PD  MAB7# Memory Module Configuration Rx6B[4] PD  MAB6# GTL I/O Buffer Pullup Rx52[7] PD  MAB5# PCI 33 / 66 MHz Select Rx7B[0] none
CSA[5:0]# / RASA[5:0]#	AE16, AD15, AC15, AE15, AF15, AB14	О	MAB5# PCI 33 / 66 MHz Select Rx7B[0] none  Multifunction Pins (two sets for better drive)  1. Synchronous DRAM: Chip select of each bank  2. FPG/EDO DRAM: Row Address Strobe of each bank.
CSB[5:0]# / RASB[5:0]#	AB23, AC26, AC24, AD26, AD24, AE25	О	Multifunction Pins (two sets for better drive)  1. Synchronous DRAM: Chip select of each bank  2. FPG/EDO DRAM: Row Address Strobe of each bank.
<b>DQMA[7:0]</b> / CASA[7:0]#	AB26, AC25, AC13, AD13, AA24, AA22, AC14, AE14	O	Multifunction Pins 1. Synchronous DRAM: Data mask of each byte. 2. FPG/EDO DRAM: Column Address Strobe of each byte lane.
DQMB5 / CASB5#, DQMB1 / CASB1#	AE13 AD14	О	Multifunction Pins 1. Synchronous DRAM: Data mask of bytes 5 and 1 2. FPG/EDO DRAM: Column Address Strobe of bytes 5 and 1
SRASA#, SRASB#	AF16, AA17	О	Row Address Command Indicator. (two sets for better drive)
SCASA#, SCASB#	AF12, AB13	О	Column Address Command Indicator. (two sets for better drive)
SWEA# / MWEA#, SWEB# / MWEB#	AE12, AC12	О	Write Enable Command Indicator. (two sets for better drive)
CKE0 / FENA, CKE1 / GCKE, CKE2 / CSB6#, CKE3 / CSB7#, CKE4 / CSA6#, CKE5 / CSA7#	AC22, AF23, AE24, AD23, AC23, AF24	O	Clock Enables. Clock enables for each DRAM bank (Rx78[0]=1) for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control for reducing power usage and for reducing heat/temperature in high-speed memory systems. Alternate functions: FENA = FET Enable, GCKE = Global CKE.



			PCI Bus Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
AD[31:0]	(see pinout tables)	IO	<b>Address/Data Bus.</b> The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	C4, E4, G3, J4	IO	<b>Command/Byte Enable.</b> Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	E1	IO	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	E2	IO	<b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.
TRDY#	F5	IO	<b>Target Ready.</b> Asserted when the target is ready for data transfer.
STOP#	F4	IO	<b>Stop.</b> Asserted by the target to request the master to stop the current transaction.
DEVSEL#	F3	IO	<b>Device Select.</b> This signal is driven by the VT82C694X when a PCI initiator is attempting to access main memory. It is an input when the VT82C694X is acting as a PCI initiator.
PAR	G5	IO	<b>Parity.</b> A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	F1	IO	<b>System Error.</b> The VT82C694X will pulse this signal when it detects a system error condition.
LOCK#	F2	IO	Lock. Used to establish, maintain, and release resource lock.
PREQ#	В6	I	<b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. It should be connected to PREQ# of the VT82C686A or to PREQL# of the VT8231.
PGNT#	D6	О	<b>South Bridge Grant.</b> This signal driven by the VT82C694X to grant PCI access to the South Bridge. It should be connected to PGNT# of the VT82C686A or to PGNTL# of the VT8231.
REQ[4:0]#	D10, D8, F10, C7, A3	Ι	<b>PCI Master Request.</b> PCI master requests for PCI. Device 0 Rx76[0] may be used to enable REQ4# as a high priority request for use with on-board high-bandwidth PCI controllers or for connection to PREQH# of the VT8231 South Bridge. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
GNT[4:0]#	E9, E8, E10, D7, E7	0	<b>PCI Master Grant.</b> Permission is given to the master to use PCI. GNT4# may be used for connection to the grant input of an on-board high priority device or for connection to PGNTH# of the VT8231. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
WSC#	AE3	0	Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



			AGP Bus Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
GD[31:0]	(see pinout tables)	Ю	<b>Address/Data Bus.</b> The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.
GDS0	Y5	IO	<b>Bus Strobe 0 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS0#	U5	IO	Bus Strobe 0 complement and Bus Strobe 0 (AGP transactions only). Provides timing for 4x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS1	T6	IO	<b>Bus Strobe 1 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GDS1#	Т5	IO	<b>Bus Strobe 1 complement and Bus Strobe 1 (AGP transactions only).</b> Provides timing for 4x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GBE[3:0]#	T3, V5, Y4, AB3	Ю	Command/Byte Enable.  AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master.  PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
GFRM#	W2	Ю	<b>Frame (PCI transactions only).</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
GIRDY#	W3	Ю	Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers.  PCI: Asserted when the initiator is ready for data transfer.
GTRDY#	Y2	Ю	Target Ready: AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions. PCI: Asserted when the target is ready for data transfer.
GSTOP#	V4	IO	<b>Stop (PCI transactions only).</b> Asserted by the target to request the master to stop the current transaction.
GDSEL#	W5	Ю	<b>Device Select (PCI transactions only).</b> This signal is driven by the VT82C694X when a PCI initiator is attempting to access main memory. It is an input when the VT82C694X is acting as PCI initiator. Not used for AGP cycles.

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock pins. Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms  $\pm$  15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are:

- a. GDS0#, GDS0, GD15-0, GBE1-0#
- b. GDS1#, GDS1, GD31-16, GBE3-2#
- c. SBS#, SBS, SBA7-0
- 3. Ground isolation should be provided around GDS0#, GDS0, GDS1# and GDS1 to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



AGP Bus Interface (continued)			
Signal Name	Pin#	<u>IO</u>	Signal Description
GPIPE#	M3	I	<b>Pipelined Request.</b> Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C694X. The master enqueues one request each rising edge of GCLK while GPIPE# is asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.
GRBF#	N6	I	<b>Read Buffer Full.</b> Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the VT82C694X will not return low priority read data to the master.
GWBF#	M6	I	Write Buffer Full.
SBA[7:0]	P1, P2, P5, P4, N2, M1, M2, L2	I	<b>SideBand Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C694X). These pins are ignored until enabled.
SBS	N3	I	<b>Sideband Strobe.</b> Provides timing for SBA[7:0] (driven by the master)
SBS#	M5	I	<b>Sideband Strobe complement and SBS</b> . Provides timing for SBA[7:0] (driven by the master) when 4x timing is supported.
ST[2:0]	M4, L1, L4	O	<ul> <li>Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</li> <li>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</li> <li>001 Indicates that previously requested high priority read data is being returned to the master.</li> <li>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</li> <li>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</li> <li>100 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>101 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>110 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C694X and inputs to the master.</li> </ul>
GREQ#	L5	I	Request. Master request for AGP.
GGNT#	L3	О	<b>Grant.</b> Permission is given to the master to use AGP.
GPAR	Y1	IO	AGP Parity. A single parity bit is provided over GD[31:0] and GBE[3:0].

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT82C694X has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



	Clock / Reset Control					
Signal Name	Pin#	<u>I/O</u>	Signal Description			
HCLK	N23	I	<b>st Clock.</b> This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock used by all VT82C694X logic that is in the host CPU domain.			
PCLK	B2	I	CI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 Hz. This clock is used by all of the VT82C694X logic that is in the PCI clock main. This clock input must be 33 MHz maximum to comply with PCI ecification requirements and must be synchronous with the host CPU clock, CLK, with an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table low. The host CPU clock must lead the PCI clock by $2.0 \pm 1.0$ nsec.    PCI Clock   AGP Clock   PCI Clock   OD   2x   66 MHz   33 MHz   01   3x   100 MHz   66 MHz   33 MHz   10   4x   133 MHz   66 MHz   33 MHz   33 MHz   10   4x   133 MHz   66 MHz   33 MHz   33 MHz   10   4x   133 MHz   66 MHz   33 MHz   33 MHz   10   33 MHz   33 MHz   33 MHz   30 MHZ   3			
			10 4x 133 MHz 66 MHz 33 MHz 11 Reserved			
GCLK	N5	I	AGP Clock. This pin receives the AGP bus clock (66 MHz). This clock is used by all VT82C694X logic that is in the AGP clock domain. The AGP clock must be synchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the able above).			
GCLKO	N4	О	AGP Clock Feedback.			
DCLKO	AB21	О	<b>DRAM Clock.</b> Output from internal clock generator to the external clock buffer.			
DCLKWR	AD25	I	<b>DRAM Clock Input.</b> Input from the external clock buffer.			
DCLKRD / MAA14	AB22	I/O	<b>DRAM Clock Input.</b> No function (used for chip test). MAA14 if Rx69[5]=1.			
RESET#	A6	I	<b>Reset.</b> Input from south bridge chip. When asserted, this signal resets the VT82C694X and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).			
PWROK	AF3	I	Power OK.			
CPURST#	B23	O	CPU Reset. CPU Reset output to the CPU.			
CPURSTD#	M26	0	<b>CPU Reset Delayed.</b> Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.			
SUST#	AA12	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.			



Power, Ground, and Test			
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
VCC	(see pin list)	P	<b>Power</b> for <b>Internal Logic</b> (3.3V ±5%).
GND	(see pin list)	P	Ground
VSUS	AA11	P	Suspend Power $(3.3V \pm 5\%)$ .
VCCA	N21, N22, V6, Y21	P	<b>Analog Power</b> $(3.3V \pm 5\%)$ . For internal clock logic.
GNDA	M21, M22, U7, W21	P	Analog Ground. For internal clock logic. Connect to main ground plane.
VCCQ	L6-L7, R3, R6-R7,	P	<b>AGP 1.5V or 3.3V Power.</b> 1.5V is used for AGP 4x transfer mode. 3.3V is
	W6, AA3, AA7		used for AGP 2x mode.
VCCQQ	AD4	P	AGP Quiet Power.
GNDQQ	AD5		AGP Quiet Ground.
VTT	F17, M24	P	<b>CPU Interface Termination Voltage</b> $(1.5V \pm 10\%)$ .
GTLREF	E16, M23	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%
AGPREF	N1	P	<b>AGP Voltage Reference.</b> 0.4 VCCQ (1.32V) when VCCQ is 3.3V and 0.5
			VCCQ (0.75V) when VCCQ is 1.5V. Check the VT82C694X Design Guide
			for additional information. AGPREF for 3.3V signaling is generated internally
			by the VT82C694X. AGPREF for 1.5V signaling is generated on the
			motherboard.
NCOMP	AE2	I	<b>Compensation.</b> Connect to VCCQ through a 60 ohm resistor.
PCOMP	AF2	I	<b>Compensation.</b> Connect to GND through a 60 ohm resistor.
TESTIN#	M25	I	<b>Test Input.</b> NAND tree / tristate mode test select.



#### **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the VT82C694X. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 4. VT82C694X Registers

#### VT82C694X I/O Ports

Port #	I/O Port	<b>Default</b>	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



#### VT82C694X Device 0 Registers - Host Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0691	RO
5-4	Command	0006	$\mathbf{R}\mathbf{W}$
7-6	Status	0210	WC
- 8	Revision ID (CD: V=8. CE: V=C)	Vn	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	Reserved	00	
D	Latency Timer	00	RW
E	Header Tvne	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-27	Reserved	00	
28-2B	Reserved	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
33-30	Reserved	00	
37-34	Canability Pointer	0000 00A0	RO
3F-38	Reserved	00	

#### **Device-Specific Registers**

Offset	Host CPU Protocol Control	Default	Acc
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dvnamic Defer Timer	90	RW
53	Miscellaneous 1	03	RW
54	Miscellaneous 2	00	RW
55	Reserved	00	_

Offset	DRAM Control	Default	Acc
59-58	MA Man Type	0040	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
56	Bank 6 Ending (HA[31:24])	01	RW
57	Bank 7 Ending (HA[31:24])	01	RW
60	DRAM Tvne	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	DRAM Timing for Banks 6.7	EC	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

#### **Device-Specific Registers (continued)**

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79	PMU Control	00	RW
7A	Miscellaneous Control 1	00	RW
7B	Miscellaneous Control 2	02	RW
7C-7D	Reserved	00	_
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Granhics Anerture Size	00	RW
85-87	Reserved (unassigned)	00	
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
	Reserved (unassigned)	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	20	RO
A3	Reserved (unassigned)	00	
A7-A4	AGP Status	1F00 0203	RO
AB-A8	AGP Command	0000 0000	RW
$\mathbf{AC}$	AGP Control	08	RW
AD	AGP Latency Timer	02	RW
AE	AGP Miscellaneous Control	00	RW
AF	Reserved	00	
B0	AGP Compensation Control / Status	8x	RW
B1	AGP Drive Strength	63	RW
B2-BF	Reserved	00	

Offset	Miscellaneous Control	Default	Acc
C0-DF	Reserved	00	
E0	Miscellaneous Control	00	RW
E1-EF	Reserved	00	
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer	00	RW
F9	VGA Timer	00	RW
FB-FA	Reserved	0000	RW
FC	Back-Door Control 1	00	RW
FD	Back-Door Control 2	00	RW
FF-FE	Back-Door Device ID	0000	RW



#### VT82C694X Device 1 - PCI-to-PCI Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8598	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	Reserved	00	
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
17-10	Reserved	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	$\mathbf{RW}$
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
3D-28	Reserved (unassigned)	00	
3F-3E	PCI-to-PCI Bridge Control	00	RW

#### **Device-Specific Registers**

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	00	RW
44	Back-Door Register Control	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	Reserved	00	
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	Reserved	00	



#### Miscellaneous I/O

One I/O port is defined in the VT82C694X: Port 22.

Port 22	- PCI / AGP Arbiter DisableRW
7-2	<b>Reserved</b> always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

#### **Configuration Space I/O**

All registers in the VT82C694X (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

31	FB-CF8 - Configuration AddressRW  Configuration Space Enable							
	0 Disableddefault							
	1 Convert configuration data port writes to							
	configuration cycles on the PCI bus							
30-24	<b>Reserved</b> always reads 0							
23-16	PCI Bus Number							
	Used to choose a specific PCI bus in the system							
15-11	Device Number							
	Used to choose a specific device in the system							
	(devices 0 and 1 are defined for the VT82C694X)							
10-8	Function Number							
	Used to choose a specific function if the selected							
	device supports multiple functions (only function 0 is							
	defined for the VT82C694X).							
7-2	Register Number (also called the "Offset")							
	Used to select a specific DWORD in the							
	VT82C694X configuration space							
1-0	Fixedalways reads 0							
D . CT								
Port Ch	FF-CFC - Configuration DataRW							

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



#### **Register Descriptions**

#### Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and <u>device number</u> equal to <u>zero</u>.

device n	umbe	r equal to zero.
<b>Device</b>	0 Offs	et 1-0 - Vendor ID (1106h)RO
15-0		ode (reads 1106h to identify VIA Technologies)
<b>Device</b>	0 Offs	et 3-2 - Device ID (0691h)RO
15-0	ID C	<b>ode</b> (reads 0691h to identify the VT82C694X)
Device	0 Offs	et 5-4 –Command (0006h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report ECC errors).
7	Addı	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Spec	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	Bus I	MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

<u>Device</u>	Offset 7-6 – Status (0210h)RWC
15	<b>Detected Parity Error</b>
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6)write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b>
	0 No data parity error detected default
	1 Error detected in data phase. Set only if error
	response enabled via command bit- $6 = 1$ and
	VT82C694X was initiator of the operation in
	which the error occurred write one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capablealways reads 0
4	Supports New Capability listalways reads 1
3-0	<b>Reserved</b> always reads 0
Dovice	Offset 8 - Revision ID (8nh or Cnh)RO
	Chip Revision Code
7-0	(n = revision code)
	(II – Tevision code)Esincon reads Chin
<b>Device</b>	Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00
D	Official Color Color (00b)
	Offset A - Sub Class Code (00h)RO
7-0	<b>Sub Class Code</b> reads 00 to indicate Host Bridge
Device	Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
	_
	Offset D - Latency Timer (00h)RW
Specifie	s the latency timer value in PCI bus clocks.
7-3	Guaranteed Time Slice for CPUdefault = 0
2-0	Reserved (fixed granularity of 8 clks) always read 0
	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read
	back in Offset 75 bits 5-4 (PCI Arbitration 1).



#### **Device 0 Host Bridge Header Registers (continued)**

Device	0 Offset E - Header Type (00h)RO							
7-0	Header Type Code reads 00: single function							
Device	0 Offset F - Built In Self Test (BIST) (00h)RO							
7	BIST Supportedreads 0: no supported functions							
6-0	Reserved always reads 0							
Device 0 Offset 13-10 - Graphics Aperture Base								

#### <u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h) ......RW

31-28 Upper Programmable Base Address Bits ...... def=0
27-20 Lower Programmable Base Address Bits ...... def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>2</u> 1 0 (Gr Aper Size) RW RW RW RW RW RW RW 1M RW RW RW RW RW RW 2M RWRWRWRWRW 0 4M RWRWRWRW 0 8M RWRWRWRW 0 0 0 16M RWRWRW 0 0 0 32M RWRW 0 0 0 0 0 64M 0 0 RW = 00 0 0 0 128M 0 0 256M

<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1</u>

**15-0 Subsystem Vendor ID** ......default = 0 This register may be written once and is then read only.

Device 0 Offset 2F-2E - Subsystem ID (0000h) ....... R/W1

**15-0 Subsystem ID**......default = 0 This register may be written once and is then read only.

Device 0 Offset 37-34 - Capability Pointer (000000A0h) RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer ...... always reads A0h



## Device 0 Configuration Registers - Host Bridge

These registers are normally programmed once at system initialization time.

#### **Host CPU Control**

Device 0 Offset 50 – Request Phase Control (00h)RW						
7	CPU Hardwired IOQ (In Order Queue) Size					
	Default per strap on pin MAB11#During reset. This					
	register can be written 0 to restrict the chip to one					
	level of IOQ.					
	0 1-Level					
	1 4-Level					
6	Read-Around-Write					
	0 Disabledefault					
	1 Enable					
5	<b>Reserved</b> always reads 0					
4	<b>Defer Retry When HLOCK Active</b>					
	0 Disabledefault					
	1 Enable					
	Note: always set this bit to 1					
3-1	Reserved always reads 0					
0	<b>CPU / PCI Master Read DRAM Timing</b>					
	0 Start DRAM read <u>after</u> snoop completedef					

Start DRAM read <u>before</u> snoop complete

Device	0 Offset 51 – Response Phase Control (00h) RW
7	CPU Read DRAM 0ws for Back-to-Back Read
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum read performance
	by allowing continuous 0 wait state reads for
	pipelined line reads. If this bit is not set, there will
	be at least 1T idle time between read transactions.
6	CPU Write DRAM 0ws for Back-to-Back Write
	Transactions
	0 Disable default 1 Enable
	Setting this bit enables maximum write performance by allowing continuous 0 wait state writes for
	pipelined line writes ands sustained 3T single writes.
	If this bit is not set, there will be at least 1T idle time
	between write transactions.
5	Reservedalways reads 0
4	Fast Response (HIT/HITM sample 1T earlier)
	0 Disable
	1 Enable
3	Non-Posted IOW
	0 Disabledefault
	1 Enable
2	<b><u>CE Silicon:</u> Reserved (see Rx54[2])</b> .always reads 0
2	CD Silicon: Zero Length Write
	0 Disabledefault
	1 Enable <u>this bit must be programmed to 1</u>
1	Reserved always reads 0
0	Concurrent PCI Master / Host Operation
	0 Disable – the CPU bus will be occupied (BPRI
	asserted) during the entire PCI operation def  1 Enable – the CPU bus is only requested before
	ADS# assertion
	ADOT assertion



	THE CONTINUE	F	
Device	0 Offset 52 – Dynamic Defer Timer (90h)RW	Devic	e 0 Offset 53 – Miscellaneous 1 (03h) RW
7	GTL I/O Buffer Pullup	7	HREQ
,	default = inverse of MAB6# Strap	,	0 Disabledefault
	0 Disable		1 Enable
		6	
	1 Enableno-strap default	6	SDRAM Frequency Higher Than CPU Front Side
	The default value of this bit is determined by a strap		Bus Frequency
_	on the MAB6# pin during reset.		0 Disabledefault
6	RAW Write Retire Policy (After 2 Writes)		1 Enable
	0 Disabledefault		Setting this bit enables the DRAM subsystem to run at
	1 Enable		a higher frequency than the CPU FSB frequency.
5	Quick Start Select default = MAB10 Strap		When setting this bit, register bit Rx69[6] must also be
	0 Disableno-strap default		set and only SDRAM type DIMM modules may be
	1 Enable		used. An EDO/SDRAM mix in the DRAM subsystem
	The default value of this bit is determined by a strap		is not supported in this case.
	on the MAB10 pin during reset.	5	PCI/AGP Master-to-CPU / CPU-to-PCI/AGP
4-0	Snoop Stall Count		Slave Concurrency
	00 Disable dynamic defer		0 Disable default
	01-1F Snoop stall count default = 10h		1 Enable
		4	HPRI Function
		-	0 Disable
			1 Enable
		3	P6Lock Function
		3	0 Disabledefault
			1 Enable
		2	Line Write / Write Back Without Implicit Write
		2	Back Data
			0 Disabledefault
			1 Enable
		1	PCI Master Pipeline Access
			0 Disable
			1 Enable default
		0	Initialization of Fast Write Address Selection
			0 Tail
			1 Headdefault
		Devic	e 0 Offset 54 – Miscellaneous 2 (00h)RW
		7-6	<b>Reserved (Do Not Program)</b> default = 0
		5-3	Reservedalways reads 0
		2	CD Silicon: Reserved (see Rx51[2]). always reads 0
		2	CE Silicon: Zero Length Write
		-	0 Disabledefault
			1 Enablethis bit must be programmed to 1
		1	Invalidate CPU Internal Cache on PCI Master
		•	Access
			0 Disabledefault
			1 Enable
		0	1-1-1-1 PMRDY for PCI Master Access
		U	1-1-1 I MIND I IUI I CI MIASICI ACCESS

1

Enable

Disable......default



#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT82C694X BIOS porting guide for details).

Table 5. System Memory Map

Spac	e Start	<u>Size</u>	Address Range	<b>Comment</b>
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	5 768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	5 784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	8 800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	8 816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	8 832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	8 848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	8 864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	8 880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	8 896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	S 960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

#### Device 0 Offset 59-58 - DRAM MA Map Type (0040h) RW

#### 15-13 Bank 5/4 MA Map Type (see below)

12 Reserved (Bank 5/4 Virtual Channel Enable)... def=0

#### 11-9 Bank 7/6 MA Map Type (see below)

**8 Reserved** (Bank 7/6 Virtual Channel Enable)... def=0

#### 7-5 Bank 1/0 MA Map Type

- 000 8-bit Column Address
- 001 9-bit Column Address
- 010 10-bit Column Address ......default
- 011 11-bit Column Address
- 100 12-bit Column Address (64Mb)
- 101 Reserved
- 11x Reserved

#### Bank 0/1 MA Map Type (SDRAM)

- 000 16Mbit SDRAM .....default
- 100 64Mbit SDRAM
- 101 Reserved
- 11x Reserved
- 4 Reserved (Bank 1/0 Virtual Channel Enable)... def=0

#### 3-1 Bank 3/2 MA Map Type (see above)

**0** Reserved (Bank 3/2 Virtual Channel Enable)... def=0

#### **Device 0 Offset 5F-5A – DRAM Row Ending Address:**

Offset 5A – Bank 0 Ending (HA[31:24]) (01h) RW
Offset 5B - Bank 1 Ending (HA[31:24]) (01h)
Offset 5C - Bank 2 Ending (HA[31:24]) (01h) RW
Offset 5D - Bank 3 Ending (HA[31:24]) (01h) RW
Offset 5E – Bank 4 Ending (HA[31:24]) (01h) RW
Offset 5F - Bank 5 Ending (HA[31:24]) (01h)
Offset 56 – Bank 6 Ending (HA[31:24]) (01h) RW
Offset 57 – Bank 7 Ending (HA[31:24]) (01h) RW

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

#### <u>Device 0 Offset 60 – DRAM Type (00h) ...... RW</u>

#### 7-6 DRAM Type for Bank 7/6

- 00 Fast Page Mode DRAM (FPG) ...... default
- 01 EDO DRAM (EDO)
- 10 Reserved
- 11 SDRAM
- 5-4 DRAM Type for Bank 5/4 .....default=FPG
- 3-2 DRAM Type for Bank 3/2 .....default=FPG
- 1-0 DRAM Type for Bank 1/0 .....default=FPG

Table 6. Memory Address Mapping Table

#### **EDO/FP DRAM**

MA:	<u>13</u>	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	<u>4</u>	3	2	1	0	
8-bit Col		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits
(000)							10	9	8	7	6	5	4	3	Col Bits
9-bit Col		<u>24</u>	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(001)						11	10	9	8	7	6	5	4	3	Col Bits
10-bit Col		<u>25</u>	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(010)					22	11	10	9	8	7	6	5	4	3	Col Bits
11-bit Col		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(011)				24	22	11	10	9	8	7	6	5	4	3	Col Bits
12-bit Col		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(100)			26	24	22	11	10	9	8	7	6	5	4	3	Col Bits

#### **SDRAM**

MA:	14	13	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	<u>4</u>	3	2	1	0	
16Mb				11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(0xx)				11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb	25/2	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
(100)	6/27															x8: 9 col
2/4 bank																x16: 8 col
x4, x8,		24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x32: 8 col
x16;																
4-bank x32																

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank

x8: 12x9 4bank, 13x9 2bank

x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank



10   Write enable   10   Read enable   10   Read enable   11   Read/write enable   11   Read/write	Device	0 Offset 61 - Shadow RAM Control 1 (00h)RW	Device	0 Offs	et 63 - Shadow R
10	7-6		7-6	E000	0h-EFFFFh
10   Read enable   11   Read/write enable   11   Read/write   Read enable   12   Read/write   Read enable   13   Read/write   Read enable   14   Read/write   Read/		00 Read/write disabledefault		00	Read/write disab
11   Read/write enable		*** ***********************************		01	Write enable
5-4   C8000h-CBFFFh		10 Read enable		10	Read enable
00		11 Read/write enable		11	Read/write enabl
Olimpion   Write enable   Olimpion   Write enable   Olimpion   Write enable   Olimpion   Write enable   Olimpion   Read enable   Olimpion   Read enable   Olimpion   Read enable   Olimpion   Read/write enable   Olimpion   None   Olimpion   O	5-4		5-4	F000	0h-FFFFFh
10		00 Read/write disabledefault		00	Read/write disab
11   Read/write enable   11   Read/write   3-2   C4000h-C7FFFh   3-2   Memory Hole   00   None   01   Write enable   10   15M-16M   10   15M-16M   11   14M-16M   11   14M-16M   11   14M-16M   11   14M-16M   11   14M-16M   11   14M-16M   11   Read/write enable   00   DRAM   11   Read/write enable   00   DRAM   11   Read/write enable   00   DRAM   11   Read/write enable   01   DRAM   10   DRA		01 Write enable		01	Write enable
3-2 C4000h-C7FFFh		10 Read enable		10	Read enable
00   Read/write disable   default   00   None		11 Read/write enable		11	Read/write enabl
00   Read/write disable	3-2	C4000h-C7FFFh	3-2	Mem	ory Hole
01 Write enable		00 Read/write disabledefault			None
11   Read/write enable		01 Write enable			
11   Read/write enable   11   14M-16M or		10 Read enable		10	15M-16M (1M)
1-0   C0000h-C3FFFh   00   Read/write disable   default   01   Write enable   00   DRAM   11   Read/write enable   01   DRAM   10   DRAM   10   DRAM   10   DRAM   10   DRAM   11   DRAM   10   DRAM   11   DRAM   11   DRAM   11   DRAM   12   DRAM   13   DRAM   14   DRAM   15   DRAM   15   DRAM   16   DRAM   16   DRAM   16   DRAM   17   DRAM   18   DRAM   19   DRAM   10   DRAM   11   DRAM   10   DRAM   11   DRAM   11   DRAM   11   DRAM   11   DRAM   11   DRAM   12   DRAM   13   DRAM   14   DRAM   15   DRAM		11 Read/write enable			14M-16M (2M)
00	1-0		1-0		
O1 Write enable		00 Read/write disabledefault			SMM
11   Read/write enable   01   DRAM		01 Write enable			Code Dat
Device 0 Offset 62 - Shadow RAM Control 2 (00h)RW   10 DRAM   11 DRAM   12 DRAM   12 DRAM   12 DRAM   13 DRAM   13 DRAM   14 DRAM   15 DRAM   15 DRAM   16 DRAM   16 DRAM   17 DRAM   17 DRAM   18 DR		10 Read enable		00	DRAM DRA
Device   Offset 62 - Shadow RAM Control 2 (00h)RW		11 Read/write enable		01	DRAM DRA
7-6 DC000h-DFFFFh  00 Read/write disable	ъ.	0.000 ( ( 0.01 ) DANG ( 1.040) DW		10	DRAM PC
00 Read/write disable		<u> </u>		11	DRAM DRA
01 Write enable 10 Read enable 11 Read/write enable  5-4 D8000h-DBFFFh 00 Read/write disable	7-6				
10 Read enable 11 Read/write enable  5-4 D8000h-DBFFFh 00 Read/write disable					
11 Read/write enable  5-4 D8000h-DBFFFh  00 Read/write disable		· · · · · · · · · · · · · · · · · · ·			
5-4         D8000h-DBFFFh         default           00         Read/write disable					
00 Read/write disable		11 11000 11110 11110 11			
01 Write enable 10 Read enable 11 Read/write enable  3-2 D4000h-D7FFFh 00 Read/write disable	5-4				
10 Read enable 11 Read/write enable  3-2 D4000h-D7FFFh 00 Read/write disabledefault 01 Write enable 10 Read enable 11 Read/write enable 11 Read/write enable		00 Read/write disabledefault			
11 Read/write enable  3-2 D4000h-D7FFFh  00 Read/write disabledefault  01 Write enable  10 Read enable  11 Read/write enable  1-0 D0000h-D3FFFh		01 Write enable			
3-2 D4000h-D7FFFh  00 Read/write disabledefault  01 Write enable  10 Read enable  11 Read/write enable  1-0 D0000h-D3FFFh		10 Read enable			
00 Read/write disabledefault 01 Write enable 10 Read enable 11 Read/write enable 1-0 D0000h-D3FFFh		11 Read/write enable			
01 Write enable 10 Read enable 11 Read/write enable 1-0 D0000h-D3FFFh	3-2				
10 Read enable 11 Read/write enable 1-0 D0000h-D3FFFh		00 Read/write disabledefault			
11 Read/write enable 1-0 D0000h-D3FFFh		01 Write enable			
1-0 D0000h-D3FFFh		10 Read enable			
00 Read/write disable default	1-0				
oo Read with disabledefault		00 Read/write disabledefault			
01 Write enable		01 Write enable			

<b>Device</b>	0 Offse	et 63 - Shadow RAM Control 3 (00h) RW						
7-6	E000	0h-EFFFFh						
	00	Read/write disable default						
	01	Write enable						
	10	Read enable						
	11	Read/write enable						
5-4	F0000	Oh-FFFFFh						
	00	Read/write disable default						
	01	Write enable						
	10	Read enable						
	11	Read/write enable						
3-2	Mem	ory Hole						
	00	Nonedefault						
	01	512K-640K						
	10	15M-16M (1M)						
	11	14M-16M (2M)						
1-0	SMI I	Mapping Control						
		SMM Non-SMM						
		<u>Code</u> <u>Data</u> <u>Code</u> <u>Data</u>						
	00	DRAM DRAM PCI PCI						
	01	DRAM DRAM DRAM						
	10	DRAM PCI PCI PCI						
	11	DRAM DRAM DRAM						

10 Read enable11 Read/write enable



0

Reserved

#### Device 0 Offset 64 - DRAM Timing for Banks 0,1 (ECh)RW

Device 0 Offset 65 - DRAM Timing for Banks 2,3 (ECh)RW

Device 0 Offset 66 - DRAM Timing for Banks 4,5 (ECh)RW

#### Device 0 Offset 67 - DRAM Timing for Banks 6,7 (ECh)RW

FPG / EDO Settings for Registers 67-64										
7	RAS Precharge Time									
	0 3T									
	1 4Tdefault									
6	RAS Pulse Width									
	0 - 4T									
	1 5Tdefault									
5-4	CAS Read Pulse Width									
	00 1T									
	01 2T									
	10 3Tdefault									
	11 4T									
	Note: EDO will not automatically reduce the CAS									
	pulse width. For EDO type DRAMs, use 00 if CAS									
	width $= 1$ is to be used.									
3	CAS Write Pulse Width									
	0 1T									
	1 2Tdefault									
2	MA-to-CAS Delay									
	0 1T									
	1 2Tdefault									
1	RAS to MA Delay									
	0 1Tdefault									
	1 2T									

..... always reads 0

<u>SDRAT</u>		ings for Registers 67-64 narge Command to Active Command Period
	0	$T_{RP} = 2T$
	1	$T_{RP} = 3T$ default
6	Activ	e Command to Precharge Command Period
	0	$T_{RAS} = 5T$
	1	$T_{RAS} = 6T$ default
5-4	CAS	Latency
	00	1T
	01	2T
	10	3Tdefault
	11	reserved
3	DIM	M Type
	0	Standard
	1	Registered default
2	ACT	IVE Command to CMD Command Period
	0	2T
	1	3Tdefault
1-0	Bank	Interleave
	00	No Interleave default
	01	2-way
	10	4-way
	11	Reserved



<b>Device</b>	0 Offset 68 - DRAM Control (00h)RW	<b>Device</b>	e 0 Offset 69 – DRAM Clock Select (00h)RW
7	SDRAM Open Page Control	7	<b>CPU Operating Frequency Faster Than DRAM</b>
	0 Always precharge SDRAM banks when		0 CPU Same As or Equal to DRAM default
	accessing EDO/FPG DRAMsdefault		1 CPU Faster Than DRAM by 33 MHz
	1 SDRAM banks remain active when accessing	6	DRAM Operating Frequency Faster Than CPU
	EDO/FPG banks		0 DRAM Same As or Equal to CPU default
6	Bank Page Control		1 DRAM Faster Than CPU by 33 MHz
	0 Allow only pages of the same bank activedef.		•
	1 Allow pages of different banks to be active		<u>Rx68[1-0]</u> <u>Rx69[7-6]</u> <u>CPU / DRAM</u>
5	Reserved always reads 0		00 00 66 / 66 (def)
4	DRAM Data Latch Delay for EDO/FPG DRAM		00 01 66 / 100†
	0 Latch DRAM data at CCLK rising edgedef.		01 10 100 / 66
	1 Delay latch of DRAM data by ½ CCLK		
3	EDO Test Mode		
	0 Disabledefault		01 01 100 / 133†
	1 Enable		1x 10 133 / 100
2	Burst Refresh		1x 00 133 / 133
	0 Disabledefault		†Rx53[6] must also be set to 1 for DRAM > CPU
	1 Enable (burst 4 times)		
1	System Frequency DividerRO	5	256Mbit DRAM Support
	This bit is latched from MAB8# at the rising edge of		0 Disable (pin AB22 is DCLKRD) default
	RESET# (see table below).		1 Enable (pin AB22 is MAA14)
0	System Frequency DividerRO	4	DRAM Controller Command Register Output
	This bit is latched from MAB12# at the rising edge		0 Disabledefault
	of RESET#.		1 Enable
	00 CPU Frequency = 66 MHz	3	Fast DRAM Precharge for Different Bank
	01 CPU Frequency = 100 MHz		0 Disabledefault
	1x CPU Frequency = 133 MHz		1 Enable
Note:	See also Rx69[7-6]	2	DRAM 4K Page Enable (for 64Mbit DRAM)
	MD0 is internally pulled up for EDO detection.		0 Disabledefault
	, , , , , , , , , , , , , , , , , , ,		1 Enable
		1	DIMM Type
			0 Unbuferred default
			1 Registered
		0	Reservedalways reads 0

Normal slew rate control ...... default

Disable......default

Disable (page registers marked invalid and no page register update which causes non page-

Enable ......default

More slew rate control **Virtual Channel-DRAM Enable** 

mode operation)

1

Enable Multi-Page Open



#### Device 0 Offset 6A - Refresh Counter (00h) .....RW Device 0 Offset 6B - DRAM Arbitration Control (01h) RW **Refresh Counter** (in units of 16 MCLKs) **Arbitration Parking Policy** 00 Park at last bus owner......default 00 DRAM Refresh Disabled.....default Park at CPU side 32 MCLKs 02 48 MCLKs Park at AGP side 03 64 MCLKs 11 Reserved 04 80 MCLKs Fast Read to Write turn-around 05 96 MCLKs Disable......default Enable Memory Module Configuration.....RO The programmed value is the desired number of 16-Normal Operation......default MCLK units minus one. Unused Outputs Tristated (CSB#, DQMB, CKE, MAB, DCLKO) This bit is latched from MAB7# at the rising edge of RESET#. **MD Bus Second Level Strength Control** Normal slew rate control ...... default 1 More slew rate control **CAS Bus Second Level Strength Control**



Device	0 Offse	et 6C - SDRA	M Control (00h)RW
7-5	Reser	ved	always reads 0
4	CKE	Configuratio	•
	0	Rx6B[4]=0	CSA = CSA, $CSB = CSB$ ,
			CKE0=CKE0, $CKE1 = CKE1$
	X	Rx6B[4]=1	CSA = CSA, $CSB = Float$ ,
			CSB = Float, MAB = Float,
			CKE0 = CKE0, $CKE1 = CKE0$
	1	Rx6B[4]=0	CSA = CSA, $CSB = CSB$ ,
			CKE3-2 = CSA7-6
			CKE5-4 = CSB7-6
			CKE1 = GCKE (Global CKE)
			CKE0 = FENA (FET Enable)
3	Fast 7	ΓLB Lookup	
	0	Disable	default
	1	Enable	
2-0			n Mode Select
	000	Normal SDR	AM Modedefault
		NOP Comma	
	010		echarge Command Enable
			AM cycles are converted
			-Precharge commands).
	011	MSR Enable	
			AM cycles are converted to
			nd the commands are driven on
			The BIOS selects an appropriate
			for each row of memory such that
		•	commands are generated on
	100	MA[14:0].	T 11 (10.11)
	100		Enable (if this code is selected,
			RAS refresh is used; if it is not
	101		S-Only refresh is used)
		Reserved	
	11x	Reserved	

Device	0 Offset 6D - DRAM Drive Strength (00h) RW
7	ESDRAM Memory Type
	0 Disabledefault
	1 Enable
6-5	Delay DRAM Read Latch
	00 No Delaydefault
	01 0.5 ns
	10 1.0 ns
	11 1.5 ns
4	Memory Data Drive (MD, MECC)
	0 6 mAdefault
	1 8 mA
3	SDRAM Command Drive (SRAS#, SCAS#,
	SWE#)
	0 16mAdefault
	1 24mA
2	Memory Address Drive (MA, WE#)
	0 16mAdefault
	1 24mA
1	CAS# Drive
	0 8 mAdefault
	1 12 mA
0	RAS# Drive
	0 16mA default
	1 24mA



#### Device <u>0 Offset 6E - ECC Control (00h) ......RW</u> **ECC / EC Mode Select** 0 ECC Checking and Reporting.....default ECC Checking, Reporting, and Correcting **Reserved** ...... always reads 0 6 **Enable SERR# on ECC / EC Multi-Bit Error** 5 0 Don't assert SERR# for multi-bit errors .....def Assert SERR# for multi-bit errors **Enable SERR# on ECC / EC Single-Bit Error** 4 0 Don't assert SERR# for single-bit errors .....def 1 Assert SERR# for single-bit errors ECC / EC Enable - Bank 7/6 (DIMM 3) 3 0 Disable (no ECC or EC for banks 7/6) ..default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 5/4 (DIMM 2) 2 0 Disable (no ECC or EC for banks 5/4) .. default 1 Enable (ECC or EC per bit-7) 1 ECC / EC Enable - Bank 3/2 (DIMM 1) 0 Disable (no ECC or EC for banks 3/2) ..default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 1/0 (DIMM 0) 0

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

1 Enable (ECC or EC per bit-7)

0 Disable (no ECC or EC for banks 1/0) ..default

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

<u>Bit-7</u>	Bits 2-0	<b>RMW</b>	<b>Error Checking</b>	<b>Error Correction</b>
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

Device 0 Offset 6F - ECC Status (00h)RWC			
7	Multi-bit Error Detected write of '1' resets		
6-4	Multi-bit Error DRAM Bankdefault=0		
	Encoded value of the bank with the multi-bit error.		
3	Single-bit Error Detected write of '1' resets		
2-0	Single-bit Error DRAM Bankdefault=0		
	Encoded value of the bank with the single-bit error.		



### **PCI Bus Control**

These registers are normally programmed once at system initialization time.

<u>0 Offse</u>	t 70 - PCI Buffer Control (00h)RW
CPU 1	to PCI Post-Write
0	Disabledefault
1	Enable
PCI M	Taster to DRAM Post-Write
0	Disabledefault
1	Enable
Reser	vedalways reads 0
PCI N	Taster to DRAM Prefetch
0	Enabledefault
1	Disable
Enhai	nce CPU-to-PCI Write
0	Normal operationdefault
1	Reduce 1 cycle when the CPU-to-PCI buffer
	becomes available after being full (PCI and
	AGP buses)
PCI N	<b>Iaster Read Caching</b>
0	Disabledefault
1	Enable
Delay	Transaction
0	Disabledefault
1	Enable
Slave	<b>Device Stopped Idle Cycle Reduction</b>
0	Normal Operationdefault
1	Reduce 1 PCI idle cycle when stopped by a
	slave device (PCI and AGP buses)
	CPU (  0  1  PCI M  0  1  Reser  PCI M  0  1  Enhan  0  1  Delay  0  1  Slave  0

Device (	Offs	et 71 - CPU to PCI Flow Control 1 (00h). RW
7	Dyna	amic Burst
	0	Disabledefault
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	Disabledefault
	1	Enable
5	Rese	rvedalways reads 0
4	PCI 1	I/O Cycle Post Write
	0	Disabledefault
	1	Enable
3		Burst
		Disabledefault
	1	Enable (bit7=1 will override this option)
<u>bit-7</u>		<u>Operation</u>
0	0	Every write goes into the write buffer and no
		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write
		buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
2	DOL	is the normal setting.
2		Fast Back-to-Back Write Disabledefault
	1	Enable default
1	-	k Frame Generation
1		Disabledefault
	1	Enable
0	-	ait State PCI Cycles
v	0	Disabledefault
	1	Enable
		Limoiv



Jevice (	u Offse	t /2 - CPU to PC1 Flow Control 2 (00h) RWC
7	Retry	Status
	0	No retry occurreddefault
	1	Retry occurred write 1 to clear
6	Retry	<b>Timeout Action</b>
	0	Retry Forever (record status only)default
	1	Flush buffer for write or return all 1s for read
5-4	•	Limit
	00	Retry 2 timesdefault
	01	Retry 16 times
	10	Retry 4 times
	11	Retry 64 times
3	Clear	Failed Data and Continue Retry
	0	Flush the entire post-write bufferdefault
	1	When data is posting and master (or target)
		abort fails, pop the failed data if any, and keep
		posting
2	CPU I	Backoff on PCI Read Retry Failure
	0	Disabledefault
	1	Backoff CPU when reading data from PCI and
		retry fails
1	Reduc	ce 1T for FRAME# Generation
	0	Disabledefault
	1	Enable
0	Reduc	ce 1T for CPU read PCI slave
	0	DisableDefault
	1	Enable

<b>Device</b>	0 Offs	et 73 - PCI Master Control 1 (00h)RW
7		rvedalways reads 0
6		Master 1-Wait-State Write
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
5	PCI I	Master 1-Wait-State Read
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
4	Rese	rvedalways reads 0
3	Asse	rt STOP# after PCI Master Write Timeout
	0	Disabledefault
	1	Enable
2	Asser	rt STOP# after PCI Master Read Timeout
	0	Disabledefault
	1	Enable
1	LOC	K# Function
	0	Disabledefault
	1	Enable
0	PCI 1	Master Broken Timer Enable
	0	Disabledefault
	1	Enable. Force into arbitration when there is
		no FRAME# 16 PCICLK's after the grant.
<b>Device</b>	0 Offs	et 74 - PCI Master Control 2 (00h)RW
7	PCI 1	Master Read Prefetch by Enhance Command
	0	Always Prefetch default
	1	Prefetch only if Enhance command
6	Rese	rved (Do Not Program)default = 0
5	Rese	· · · · · · · · · · · · · · · · · · ·
4		$\mathbf{my} \ \mathbf{Request} \dots \dots \dots \mathbf{default} = 0$
3		Delay Transaction Timeout
	0	Disabledefault
	1	Enable
2		off CPU Immediately on CPU-to-AGP
	0	Disabledefault
	1	Enable
1-0		PCI Master Latency Timer Control
	00	
	01	AGP master falling edge reloads MLT timer
	10	AGP master rising edge resets timer to 00 and
		AGP master falling edge reloads MLT timer
	11	Reserved (do not program)



Device	0 Offset 75 - PCI Arbitration 1 (00h)RW	Device	0 Offset 76 - PCI Arbitration 2 (00h)RW
7	Arbitration Mechanism	7	PCI CPU-to-PCI Post-Write Retry Failed
	0 PCI has prioritydefault		0 Continue retry attemptdefault
	1 Fair arbitration between PCI and CPU		1 Go to arbitration
6	Arbitration Mode	6	CPU Latency Timer Bit-0RO
	0 REQ-based (arbitrate at end of REQ#)default		0 CPU has at least 1 PCLK time slot when CPU
	1 Frame-based (arbitrate at FRAME# assertion)		has PCI bus
5-4	Latency Timerread only, reads Rx0D bits 2:1		1 CPU has no time slot
3-0	PCI Master Bus Time-Out	5-4	Master Priority Rotation Control
	(force into arbitration after a period of time)		0x Grant to CPU after every PCI master grant
	0000 Disabledefault		def=00
	0001 1x32 PCICLKs		10 Grant to CPU after every 2 PCI master grants
	0010 2x32 PCICLKs		11 Grant to CPU after every 3 PCI master grants
	0011 3x32 PCICLKs		With setting 01, the CPU will always be granted
	0100 4x32 PCICLKs		access after the current bus master completes, no matter how many PCI masters are requesting. With
	 1111 15x32 PCICLKs		setting 10, if other PCI masters are requesting during
	TITI 13X32 I CICLINS		the current PCI master grant, the highest priority
			master will get the bus after the current master
			completes, but the CPU will be guaranteed to get the
			bus after that master completes. With setting 11, if
			other PCI masters are requesting, the highest priority
			will get the bus next, then the next highest priority
			will get the bus, then the CPU will get the bus. In
			other words, with the above settings, even if multiple
			PCI masters are continuously requesting the bus, the
			CPU is guaranteed to get access after every master
			grant (01), after every other master grant (10) or after
			every third master grant (11).
		3-2	REQn# to REQ4# Mapping
			00 REQ4#default
			01 REQ0#
			10 REQ1#
			11 REQ2#
		1	Allow Backoff for CPU-to-PCI Quadword and
			High Doubleword Read Access to PCI slave 0 Disabledefault
			1 Enable
		0	REQ4# is High Priority Master
		U	0 Disabledefault
			1 Enable
			1 Lindoic

7 6-0

Device 0 Offset 77 - Chip Test Mode (00h) ......RW

**Reserved (no function)**.....always reads 0

Reserved (do not use).....default=0



Device	0 Offset 78 - PMU Control I (00h)RW	Device	0 Offset 7A – Miscellaneous Control 1 (00h) RW
7	I/O Port 22 Access	7	No Time-Out Arbitration for Consecutive Frame
	0 CPU access to I/O address 22h is passed on to		Accesses
	the PCI busdefault		0 Enabledefault
	1 CPU access to I/O address 22h is processed		1 Disable
	internally	6-5	Reservedalways reads 0
6	Suspend Refresh Type	4	Invalidate PCI / AGP Buffered (Cached) Read
	0 CBR Refreshdefault		Data for CPU to PCI / AGP Accesses
	1 Self Refresh		0 Enable default
5	<b>Reserved</b> always reads 0		1 Disable
4	Dynamic Clock Control	3	Background PCI-to-PCI Write Cycle Mode
	0 Normal (clock is always running)default		0 Disabledefault
	1 Clock to various internal functional blocks is		1 Enable
	disabled when those blocks are not being used	2-1	<b>Reserved</b> always reads 0
3	Reserved always reads 0	0	South Bridge PCI Master Force Timeout When
2	GSTOP# Assertion		PCI Master Occupancy Timer Is Up
	0 Disable (GSTOP# is always high)default		0 Disabledefault
	1 Enable (GSTOP# could be low)		1 Enable
1	Reserved always reads 0		
0	Memory Clock Enable (CKE) Function		
	0 CKE Function Disabledefault	Davisa	0 Offset 7D Misselleneous Central 2 (02h) DW
	1 CKE Function Enable		0 Offset 7B – Miscellaneous Control 2 (02h) RW
		7-2	Reservedalways reads 0
		1	PCI Master Access PMRDY Select  0 Tail
Device	0 Offset 79 - PMU Control 2 (00h)RW		
7	Cache Controller Module Clock Dynamic Stop	0	1 Head
,	0 Disabledefault	0	PCI Bus Operating Freqstrapped from MAB5#  0 33 MHzdefault
	1 Enable		1 66 MHz
6	DRAM Controller Module Clock Dynamic Stop		1 OO WILL
U	0 Disabledefault		
	1 Enable	<b>Device</b>	0 Offset 7E – PLL Test Mode (00h) RW
5	AGP Controller Module Clock Dynamic Stop	7-6	Reserved (status)RO
	0 Disable default	5-0	Reserved (do not use)default=0
	1 Enable		
4	PCI Controller Module Clock Dynamic Stop	<b>Device</b>	0 Offset 7F – PLL Test Mode (00h) RW
	0 Disabledefault	7-0	Reserved (do not use)default=0
	1 Enable		
3	Pseudo Power Good		
	0 Disabledefault		
	1 Enable		
2	Indicate SIO Request to DRAM Controller		
	0 Disabledefault		
	1 Enable		
1-0	Reserved always reads 0		



### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C694X.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the VT82C694X contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device	0 Offset 83-80 - GART/TLB Control (00000000h) RW	<b>Device</b>	0 Offset 84 - Graphics Aperture Size (00h) RW
31-16	<b>Reserved</b> always reads 0	7-0	Graphics Aperture Size
15-8	Reserved (test mode status)RO		11111111 1M
	,		11111110 2M
7	Flush Page TLB		11111100 4M
	0 Disabledefault		11111000 8M
	1 Enable		11110000 16M
			11100000 32M
6-4	Reserved (always program to 0)RW		11000000 64M
	· · · · · · · · · · · · · · · · · · ·		10000000 128M
3	PCI Master Address Translation for GA Access		00000000 256M
	0 Addresses generated by PCI Master accesses		
	of the Graphics Aperture will not be translateddefa	ult	
	1 PCI Master GA addresses will be translated	<u>Offset</u>	8B-88 - GA Translation Table Base (00000000h) RW
2	AGP Master Address Translation for GA Access	31-12	Graphics Aperture Translation Table Base.
_	0 Addresses generated by AGP Master accesses		Pointer to the base of the translation table in system
	of the Graphics Aperture will not be translateddefa	ult	memory used to map addresses in the aperture range
	1 AGP Master GA addresses will be translated		(the pointer to the base of the "Directory" table).
1	CPU Address Translation for GA Access	11-3	<b>Reserved</b> always reads 0
•	0 Addresses generated by CPU accesses of the	2	TLB Flush Timing
	Graphics Aperture will not be translateddef		0 TLB Flush Will Delay Until DRAM Is Idle
	1 CPU GA addresses will be translated		default
0	AGP Address Translation for GA Access		1 TLB Flush Is A Static Value
v	0 Addresses generated by AGP accesses of the	1	<b>Graphics Aperture Enable</b>
	Graphics Aperture will not be translateddef		0 Disabledefault
	1 AGP GA addresses will be translated		1 Enable
NT / T	<del></del>		Note: To disable the Graphics Aperture, set this bit
	For any master access to the Graphics Aperture range,		to 0 and set all bits of the Graphics Aperture Size to
snoop w	vill not be performed.		0. To enable the Graphics Aperture, set this bit to 1
			and program the Graphics Aperture Size to the
			desired aperture size.
		0	<b>Reserved</b> always reads 0
			•



## **AGP Control**

Device 0 Offset A3-A0 - AGP Capability Identifier			
(0020C			
31-24	Reservedalways reads 00h		
23-20	Major Specification Revision always reads 2h		
	Major rev of AGP spec that device conforms to (2.x)		
19-16	Minor Specification Revision always reads 0h		
	Minor rev # of AGP spec that device conforms to		
15-8	Pointer to Next Item always reads C0 (last item)		
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)		
	0.000		
	0 Offset A7-A4 - AGP Status (1F000203h)RO		
31-24	Maximum AGP Requestsalways reads 1F†		
	Max # of AGP requests the device can manage (32)		
	† See also RxFC[1] and RxFD[4-0]		
23-10	<b>Reserved</b> always reads 0s		
9	<b>Supports SideBand Addressing</b> always reads 1		
8-6	<b>Reserved</b> always reads 0s		
5	<b>4G Supported</b> (can be written at RxAE[5] def=0		
4	<b>Fast Wr Supported</b> (can be written at AE[4] def=0		
3	<b>Reserved</b> always reads 0s		
2	<b>4X Rate Supported</b> (can be written at AE[2]). def=0		
1	<b>2X Rate Supported</b> (can be written at AC[3]). def=1		
0	1X Rate Supported always reads 1		

evice (	) Offs	et AB-A8 - AGP Command (00000000h). RW
31-24	Requ	est Depth (reserved for target) . always reads 0s
23-10	Rese	rvedalways reads 0s
9	Sidel	Band Addressing Enable
	0	Disabledefault
	1	Enable
8	<b>AGP</b>	Enable
	0	Disabledefault
	1	Enable
7-6	Rese	rvedalways reads 0s
5	4G E	nable
	0	Disabledefault
	1	Enable
4	Fast	Write Enable
	0	Disabledefault
	1	Enable
3	Rese	rvedalways reads 0s
2	4X N	Iode Enable
	0	Disabledefault
	1	Enable
1	2X N	Iode Enable
	0	Disabledefault
	1	Enable
0	1X N	Iode Enable
	0	Disabledefault
	1	Enable



Device	0 Offset AC - AGP Control (08h)RW
7	AGP DisableRO
	0 Enabledefault
	1 Disable
	This bit is latched from MAB9# at the rising edge of
	RESET#.
6	AGP Read Synchronization
	0 Disabledefault
	1 Enable
5	AGP Read Snoop DRAM Post-Write Buffer
	0 Disabledefault
	1 Enable
4	GREQ# Priority Becomes Higher When Arbiter is
	Parked at AGP Master
	0 Disabledefault
	1 Enable
3	2X Rate Supported (read also at RxA4[1])
	0 Not supported
	1 Supporteddefault
2	LPR In-Order Access (Force Fence)
	0 Fence/Flush functions not guaranteed. AGP
	read requests (low/normal priority and high
	priority) may be executed before previously
	issued write requestsdefault
	1 Force all requests to be executed in order
	(automatically enables Fence/Flush functions).
	Low (i.e., normal) priority AGP read requests
	will never be executed before previously
	issued writes. High priority AGP read requests may still be executed prior to
	previously issued write requests as required.
1	AGP Arbitration Parking
1	0 Disabledefault
	1 Enable (GGNT# remains asserted until either
	GREQ# de-asserts or data phase ready)
0	AGP to PCI Master or CPU to PCI Turnaround
U	Cycle
	0 2T or 3T Timingdefault
	1 1T Thurston

<b>Device</b>	0 Offset AD – AGP Latency Timer (02h) RW
7-5 4	Reservedalways reads 0
4	Choose First or Last Ready of DRAM
	0 Last ready chosen
2.0	1 First ready chosen
3-0	<b>AGP Data Phase Latency Timer</b> default = 02h
<b>Device</b>	0 Offset AE – AGP Miscellaneous Control (00h)RW
7-6	Reservedalways reads 0
5	4G Supported
	0 4G not supported default
	1 4G supported
4	Fast Write Supported
	0 Fast Write not supported default
	1 Fast Write supported
3	Reservedalways reads 0
2	4x Rate Supported
	0 4x Rate not supporteddefault
	1 4x Rate supported
1-0	<b>Reserved</b> always reads 0

1 1T Timing



Device	0 Offset B0 – AGP Pad Control / Status (8xh) RW	Device	0 Offset F7-F0 – BIOS Scratch Registers RW
7	AGP 4x Strobe VREF Control 0 STB VREF is STB# and vice versa	7-0	No hardware functiondefault = 0
	1 STB VREF is AGPREFdefault	Device	0 Offset F8 - DRAM Arbitration Timer (00h) RW
6	AGP 4x Strobe & GD Pad Drive Strength	7-4	<b>AGP Timer</b> default = $0$
Ū	0 Drive strength set to compensation circuit	3-0	<b>Host CPU Timer</b> default = 0
	defaultdefault		0.000 (F0 V/G) TH (001)
	1 Drive strength controlled by RxB1[7-0]		0 Offset F9 – VGA Timer (00h)RW
5-3	AGP Compensation Circuit N Control Output RO		VGA High Priority Timer default = 0
2-0	AGP Compensation Circuit P Control Output.RO	3-0	VGA Timer default = $0$
		<b>Device</b>	0 Offset FC - Back Door Control 1 (00h)RW
		7-4	<b>Priority Timer</b> default = 0
<b>Device</b>	0 Offset B1 – AGP Drive Strength (63h)RW	3-2	<b>Reserved (Do Not Program)</b> default = 0
7-4	AGP Output Buffer Drive Strength N Ctrl def=6	1	<b>Back-Door Max # of AGP Requests</b> default = 0
3-0	AGP Output Buffer Drive Strength P Ctrl def=3		0 Read of RxA7 always returns a value of 7 def
			1 Read of RxA7 returns the value programmed in RxFD[2-0]
		0	<b>Back-Door Device ID Enable</b> default = $0$
<b>Device</b>	0 Offset B2 – AGP Pad Drive / Delay Control RW		0 Use Rx3-2 value for Rx3-2 readback default
7	GD/GBE/GDS, SBA/SBS Control		1 Use RxFE-FF Back-Door Device ID for Rx3-
	1.5V (Bit-1=0)		2 read
	0 SBA/SBS = no capdefault	ъ.	A OFF A ED. D. L.D. C. A. LA (AAL). DAY
	GD/GBE/GDS = no cap		0 Offset FD – Back-DoorControl 2 (00h)RW
	1  SBA/SBS = no cap		Reservedalways reads 0
	$GD/GBE/GDS = \mathbf{cap}$	4-0	Max # of AGP Requestsdefault = 0
	3.3V (Bit-1 = 1) 0 SBA/SBS = <b>cap</b> default		(see also RxA7 and RxFC[1])
	0 SBA/SBS = <b>cap</b> default GD/GBE/GDS = no cap	Device	0 Offset FF-FE – Back-Door Device ID (0000h) RW
	$1  SBA/SBS = \mathbf{cap}$		Back-Door Device IDdefault=00
	GD/GBE/GDS = cap	15 0	Back Bool Bevice isdeladit 00
6-5	Reservedalways reads 0		
4	GD[31-16] Staggered Delay		
	0 Nonedefault		
	1 GD[31:16] delayed by 1 ns		
3-1	Reserved always reads 0		
0	GDS Output Delay		
	0 Nonedefault		
	1 GDS[1-0] & GDS[1-0]# delayed by 0.4 ns		
	Note: GDS1 & GDS1# will be delayed an additional		
	1  ns if bit-4 = 1		
Dovice	0 Offset E0 – Miscellaneous Control (00h)RW		
7-1	Reserved always reads 0		
0	Latch DRAM Data Using 0 Internal DRAM DCLKdefault		
	o internal Drawi DCLRdefault		

External Feedback DRAM DCLK



### **Device 1 Header Registers - PCI-to-PCI Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and  $\frac{\text{device number}}{\text{device number}}$  equal to  $\frac{\text{device number}}{\text{device number}}$ 

		et 1-0 - Vendor ID (1106h)RO
15-0	ID C	<b>ode</b> (reads 1106h to identify VIA Technologies)
<b>Device</b>	1 Offs	et 3-2 - Device ID (8598h)RO
15-0	ID C	code (reads 8598h to identify the VT82C694X
	PCI-t	o-PCI Bridge device)
Device	1 Offs	et 5-4 – Command (0007h)RW
15-10		
9		Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
	~	different agents
8		R# EnableRO
	0 1	SERR# driver disableddefault SERR# driver enabled
	-	R# is used to report ECC errors).
7		ress / Data SteppingRO
,	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5		Palette Snoop (Not Supported)RO
	0	
	1	Don't respond to palette writes on PCI bus
4	M	(10-bit decode of I/O addresses 3C6-3C9 hex)
4	0	ory Write and Invalidate CommandRO Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	_	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	Bus I	MasterRW
	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the
1	Mom	secondary interface default ory Space RW
1	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	I/O S	· · · · · · · · · · · · · · · · · · ·
-	0	Does not respond to I/O space
	1	Enable I/O space accessdefault

Device	1 Offset 7-6 - Status (Primary Bus) (0220h)RWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#) always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b> always reads 0
7	Fast Back-to-Back Capablealways reads 0
6	<b>User Definable Features</b> always reads 0
5	66MHz Capablealways reads 1
4	Supports New Capability listalways reads 0
3-0	<b>Reserved</b> always reads 0
Davica	1 Offset 8 - Revision ID (00h)RO
7-0	VT82C694X Chip Revision Code (00=First Silicon)
Device	1 Offset 9 - Programming Interface (00h)RO
	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
<b>Device</b>	1 Offset A - Sub Class Code (04h)RO
7-0	Sub Class Code.reads 04 to indicate PCI-PCI Bridge
	1 Offset B - Base Class Code (06h)RO
7-0	<b>Base Class Code</b> reads 06 to indicate Bridge Device
Device	1 Offset D - Latency Timer (00h)RO
7-0	Reservedalways reads 0
<b>Device</b>	1 Offset E - Header Type (01h)RO
7-0	Header Type Code reads 01: PCI-PCI Bridge
Device	1 Offset F - Built In Self Test (BIST) (00h) RO
7	<b>BIST Supported</b> reads 0: no supported functions <b>Start Test</b> write 1 to start but writes ignored
6 5 1	8
5-4	110501 704
3-0	<b>Response Code</b> 0 = test completed successfully



	1 Offset 18 - Primary Bus Number (00h)RW		1 Offset 3F-3E – PCI-to-PCI Bridge Control
	<b>Primary Bus Number</b> default = 0		) RW
-	gister is read write, but internally the chip always uses	15-4	<b>Reserved</b> always reads 0
bus 0 as	s the primary.	3	VGA-Present on AGP
			0 Forward VGA accesses to PCI Bus default
	1 Offset 19 - Secondary Bus Number (00h)RW		1 Forward VGA accesses to AGP Bus
	<b>Secondary Bus Number</b> default = 0		Note: VGA addresses are memory A0000-BFFFFh
Note: A	AGP must use these bits to convert Type 1 to Type 0.		and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses
<b>Device</b>	1 Offset 1A - Subordinate Bus Number (00h)RW		B0000-B7FFFh and "Color" Text Mode uses B8000-
7-0	<b>Primary Bus Number</b> default = 0		BFFFFh. Graphics modes use Axxxxh. Mono VGA
Note: A	AGP must use these bits to decide if Type 1 to Type 1		uses I/O addresses 3Bx-3Cxh and Color VGA uses
commar	nd passing is allowed.		3Cx-3Dxh. If an MDA is present, a VGA will not
			use the 3Bxh I/O addresses and B0000-B7FFFh
<b>Device</b>	1 Offset 1B – Secondary Latency Timer (00h)RO		memory space; if not, the VGA will use those
7-0	<b>Reserved</b> always reads 0	2	addresses to emulate MDA modes.  Block / Forward ISA I/O Addresses
_		2	0 Forward all I/O accesses to the AGP bus if
	1 Offset 1C - I/O Base (f0h)RW		they are in the range defined by the I/O Base
7-4	I/O Base AD[15:12] default = 1111b		and I/O Limit registers (device 1 offset 1C-
3-0	I/O Addressing Capability default = $0$		1D)
Davica	1 Offset 1D - I/O Limit (00h)RW		default
	I/O Limit AD[15:12] default = 0		1 Do not forward I/O accesses to the AGP bus
			that are in the 100-3FFh address range even if
3-0	I/O Addressing Capability default = 0		they are in the range defined by the I/O Base
Device	1 Offset 1F-1E - Secondary Status (0000h)RO		and I/O Limit registers.
	Reserved	1-0	<b>Reserved</b> always reads 0
10 0	110001 TOWN TOWN TOWN TOWN TOWN TOWN TOWN TOWN		
	1 Offset 21-20 - Memory Base (fff0h)RW		
15-4	Memory Base AD[31:20]default = FFFh		
3-0	Reserved always reads 0		
Davis	1 Office 22 22 Moment Limit (Inclusive) (0000k) DW		
	1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW		
	<b>Memory Limit AD[31:20]</b> default = 0		
3-0	Reserved always reads 0		
Device	1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW		
	Prefetchable Memory Base AD[31:20]default = FFFh		
3-0	Reservedalways reads 0		
2 0	110501 YOU		
<b>Device</b>	1 Offset 27-26 - Prefetchable Memory Limit		
(0000h)	RW		
15-4			
	default = 0   Reserved   always reads 0		



### **Device 1 Configuration Registers - PCI-to-PCI Bridge**

### **AGP Bus Control**

Device	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h)RW
7	CPU-AGP Post Write
	0 Disable default
	1 Enable
6	CPU-AGP Dynamic Burst
	0 Disabledefault
	1 Enable
5	<b>CPU-AGP One Wait State Burst Write</b>
	0 Disabledefault
	1 Enable
4	AGP to DRAM Prefetch
	0 Disabledefault
	1 Enable
3	CPU to AGP Post Write Halt
	0 Disabledefault
	1 Enable
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care
	(MDA accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable

Table 7. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	B0000	3Cx,	
<u>VGA</u>	<b>MDA</b>	<u>is</u>	<u>is</u>	B8xxx	<u>=</u>	3Dx	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	B7FFF	<u>I/O</u>	I/O
					Access		
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

<b>Device</b>	1 Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
	0 Flush entire post-write buffer on target-abort
	or master abortdefault
	1 Pop one data output on target-abort or master-
	abort
2	<b>CPU Backoff on AGP Read Retry Timeout</b>
	0 Disabledefault
	1 Enable
1-0	<b>Reserved</b> always reads 0
Device	1 Offset 42 - AGP Master Control (00h)RW
7	Read Prefetch for Enhance Command
	0 Always Perform Prefetch default
	1 Prefetch only if Enhance Command
6	AGP Master One Wait State Write
	0 Disabledefault
	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	Extend AGP Internal Master for Efficient
	Handling of Dummy Request Cycles
	0 Disabledefault
	1 Enable
	This bit is normally set to 1.
3	AGP Delay Transaction Timeout
	0 Disabledefault
	1 Enable
2	Prefetch Disable when Delay Transaction
	Occured
	0 Normal operationdefault
	1 Disable prefetch when doing fast response to
	the previous delay transaction or doing read
	caching
1	<b>Reserved</b> always reads 0
0	Shorten AGP Master to TRFCTL
	0 Disabledefault
	1 Enable



Device	1 Offset 43 - AGP Master Latency Timer (00h) RW	Device	1 Offset 45	– Fast Writ	te Control (72h)RW
7-4	Host to AGP Time slot	7 Force Fast Write Cycle to be QW Aligned			
	0 Disable (no timer)default		(if Rx45[6	•	
	1 16 GCLKs			- /	default
	2 32 GCLKs		1 Ena		
		6	Merge M	ultiple CPU	<b>Transactions Into One Fast</b>
	F 128 GCLKs			rst Transact	
3-0	AGP Master Time Slot			able	
	0 Disable (no timer)default				default
	1 16 GCLKs	5			Write Cycles To Memory
	2 32 GCLKs				t Write Burst Cycles
	•••		(if Rx45[6		v
	F 128 GCLKs		0 Dis	- /	
			1 Ena	ble	default
_		4	Merge	Multiple	CPU Write Cycles To
	1 Offset 44 – Backdoor Register Control (00h).RW		_	-	ry Offset 27-24 Into Fast
7-5	<b>Reserved</b> always reads 0				f Rx45[6] = 0
			0 Dis	able	/
CD Sili			1 Ena	ble	default
4-1	Reserved (CD) always reads 0	3	Reserved		always reads 0
		2	Fast Writ	e Burst 4T I	Max (No Slave Flow Control)
CE Sili					default
4	Rx1F-1E Reflect Status in Rx7-6 (CE)		1 Ena	ble	
	0 Rx1F-1E always read 0default	1	Fast Writ	e Fast Back	to Back
	1 Rx1F-1E read same as Rx7-6		0 Dis	able	
3	Back Door Register for Rx83[2], D2 Support (CE)		1 Ena	ble	default
	0 Disabledefault	0	Fast Writ	e Initial Blo	ck 1 Wait State
	1 Enable		0 Dis	able	default
2	Back Door Register for Rx83[1], D1 Support (CE)		1 Ena	ble	
	0 Disabledefault				
	1 Enable	Rx45	CPU Write	CPU Write	
1	Back Door Register for Rx82[5], Device Specific	Bits	Address	Address	
	Initialization (CE)	<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
	0 Disabledefault	x1xx	-	-	QW aligned, burstable
	1 Enable	0000	-	-	DW aligned, nonburstable
		x010	0	0	n/a
0	Back Door Register for AGP Device ID	0010	0	1	DW aligned, non-burstable
	0 Disabledefault	x010	1	-	QW aligned, burstable
	1 Enable	x001	0	0	n/a
		x001	-	1	QW aligned, burstable
		0001	1	0	DW aligned, non-burstable
		x011	0	0	n/a
		x011	1	-	QW aligned, burstable
		x011	0	1	QW aligned, burstable
		1000	-	=	QW aligned, non-burstable
		1010	0	1	QW aligned, non-burstable
		1001	1	0	QW aligned, non-burstable



# Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID ...RW 15-0 PCI-to-PCI Bridge Device ID ......... default = 0000 Device 1 Offset 80 – Capability ID (01h)...... 7-0 Capability ID ........ Device 1 Offset 81 – Next Pointer (00h)......

Device	1 Offset 80 – Capability ID (01h)	RO
7-0	Capability ID	always reads 01h
Device	1 Offset 81 – Next Pointer (00h)	RO
	Next Pointer: Null	
7-0	Treat I diffici. Truff	aiways icads ooii
Device	1 Offset 82 – Power Mgmt Capabi	lities 1 (02h) RO
	Power Mgmt Capabilities	
		•
	<u> 1 Offset 83 – Power Mgmt Capabi</u>	
7-0	Power Mgmt Capabilities	always reads 00h
Device	1 Offset 84 – Power Mgmt Ctrl/St	atus (00h) RW
	1 Offset 84 – Power Mgmt Ctrl/St Reserved	
7-2	1 Offset 84 – Power Mgmt Ctrl/St Reserved Power State	
7-2	Reserved	always reads 0
7-2	Reserved Power State	always reads 0
7-2	Reserved Power State 00 D0	always reads 0
7-2	Reserved Power State 00 D0 01 -reserved-	always reads 0
7-2 1-0	Reserved Power State 00 D0 01 -reserved- 10 -reserved- 11 D3 Hot	always reads 0
7-2 1-0	Reserved	always reads 0 default (00h) RO
7-2 1-0 Device 7-0	Reserved	always reads 0 default  (00h) RO default = 00
7-2 1-0 Device 7-0	Reserved	always reads 0 default  (00h) RO default = 00 ensions (00h). RO
7-2 1-0 Device 7-0	Reserved	always reads 0 default  (00h) RO default = 00 ensions (00h). RO
7-2 1-0 Device 7-0 Device 7-0	Reserved Power State 00 D0 01 -reserved- 10 -reserved- 11 D3 Hot  1 Offset 85 – Power Mgmt Status Power Mgmt Status 1 Offset 86 – P2P Br. Support Ext P2P Bridge Support Extensions	always reads 0default  (00h)ROdefault = 00 ensions (00h). ROdefault = 00
7-2 1-0 Device 7-0 Device 7-0	Reserved	always reads 0default  (00h)ROdefault = 00 ensions (00h).ROdefault = 00 Data (00h)RO



# **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

Parameter	Min	Max	Unit
Case operating temperature	0	85	oC
Storage temperature	-55	125	oC
Input voltage	-0.5	5.5	Volts
Output voltage ( $V_{CC} = 3.1 - 3.6V$ )	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

### **DC** Characteristics

 $T_{C}\!\!=\!\!0\text{-}85^{0}\text{C},\,V_{CC}\!\!=\!\!3.3\text{V}\pm\!5\%,\,GND\!\!=\!\!0\text{V}$ 

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input low voltage	-0.50	0.8	V	
$V_{\mathrm{IH}}$	Input high voltage	2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output low voltage	-	0.45	V	$I_{OL} = +4.0 \text{mA}$
$V_{\mathrm{OH}}$	Output high voltage	2.4	-	V	$I_{OH} = -1.0 \text{mA}$
${ m I}_{ m IL}$	Input leakage current	-	±10	uA	$0 < V_{\rm IN} < V_{\rm CC}$
$I_{OZ}$	Tristate leakage current	_	±20	uA	$0.45 < V_{OUT} < V_{CC}$

### **Power Characteristics**

 $T_C$ =0-85°C,  $V_{CC}$ =3.3V ±5%, GND=0V

Symbol	Parameter	Тур	Max	Unit	Condition
$I_{CC}$	Power Supply Current – VCC			mA	Max operating frequency
$I_{SUS}$	Power Supply Current – VSUS			mA	Max operating frequency
$I_{CCA}$	Power Supply Current – VCCA			mA	Max operating frequency
$I_{CCQ}$	Power Supply Current – VCCQ			mA	Max operating frequency
$I_{TT}$	Power Supply Current – VTT			mA	Max operating frequency
$I_{GTLREF}$	Power Supply Current – GTLREF			uA	Max operating frequency
I <sub>AGPREF</sub>	Power Supply Current – AGPREF			uA	Max operating frequency
$P_{\mathrm{D}}$	Power Dissipation		3.5	W	Max operating frequency



# **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 8. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (VCC, VSUS, VCCA)	3.135	3.465	Volts
Case Temperature	0	85	oC

Drive strength for each output pin is programmable. See Rx6D for details.

Table 9. AC Timing – Host CPU Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
HA# Bus	0.6	4	2.5	0.5	ns
HD# Bus	0.6	4	2.5	0.5	ns
ADS#	0.6	4	2.5	0.5	ns
BNR#	0.6	4	2.5	0.5	ns
DBSY#	0.6	4	2.5	0.5	ns
DRDY#	0.6	4	2.5	0.5	ns
HIT#	0.6	4	2.5	0.5	ns
HITM#	0.6	4	2.5	0.5	ns
HLOCK#	-	-	2.5	0.5	ns
HREQ# Bus	0.6	4	2.5	0.5	ns
BPRI#	0.6	4	-	-	ns
DEFER#	0.6	4	-	-	ns
HTRDY#	0.6	4	-	-	ns
RS# Bus	0.6	4	-	-	ns

Table 10. AC Timing – DRAM Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
MD Bus	0	3.3	1.4	0.8	ns
MECC Bus	0	3.3	=	-	ns
CKE Bus	0	3.1	-	-	ns
MAA Bus	0.3	4.3	-	-	ns
MAB# Bus	0.3	4.3	-	-	ns
CSA# Bus	0	3.3	-	-	ns
CSB# Bus	0	3.3	-	-	ns
DQMA Bus	0.1	3.3	-	-	ns
DQMB Bus	0.1	3.3	-	-	ns
SRAS# Bus	0.3	4.3	-	-	ns
SCAS# Bus	0.3	4.3	-	-	ns
SWE# Bus	0.3	4.3	=	-	ns



# **MECHANICAL SPECIFICATIONS**




Figure 4. Mechanical Specifications - 510-Pin Ball Grid Array Package