

# VT82C694T Apollo Pro133T

66 / 100 / 133 MHz
Single-Chip North Bridge
for VIA Cyrix III and Intel Tualatin,
Celeron, and Pentium III CPUs
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM
for Desktop and Mobile PC Systems

Revision 0.2 April 27, 2001

VIA TECHNOLOGIES, INC.

## **Copyright Notice:**

Copyright © 2001 VIA Technologies Incorporated. Printed in the United States. All RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596B, VT82C597, VT82C598, VT8501, VT82C680, VT82C685, VT82C686A, VT82C687, VT82C596A, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT82C694T, VT8601, Mobile South, Super South, Apollo VP, Apollo VPX, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, Apollo ProPlus, Apollo Pro133A, Apollo Pro133T, and Apollo ProMedia may only be used to identify products of VIA Technologies.

Cyrix<sup>™</sup> is a registered trademark of VIA Technologies, Inc.

AMD-K6™ and Athlon™ are registered trademarks of Advanced Micro Devices Corp.

Pentium™, P54C™, P55C™, and MMX™ are registered trademarks of Intel Corp.

PS/2™ is a registered trademark of International Business Machines Corp.

Windows 95™, Windows 98™, and Plug and Play™ are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

### Offices:

**USA Office:** 

1045 Mission Court Fremont, CA 94539

USA

Tel: (510) 683-3300 Fax: (510) 683-3301 Taipei Office:

8<sup>th</sup> Floor, No. 533

Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

## **Online Services:**


Home Page: <a href="http://www.via.com.tw">http://www.via.com.tw</a> (Taiwan) –or-<a href="http://www.viatech.com">http://www.viatech.com</a> (USA)

FTP Server: <u>ftp.via.com.tw</u> (Taiwan) BBS: 886-2-2185208



# **REVISION HISTORY**

| Document Release | Date    | Revision   | Initials |
|------------------|---------|--|----------|
| 0.1              | 3/20/01 | Initial internal release based on VT82C694X data sheet rev 1.41    | DH       |
|                  |         | Added 10 new balls (8 VTT and 2 VCC) & changed mech spec to BGA520 |          |
|                  |         | Changed GNDA@M21 to GND, VCCA@N21 to VCC, NCOMP@AE2 to VCCQ        |          |
| 0.2              | 4/27/01 | Updated title and feature bullets                                  | DH       |
|                  |         | Changed south bridge from 596B to 686B                             |          |
|                  |         | Removed EDO/FPG memory support (not tested)                        |          |
|                  |         | Fixed minor document formatting and spelling errors                |          |
|                  |         | Updated board layout diagram on page 10                            |          |
|                  |         | Fixed Device 0 Rx51[2], 54[2]                                      |          |
|                  |         | Removed AC Timing information (applies to 82C694 not 82C694T)      |          |





# TABLE OF CONTENTS

| REVISION HISTORY  |    | ]  |
|---|----|----|
| TABLE OF CONTENTS   |    | I  |
| LIST OF FIGURES   |    | II |
| LIST OF TABLES  |    | IV |
| PRODUCT FEATURES  |    | 1  |
| OVERVIEW  |    | 4  |
| PINOUTS   |    |    |
| PIN DESCRIPTIONS  |    | 9  |
| REGISTERS   |    |    |
| REGISTER OVERVIEW   |    | 17 |
| MISCELLANEOUS I/O   |    |    |
| CONFIGURATION SPACE I/O   |    |    |
| REGISTER DESCRIPTIONS   |    | 21 |
| Device 0 Header Registers - Host Bridge   |    | 21 |
| Device 0 Configuration Registers - Host Bridge  |    |    |
| Host CPU Control  |    |    |
| DRAM Control  |    |    |
| PCI Bus Control   |    |    |
| GART / Graphics Aperture Control  |    | 35 |
| AGP Control   |    |    |
| Device 1 Header Registers - PCI-to-PCI Bridge<br>Device 1 Configuration Registers - PCI-to-PCI Bridge |    | 40 |
| Device 1 Configuration Registers - PCI-to-PCI Bridg   | ge | 42 |
| AGP Bus Control   |    |    |
| ELECTRICAL SPECIFICATIONS   |    | 45 |
| ABSOLUTE MAXIMUM RATINGS  |    | 45 |
| DC CHARACTERISTICS  |    |    |
| POWER CHARACTERISTICS   |    |    |
| AC TIMING SPECIFICATIONS  |    | 46 |
| MECHANICAL SPECIFICATIONS   |    | 47 |



# LIST OF FIGURES

| FIGURE 1. APOLLO PRO133T SYSTEM BLOCK DIAGRAM USING THE VT82C596B MOBILE SOUTH BRID | )GE 4 |
|---|-------|
| FIGURE 2. VT82C694T APOLLO PRO133T_BALL DIAGRAM (TOP VIEW)                          | 6     |
| FIGURE 3. GRAPHICS APERTURE ADDRESS TRANSLATION                                     | 35    |
| FIGURE 4. MECHANICAL SPECIFICATIONS - 520-PIN BALL GRID ARRAY PACKAGE               | 47    |





# LIST OF TABLES

| TABLE 1. VT82C694T PIN LIST (NUMERICAL ORDER)    | ,  | 1 |
|--|----|---|
| TABLE 2. VT82C694T PIN LIST (ALPHABETICAL ORDER) |    |   |
| TABLE 3. VT82C694T PIN DESCRIPTIONS              |    |   |
| TABLE 4. VT82C694T REGISTERS                     |    |   |
| TABLE 5. SYSTEM MEMORY MAP                       |    |   |
| TABLE 6. MEMORY ADDRESS MAPPING TABLE            |    |   |
| TABLE 7. VGA/MDA MEMORY/IO REDIRECTION           |    |   |
| TABLE 8. AC TIMING MIN / MAX CONDITIONS          |    |   |
| TABLE 9. AC TIMING - HOST CPU INTERFACE          |    |   |
|  | 46 |   |





# VIA VT82C694T Apollo Pro133T

66 / 100 /133 MHz
Single-Chip North Bridge
for VIA Cyrix III and Intel Celeron, Tualatin, & Pentium III CPUs
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM
for Desktop and Mobile PC Systems

#### PRODUCT FEATURES

#### • AGP / PCI / ISA Mobile and Deep Green PC Ready

- GTL+ compliant host bus supports write-combine cycles
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C686B south bridge chip for state-of-the-art system power management

#### • High Integration

- Single chip implementation for 64-bit CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo Pro133T Chipset: VT82C694T system controller and VT82C686B PCI to ISA bridge
- Chipset includes UltraDMA-33/66/100 EIDE, 4 USB ports, Integrated Super-I/O, AC97 / MC97 link (for Audio and Modem support), Hardware Monitoring, Power Management, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

#### • High Performance CPU Interface

- Supports Socket-370 (VIA Cyrix III™ and Intel Celeron™ & Tualatin) and Slot-1 (Intel Pentium III™) processors
- 66 / 100 /133 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism



#### • Full Featured Accelerated Graphics Port (AGP) Controller

Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control

| <u>PCI</u> | <u>AGP</u> | <u>CPU</u> | <u>Mode</u>    |
|------------|------------|------------|----------------|
| 33 MHz     | 66 MHz     | 133 MHz    | 4x synchronous |
| 33 MHz     | 66 MHz     | 100 MHz    | 3x synchronous |
| 33 MHz     | 66 MHz     | 66 MHz     | 2x synchronous |

- AGP v2.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 266 MHz 4x mode for AD and SBA signaling
- Pipelined split-transaction long-burst transfers up to 1GB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
  - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

#### • Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Two lines of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



#### • Advanced High-Performance DRAM Controller

- DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
- DRAM interface may be <u>faster</u> than CPU by 33 MHz to allow use of PC100 memory modules with 66MHz Celeron or use of PC133 with 100MHz Pentium II or Pentium III
- DRAM interface may be <u>slower</u> than CPU by 33 MHz to allow use of older memory modules with newer CPUs (e.g., PC66 memory modules with 100 MHz Pentium II or Pentium III)
- Concurrent CPU, AGP, and PCI access
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- Pinouts support 8 banks up to 2 GB DRAMs (256Mb DRAM technology) at 100 MHz
   (PC133 specifications, however, recommend a limit of 3 DIMMs or 6 banks at 133 MHz for 1.5 GB max memory)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection)
   or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
- x-1-1-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh

#### Advanced System Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.35um, high speed / low power CMOS process
- 35 x 35 mm, 520 pin BGA Package



#### **OVERVIEW**

The *Apollo Pro133T (VT82C694T)* is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop personal computer systems from 66 MHz, 100 MHz and 133 MHz based on 64-bit Socket-370 (VIA Cyrix III, Intel Celeron, and Intel Tualatin) and Slot-1 (Intel Pentium III) super-scalar processors.




Figure 1. Apollo Pro133T System Block Diagram Using the VT82C686B Mobile South Bridge

The Apollo Pro133T chip set consists of the VT82C694T system controller (520 pin BGA) and the VT82C686B PCI to ISA bridge (352 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation.

The VT82C694T supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CPU bus frequency (66 /100 /133 MHz) or at the AGP bus frequency (66 MHz) with built-in PLL timing control.

The VT82C694T system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x and 4x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C694T supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five



levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 352-pin Ball Grid Array VT82C686B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C686B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66/100 for 33/66/100 MB/sec transfer rate, integrated USB interface with root hub and four function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface. The VT82C686B also includes an AC97 / MC97 link for interface to external audio and modem codecs, and all "Super-I/O" functions (serial ports, parallel port, and floppy drive interface and game port).

For sophisticated power management, the Apollo Pro133T provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C686B south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

The Apollo Pro133T chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.





PINOUTS Figure 2. VT82C694T Apollo Pro133T\_Ball Diagram (Top View)

|     | NOUL       | _          | _           |            | -            |        | _     | 8     | 0          |       |       |            | 12         |            |           |            | · `        |           | 10        | 20        | 21         | - 22           | 22           | 24         |             | 26           |
|-----|------------|------------|-------------|------------|--------------|--------|-------|-------|------------|-------|-------|------------|------------|------------|-----------|------------|------------|-----------|-----------|-----------|------------|----------------|--------------|------------|-------------|--------------|
| Kev | 1          | 2          | 3           | 4          | 5            | 6      | 7     | 8     | 9          | 10    | 11    | 12         | 13         | 14         | 15        | 16         | 17         | 18        | 19        | 20        | 21         | 22             | 23           | 24         | 25          | 26           |
| A   | GND        | AD20       | REQ0#       | AD25       | AD29         | RESET# | HD56# | HD62# | HD55#      | HD54# | HD49# | HD47#      | HD40#      | GND        | HD33#     | HD31#      | HD27#      | HD19#     | HD20#     | HD10#     | HD6#       | HD3#           | HA29#<br>CPU | HA24#      |             | GND<br>BREQ  |
| В   | VCC        | PCLK       | AD22        | AD27       | AD28         | PREQ#  | HD50# | HD61# | HD63#      | HD53# | HD48# | HD42#      | HD36#      | HD43#      | HD32#     | HD29#      | HD25#      | HD21#     | HD18#     | HD12#     | HD8#       | HD0#           | RST#         | HA27#      | HA20#       | 0#           |
| C   | AD19       | VCC        | AD21        | CBE3#      | GND          | AD31   | REQ1# | HD52# | GND        | HD60# | HD59# | HD51#      | HD44#      | HD37#      | HD28#     | HD26#      | HD22#      | GND       | HD17#     | HD7#      | HD5#       | GND            | HA26#        | HA28#      | HA23#       | HA21#        |
| D   | AD16       | AD18       | AD17        | AD23       | AD26         | PGNT#  | GNT1# | REQ3# | HD58#      | REQ4# | HD46# | HD41#      | HD39#      | HD34#      | HD35#     | HD30#      | HD24#      | HD16#     | HD15#     | HD14#     | HD4#       | HD1#           | HA31#        | HA25#      | HA18#       | HA19#        |
| E   | FRM#       | IRDY#      | GND         | CBE2#      | AD24         | AD30   | GNT0# | GNT3# | GNT4#      | GNT2# | HD57# | GND        | HD45#      | HD38#      | GND       | GTL<br>REF | HD23#      | HD13#     | HD11#     | HD9#      | HD2#       | HA30#          | HA15#        | GND        | HA17#       | HA16#        |
| F   | SERR#      | LOCK#      | DEV<br>SEL# | STOP#      | TRDY#        | GND    | VCC   | GND   | VCC        | REQ2# | VTT   | VTT        | VCC        | VCC        | VTT       | VTT        | VTT        | VCC       | GND       | VCC       | GND        | HA11#          | HA12#        | HA13#      | HA14#       | HA8#         |
| G   | AD13       | AD14       | CBE1#       | AD15       | PAR          | VCC    | G7    | 8     | 9          | 10    | 11    | 12         | 13         | 14         | 15        | 16         | 17         | 18        | 19        | G20       | VCC        | HA10#          | HA5#         | HA7#       | HA3#        | HA9#         |
| Н   | AD8        | AD7        | AD10        | AD12       | AD11         | GND    | Н     |       |            |       |       | 47         |            |            | CPU       | Pins       |            |           |           | Н         | GND        | HA4#           | HA6#         | BNR#       | H<br>TRDY#  |              |
| J   | AD5        | AD6        | GND         | CBE0#      | AD9          | VCC    | J     |       | PCI        |       |       |            |            |            |           |            |            | VTT       |           | J         | VCC        | HREQ<br>0#     | HREQ<br>1#   | GND        | HREQ<br>4#  | DEFER#       |
| K   | GND        | AD1        | AD3         | AD2        | AD4          | AD0    | GND   | K     | Pins       | K10   | 11    | 12         | 13         | 14         | 15        | 16         | K17        | VTT       |           | K         | ADS#       | HLOCK#         | DRDY#        | HREQ<br>2# | HREQ<br>3#  | RS0#         |
| L   | ST1        | SBA0       | GGNT#       | ST0        | GREQ#        | VCCQ   | VCCQ  | L     |            | L     | VCC   | GND        | VCC        | VCC        | GND       | VCC        | L          | VTT       |           | L         | VTT        | HITM#          | DBSY#        | HIT#       | RS2#        | RS1#         |
| M   | SBA2       | SBA1       | GPIPE#      | ST2        | SBS#         | GWBF#  | M     |       |            | M     | GND   | VCC        | GND        | GND        | VCC       | GND        | M          |           |           | M         | GND        | GNDA           | GTL<br>REF   | VTT        | TEST<br>IN# | CPU<br>RSTD# |
| N   | AGP<br>REF | SBA3       | SBS         | GCLKO      | GCLK         | GRBF#  | GND   | N     |            | N     | VCC   | GND        | GND        | GND        | GND       | vcc        | N          |           |           | N         | VCC        | VCCA           | HCLK         | GND        | MD63        | VCC          |
| P   | SBA7       | SBA6       | GND         | SBA4       | SBA5         | GD30   | GND   | P     |            | P     | vcc   | GND        | GND        | GND        | GND       | VCC        | P          |           |           | •         | P          | GND            | MD62         | MD30       | MD31        | GND          |
| R   | GD31       | GD29       | vccq        | GD27       | GD24         | vccq   | VCCQ  | R     |            | R     | GND   | VCC        | GND        | GND        | vcc       | GND        | R          |           |           |           | R          | GND            | MD28         | MD60       | MD61        | MD29         |
| Т   | GD26       | GD23       | GBE3#       | GD20       | GDS1#        | GDS1   | T     |       |            | T     | VCC   | GND        | VCC        | VCC        | GND       | VCC        | T          | ı         |           |           | T          | MD57           | MD58         | MD25       | MD26        | MD59         |
| U   | GD22       | GD25       | GD19        | GD18       | GDS0#        | GND    | GNDA  | U     | AGP        | U10   | 11    | 12         | 13         | 14         | 15        | 16         | U17        |           | DRAM      | U         | MD27       | MD22           | MD56         | MD55       | MD23        | MD24         |
| v   | GD17       | GD16       | GD28        | G<br>STOP# | GBE2#        | VCCA   | v     |       | Pins       |       |       |            |            |            |           |            |            |           | Pins      | v         | VCC        | MD19           | MD20         | GND        | MD21        | MD54         |
| w   | GD21       | G<br>FRM#  | GI<br>RDY#  | GD15       | GDEV<br>SEL# | VCCQ   | W7    | 8     | , <i>T</i> |       |       |            | ,          |            |           |            |            |           |           | W         | GNDA       | MD18           | MD50         | MD51       | MD53        | MD52         |
| Y   | GPAR       | GT<br>RDY# | GND         | GBE1#      | GDS0         | GND    | GND   | GND   | 9          | 10    | 11    | 12         |            |            |           |            | 17         | 18        | 19        | Y20       | VCCA       | MECC3          | MD16         | MD48       | MD49        | MD17         |
| AA  | GD13       | GD12       | vccq        | GD11       | GD9          | GND    | VCCQ  | GND   | VCC        | MECC5 | VSUS  | SUST#      | 13         | 14         | 15        | 16         | SRAS<br>B# | VCC       | GND       | VCC       | GND        | DQM<br>A2#     | MECC6        | DQM<br>A3# | MECC2       | MECC7        |
| AB  | GD8        | GD10       | GBE0#       | GD7        | GD0          | MD2    | MD37  | MD40  | MD41       | MD44  | MD14  | GND        | SCAS<br>B# | CS<br>A0#  | GND       | MA<br>A1   | MA<br>B3#  | MA<br>B6# | MA<br>B7# | MA<br>B10 | DCLK<br>O  | DCKR/<br>MAA14 | CS<br>B5#    | GND        | GND         | DQM<br>A7#   |
| AC  | GD6        | GD4        | GD5         | GND        | MD0          | MD3    | MD38  | MD7   | MD42       | MD45  | MD15  | SWEB#      | DQM<br>A5# | DQM<br>A1# | CS<br>A3# | MA<br>B1#  | MA<br>A3   | MA<br>A7  | MA<br>A8  | MA<br>B9# | MA<br>A12  | CKE0           | CKE4         | CS<br>B3#  | DQM<br>A6#  | CS<br>B4#    |
| AD  | GD14       | GD3        | GD2         | VCC<br>QQ  | GND<br>QQ    | MD35   | MD5   | MD8   | GND        | MD12  | MD47  | MECC1      | DQM<br>A4# | DQM<br>B1# | CS<br>A4# | MA<br>B0#  | MA<br>B2#  | GND       | MA<br>B5# | MA<br>A10 | MA<br>B12# | GND            | CKE3         | CS<br>B1#  | DCLK<br>WR  | CS<br>B2#    |
| AE  | GD1        | VCCQ       | WSC#        | MD33       | MD1          | MD36   | MD6   | MD10  | MD43       | MD13  | MECC4 | SWEA#      | DQM<br>B5# | DQM<br>A0# | CS<br>A2# | CS<br>A5#  | MA<br>A2   | MA<br>B4# | MA<br>A5  | MA<br>A9  | MA<br>B11# | MA<br>B14#     | GND          | CKE2       | CS<br>B0#   | VCC          |
| AF  | GND        | PCOMP      | PWR<br>OK   | MD32       | MD34         | MD4    | MD39  | MD9   | MD11       | MD46  | MECC0 | SCAS<br>A# | GND        | VCC        | CS<br>A1# | SRAS<br>A# | MA<br>A0   | MA<br>A4  | MA<br>A6  | MA<br>B8# | MA<br>A11  | MA<br>B13#     | CKE1         | CKE5       | MA<br>A13   | GND          |



Table 1. VT82C694T Pin List (Numerical Order)

| Pin#                       |        | Pin Name       | Pin #             |          | Pin Name       | Pin #      |          | Pin Name         | Pin #      |         | Pin Name        | Pin #               |    | Pin Names               | Pin #        |          | Pin Name               |
|----------------------------|--------|----------------|-------------------|----------|----------------|------------|----------|------------------|------------|---------|-----------------|---------------------|----|-------------------------|--------------|----------|------------------------|
| A01                        | P      | GND            | D04               | Ю        | AD23           | G21        | P        | VCC              | N24        | P       | GND             | Y07                 | P  | GND                     | AC26         | О        | CSB4# / RASB4#         |
| A02                        | Ю      | AD20           | D05               | Ю        | AD26           | G22        | Ю        | HA10#            | N25        | Ю       | MD63            | Y08                 | P  | GND                     | AD01         | Ю        | GD14                   |
| A03                        | I      | REQ0#          | D06               | О        | PGNT#          | G23        | Ю        | HA05#            | N26        | P       | VCC             | Y21                 | P  | VCCA                    | AD02         | Ю        | GD03                   |
| A04                        |        | AD25           | D07               | О        | GNT1#          | G24        |          | HA07#            | P01        | I       | SBA7            | Y22                 | Ю  | MECC3                   | AD03         |          |                        |
| A05                        |        | AD29           | D08               | Ι        | REQ3#          | G25        |          | HA03#            | P02        | I       | SBA6            | Y23                 | IO | MD16                    | AD04         |          | VCCQQ                  |
| A06                        | I      | RESET#         | D09               |          | HD58#          | G26        | IO       | HA09#            | P03        | P       | GND             | Y24                 | IO | MD48                    | AD05         | P        | GNDQQ                  |
| A07                        |        | HD56#          | D10               | I        | REQ4#          | H01        | IO       | AD08             | P04        | I       | SBA4            | Y25                 | IO | MD49                    | AD06         | IO       |                        |
| A08<br>A09                 |        | HD62#<br>HD55# | D11<br>D12        |          | HD46#<br>HD41# | H02<br>H03 | IO<br>IO | AD07<br>AD10     | P05<br>P06 | I<br>IO | SBA5<br>GD30    | Y26<br>AA01         | IO | MD17<br>GD13            | AD07<br>AD08 | IO<br>IO |                        |
| A10                        |        | HD55#<br>HD54# | D12               |          | HD41#<br>HD39# | H04        | IO       | AD10<br>AD12     | P07        | P       | GND             | AA01                |    | GD13<br>GD12            | AD08         | P        | GND                    |
| A11                        |        | HD49#          | D13               |          | HD34#          | H05        | IO       | AD11             | P22        | P       | GND             | AA03                |    | VCCQ                    | AD10         | Ю        |                        |
| A12                        |        | HD47#          | D15               |          | HD35#          | H06        | P        | GND              | P23        | Ю       | MD62            | AA04                |    | GD11                    | AD11         | Ю        |                        |
| A13                        |        | HD40#          | D16               | Ю        | HD30#          | H21        | P        | GND              | P24        |         | MD30            | AA05                |    | GD09                    | AD12         | Ю        | MECC1                  |
| A14                        | P      | GND            | D17               |          | HD24#          | H22        | Ю        | HA04#            | P25        |         | MD31            | AA06                |    | GND                     | AD13         | О        |                        |
| A15                        |        | HD33#          | D18               |          | HD16#          | H23        | IO       | HA06#            | P26        | P       | GND             | AA07                |    | VCCQ                    | AD14         | 0        |                        |
| A16                        |        | HD31#          | D19               |          | HD15#          | H24        | IO       | BNR#             | R01        | IO      | GD31            | AA08                |    | GND                     | AD15         | 0        | CSA4# / RASA4#         |
| A17                        |        | HD27#<br>HD19# | D20<br>D21        |          | HD14#<br>HD04# | H25        | IO<br>IO | HTRDY#<br>BPRI#  | R02<br>R03 | P       | GD29<br>VCCQ    | <b>AA09</b><br>AA10 |    | VCC<br>MECC5            | AD16         | 0        |                        |
| A18<br>A19                 |        | HD19#<br>HD20# | D21<br>D22        |          | HD04#<br>HD01# | H26<br>J01 | IO       | AD05             | R04        |         | GD27            | AA10                |    | VSUS                    | AD17<br>AD18 |          | GND                    |
| A20                        |        | HD10#          | D23               |          | HA31#          | J02        | IO       | AD06             | R05        |         |                 | AA12                |    | SUST#                   | AD19         | ō        |                        |
| A21                        |        | HD06#          | D24               |          | HA25#          | J03        | P        | GND              | R06        | P       | VCCQ            | AA17                |    | SRASB#                  | AD20         | ō        |                        |
| A22                        |        | HD03#          | D25               |          | HA18#          | J04        | Ю        | CBE0#            | R07        | P       | VCCQ            | AA18                |    | VCC                     | AD21         | О        |                        |
| A23                        |        | HA29#          | D26               |          | HA19#          | J05        | Ю        | AD09             | R22        | P       | GND             | AA19                |    | GND                     | AD22         | P        | GND                    |
| A24                        |        | HA24#          | E01               | IO       | FRAME#         | J06        | P        | VCC              | R23        | IO      | MD28            | AA20                |    | VCC                     | AD23         | O        |                        |
| A25                        |        | HA22#          | E02               |          | IRDY#          | J18        | P        | VTT              | R24        |         | MD60            | AA21                |    | GND<br>DOMAG / CASAGE   | AD24         | Ō        | CSB1# / RASB1#         |
| A26                        | P<br>P | GND<br>VCC     | E03               | P        | GND<br>CRE2#   | J21        | P        | VCC              | R25        |         | MD61            | AA22                | 0  | DQMA2 / CASA2#          | AD25         | I        | DCLKWR                 |
| B01<br>B02                 | I      | VCC<br>PCLK    | E04<br>E05        | IO<br>IO | CBE2#<br>AD24  | J22<br>J23 | IO<br>IO | HREQ0#<br>HREQ1# | R26<br>T01 |         | MD29<br>GD26    | AA23<br>AA24        |    | MECC6<br>DQMA3 / CASA3# | AD26<br>AE01 | Ю        | CSB2# / RASB2#<br>GD01 |
| B02                        |        | AD22           | E05               | IO       | AD24<br>AD30   | J23        | P        | GND              | T02        |         | GD20<br>GD23    | AA25                | Ю  | MECC2                   | AE01         | P        | VCCQ                   |
| B03                        |        | AD27           | E07               | 0        | GNT0#          | J25        | Ю        | HREQ4#           | T03        |         | GBE3#           | AA26                |    | MECC7                   | AE03         | ō        |                        |
| B05                        |        | AD28           | E08               | ŏ        | GNT3#          | J26        | Ю        | DEFER#           | T04        |         | GD20            | AB01                | Ю  | GD08                    | AE04         | Ю        |                        |
| B06                        |        | PREQ#          | E09               | О        | GNT4#          | K01        | P        | GND              | T05        |         | GDS1#           | AB02                | Ю  | GD10                    | AE05         | Ю        |                        |
| B07                        |        | HD50#          | E10               | О        | GNT2#          | K02        | Ю        | AD01             | T06        |         | GDS1            | AB03                |    | GBE0#                   | AE06         | Ю        |                        |
| B08                        |        | HD61#          | E11               | IO       | HD57#          | K03        | IO       | AD03             | T22        |         | MD57            | AB04                | IO | GD07                    | AE07         | Ю        |                        |
| B09                        |        | HD63#          | E12               | P        | GND            | K04        | IO       | AD02             | T23        |         | MD58            | AB05                |    | GD00                    | AE08         | IO       |                        |
| B10                        |        | HD53#<br>HD48# | E13<br>E14        |          | HD45#<br>HD38# | K05<br>K06 | IO<br>IO | AD04<br>AD00     | T24<br>T25 |         | MD25<br>MD26    | AB06                |    | MD02<br>MD37            | AE09         | IO<br>IO |                        |
| B11<br>B12                 |        | HD48#<br>HD42# | E14<br>E15        | P        | GND            | K06        | P        | AD00<br>GND      | T26        |         | MD59            | AB07<br>AB08        |    |                         | AE10<br>AE11 | IO       |                        |
| B12                        |        | HD42#<br>HD36# | E16               | I        | GTLREF         | K18        | P        | VTT              | U01        |         | GD22            | AB09                | IO | MD40<br>MD41            | AE11         | O        |                        |
| B13                        |        | HD43#          | E17               |          | HD23#          | K21        | Ю        | ADS#             | U02        | IO      | GD25<br>GD25    | AB10                |    |                         | AE13         | ő        |                        |
| B15                        |        | HD32#          | E18               |          | HD13#          | K22        | I        | HLOCK#           | U03        | IO      | GD19            | AB11                | IO | MD14                    | AE14         | ŏ        | DQMA0 / CASA0#         |
| B16                        |        | HD29#          | E19               | Ю        | HD11#          | K23        | Ю        | DRDY#            | U04        |         | GD18            | AB12                | P  | GND                     | AE15         | О        |                        |
| B17                        |        | HD25#          | E20               |          | HD09#          | K24        |          | HREQ2#           | U05        |         | GDS0#           | AB13                | O  | SCASB#                  | AE16         | О        | CSA5# / RASA5#         |
| B18                        |        | HD21#          | E21               |          | HD02#          | K25        |          | HREQ3#           | U06        | P       | GND             | AB14                | 0  | CSA0# / RASA0#          | AE17         | 0        |                        |
| B19                        |        | HD18#          | E22               |          | HA30#          | K26        |          | RSO#             | U07        | P       | GNDA            | AB15                | P  | GND                     | AE18         | 0        |                        |
| B20<br>B21                 |        | HD12#<br>HD08# | E23<br><b>E24</b> | IO<br>P  | HA15#<br>GND   | L01<br>L02 | O        | ST1<br>SBA0      | U21<br>U22 |         | MD27<br>MD22    | AB16<br>AB17        | 0  | MAA1<br>MAB3#           | AE19<br>AE20 | 0        |                        |
| B21                        |        | HD00#<br>HD00# | E25               |          | HA17#          | L02        | 0        | GGNT#            | U23        |         | MD56            | AB17                | o  | MAB6# / strap           | AE20<br>AE21 | lö       |                        |
| B23                        | o      | CPURST#        | E26               |          | HA16#          | L04        | Ö        | STO              | U24        |         | MD55            | AB19                | o  | MAB7# / strap           | AE22         | ő        |                        |
| B24                        |        | HA27#          | F01               | IO       | SERR#          | L05        | I        | GREQ#            | U25        |         | MD23            | AB20                | o  | MAB10 / strap           | AE23         | P        | GND                    |
| B25                        | Ю      | HA20#          | F02               | Ю        | LOCK#          | L06        | Ī        | VCCQ             | U26        | IO      | MD24            | AB21                | ŏ  | DCLKO                   | AE24         | О        | CKE2 / CSB6#           |
| B26                        |        | BREQ0#         | F03               |          | DEVSEL#        | L07        | P        | VCCQ             | V01        | Ю       | GD17            | AB22                | О  | MAA14/DCLKRD            | AE25         | О        | CSB0# / RASB0#         |
| C01                        |        | AD19           | F04               |          | STOP#          | L18        | P        | VTT              | V02        |         | GD16            | AB23                | 0  | CSB5# / RASB5#          | AE26         | P        | VCC                    |
| C02                        |        | VCC            | F05               | IO       |                | L21        | P        | VTT              | V03        |         | GD28            | AB24                |    | GND                     | AF01         | P        |                        |
|                            |        | AD21<br>CBE3#  | F06<br>F07        |          | GND<br>VCC     | L22        |          | HITM#<br>DBSY#   |            |         | GSTOP#<br>GBE2# | AB25<br>AB26        |    | GND<br>DOMA7 / CASA7#   | AF02<br>AF03 |          |                        |
| C05                        |        | GND            | F08               | P        | GND            | L23<br>L24 |          | HIT#             | V05        |         | VCCA            | AC01                |    |                         | AF03         |          | MD32                   |
| C05                        |        | AD31           | F09               | P        | VCC            | L24<br>L25 |          | RS2#             | V21        |         | VCCA            | AC01                |    |                         | AF05         |          | MD32<br>MD34           |
| C07                        |        | REQ1#          | F10               | Ī        | REQ2#          | L26        |          | RS1#             | V22        |         | MD19            | AC03                |    | GD05                    | AF06         |          | MD04                   |
| C08                        | Ю      | HD52#          | F11               | P        | VTT            | M01        | I        | SBA2             | V23        | Ю       | MD20            | AC04                |    | GND                     | AF07         | Ю        | MD39                   |
| C09                        |        | GND            | F12               | P        | VTT            | M02        | I        | SBA1             | V24        | P       | GND             | AC05                | Ю  | MD00                    | AF08         | Ю        | MD09                   |
|                            |        | HD60#          | F13               |          | VCC            | M03        | I        | GPIPE#           | V25        |         | MD21            |                     |    | MD03                    | AF09         |          | MD11                   |
| C11                        |        | HD59#          | F14               | P        | VCC            | M04        |          | ST2              | V26        |         | MD54            | AC07                |    |                         | AF10         |          | MD46                   |
|                            |        | HD51#          | F15<br>F16        |          | VTT<br>VTT     | M05        | I        | SBS#<br>GWBF#    | W01<br>W02 |         | GD21<br>GERM#   | AC08                |    |                         | AF11         |          | MECC0                  |
| C13<br>C14                 |        | HD44#<br>HD37# | F16<br>F17        |          | VTT            | M06<br>M21 | I<br>P   | GWBF#<br>GND     | W02<br>W03 |         | GFRM#<br>GIRDY# | AC10                |    | MD42<br>MD45            | AF12<br>AF13 |          |                        |
|                            |        | HD37#<br>HD28# | F18               |          | VCC            | M22        | P        | GNDA             | W03        |         | GD15            |                     |    | MD45<br>MD15            | AF14         |          |                        |
|                            |        | HD26#          | F19               |          | GND            | M23        | Ī        | GTLREF           | W05        |         | GDSEL#          | AC12                |    | SWEB# / MWEB#           | AF15         |          |                        |
|                            |        | HD22#          | F20               |          | VCC            | M24        | P        | VTT              | W06        | P       | VCCQ            | AC13                |    | DQMA5 / CASA5#          | AF16         |          |                        |
| C18                        | P      | GND            | F21               | P        | GND            | M25        | I        | TESTIN#          | W21        | P       | GNDA            | AC14                | О  | DQMA1 / CASA1#          | AF17         | О        | MAA0                   |
|                            |        | HD17#          | F22               |          | HA11#          | M26        | О        | CPURSTD#         | W22        |         | MD18            | AC15                |    | CSA3# / RASA3#          | AF18         |          | MAA4                   |
|                            |        | HD07#          | F23               |          | HA12#          | N01        | P        | AGPREF           | W23        |         | MD50            | AC16                |    | MAB1#                   | AF19         |          | MAA6                   |
|                            |        | HD05#          | F24               |          | HA13#          | N02        | I        | SBA3             | W24        |         | MD51            | AC17                |    | MAA3                    | AF20         |          | MAB8# / strap          |
| C22                        |        | GND<br>HA26#   | F25<br>F26        |          | HA14#<br>HA08# | N03<br>N04 | O        | SBS              | W25<br>W26 |         | MD53<br>MD52    | AC18                |    | MAA7<br>MAA8            | AF21<br>AF22 |          | MAA11<br>MAB13#        |
|                            |        | HA28#          | G01               |          | AD13           | N04<br>N05 | I        | GCLKO<br>GCLK    | Y01        |         | GPAR            | AC19<br>AC20        |    | MAB9# / strap           | AF22<br>AF23 |          | CKE1 / GCKE            |
| C25                        |        | HA23#          | G01               |          | AD13<br>AD14   | N05        | I        | GRBF#            | Y02        |         | GTRDY#          | AC20<br>AC21        |    | MAA12                   | AF23<br>AF24 |          |                        |
|                            |        | HA21#          | G02               |          | CBE1#          | N07        | P        | GND              | Y03        |         | GND 1#          | AC22                |    | CKE0 / FENA             | AF25         |          | MAA13                  |
|                            |        | AD16           | G04               |          | AD15           | N21        | P        | VCC              | Y04        |         | GBE1#           | AC23                |    | CKE4 / CSA6#            | AF26         |          | GND                    |
|                            |        | AD18           | G05               |          | PAR            | N22        | P        | VCCA             | Y05        |         | GDS0            | AC24                |    | CSB3# / RASB3#          | 0            | Ī        |                        |
| <b>- - - - - - - - - -</b> |        | AD17           | G06               |          | VCC            | N23        | Ī        | HCLK             | Y06        |         | GND             | AC25                |    | DQMA6 / CASA6#          | ll .         | 1        | 1                      |

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16 Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15

Pin Lists



Table 2. VT82C694T Pin List (Alphabetical Order)

| Pin#         |          | Pin Name                         | Pin#         |          | Pin Name       | Pin#         |        | Pin Name        | Pin #        |   | Pin Name               | Pin #        |    | Pin Names      | Pin#         |          | Pin Name                 |
|--------------|----------|----------------------------------|--------------|----------|----------------|--------------|--------|-----------------|--------------|---|------------------------|--------------|----|----------------|--------------|----------|--------------------------|
| K06          |          | AD00                             | T03          | Ю        | GBE3#          | AA21         | P      | GND             | A19          | Ю | HD20#                  | AE21         |    | MAB11# / strap | AF03         | I        | PWROK                    |
| K02          |          | AD01                             | N05          | I        | GCLK           | AB12         | P      | GND             | B18          |   | HD21#                  | AD21         |    | MAB12# / strap | A03          | I        | REQ0#                    |
|              |          | AD02                             | N04          | 0        | GCLKO          | AB15         | P      | GND             | C17          |   | HD22#                  | AF22         |    | MAB13#         | C07          | I        | REQ1#                    |
| K03<br>K05   | IO<br>IO | AD03<br>AD04                     | AB05<br>AE01 | IO<br>IO | GD00<br>GD01   | AB24<br>AB25 | P<br>P | GND<br>GND      | E17<br>D17   |   | HD23#<br>HD24#         | AE22<br>AC05 |    | MAB14#<br>MD00 | F10<br>D08   | I        | REQ2#<br>REQ3#           |
| J01          | Ю        | AD04<br>AD05                     | AD03         | IO       | GD01<br>GD02   | AC04         | P      | GND             | B17          |   | HD25#                  | AE05         |    | MD01           | D10          | I        | REQ3#<br>REQ4#           |
| J02          | Ю        | AD06                             | AD02         | Ю        | GD03           | AD09         | P      | GND             | C16          |   | HD26#                  | AB06         | Ю  | MD02           | A06          | I        | RESET#                   |
| H02          | IO       | AD07                             | AC02         | IO       | GD04           | AD18         | P      | GND             | A17          |   | HD27#                  | AC06         |    | MD03           | K26          |          | RS0#                     |
| H01<br>J05   | IO<br>IO | AD08<br>AD09                     |              | IO<br>IO | GD05<br>GD06   | AD22         | P      | GND             | C15<br>B16   |   | HD28#<br>HD29#         | AF06         |    | MD04<br>MD05   | L26<br>L25   | IO<br>IO | RS1#<br>RS2#             |
| H03          | Ю        | AD10                             | AC01<br>AB04 | IO       | GD00<br>GD07   | AE23<br>AF01 | P<br>P | GND<br>GND      | D16          |   | HD29#<br>HD30#         | AD07<br>AE07 |    | MD05<br>MD06   | L02          | I        | SBA0                     |
|              |          | AD11                             |              | IO       | GD08           | AF13         | P      | GND             | A16          |   | HD31#                  | AC08         |    | MD07           | M02          | Ì        | SBA1                     |
| H04          | Ю        | AD12                             | AA05         | Ю        | GD09           | AF26         | P      | GND             | B15          |   | HD32#                  | AD08         |    | MD08           | M01          | I        | SBA2                     |
|              | IO       | AD13                             |              | IO       | GD10           | M22          | P      | GNDA            | A15          |   | HD33#                  | AF08         |    | MD09           | N02          | I        | SBA3                     |
| G02<br>G04   | IO<br>IO | AD14<br>AD15                     | AA04<br>AA02 | IO<br>IO | GD11<br>GD12   | U07<br>W21   | P<br>P | GNDA<br>GNDA    | D14<br>D15   |   | HD34#<br>HD35#         | AE08<br>AF09 |    | MD10<br>MD11   | P04<br>P05   | I        | SBA4<br>SBA5             |
| D01          | Ю        | AD16                             | AA01         | IO       | GD12           | AD05         | P      | GNDQO           | B13          |   | HD36#                  | AD10         |    | MD12           | P02          | I        | SBA6                     |
| D03          | Ю        | AD17                             | AD01         | Ю        | GD14           | E07          | 0      | GNT0#           | C14          |   | HD37#                  | AE10         |    | MD13           | P01          | Ī        | SBA7                     |
|              |          | AD18                             | W04          | Ю        | GD15           | D07          | 0      | GNT1#           | E14          |   | HD38#                  | AB11         |    | MD14           | N03          | I        | SBS                      |
| C01          | IO       | AD19                             | V02          | IO       | GD16           | E10          | 0      | GNT2#           | D13          |   | HD39#                  | AC11         |    | MD15           | M05          | I        | SBS#                     |
| A02<br>C03   | IO<br>IO | AD20<br>AD21                     | V01<br>U04   | IO<br>IO | GD17<br>GD18   | E08<br>E09   | 0      | GNT3#<br>GNT4#  | A13<br>D12   |   | HD40#<br>HD41#         | Y23<br>Y26   |    | MD16<br>MD17   | AF12<br>AB13 | 0        | SCASA#<br>SCASB#         |
|              | Ю        | AD22                             | U03          | IO       | GD19           | Y01          | Ю      | GPAR            | B12          |   | HD42#                  | W22          |    | MD17<br>MD18   | F01          | Ю        | SERR#                    |
| D04          | Ю        | AD23                             | T04          | Ю        | GD20           | M03          | I      | GPIPE#          | B14          |   | HD43#                  | V22          |    | MD19           | AF16         | 0        | SRASA#                   |
| E05          | IO       | AD24                             | W01          | IO       | GD21           | N06          | Ĩ      | GRBF#           | C13          |   | HD44#                  | V23          |    | MD20           | AA17         | 0        | SRASB#                   |
| A04          |          | AD25                             | U01          | IO       | GD22           | L05<br>V04   | I      | GREQ#<br>GSTOP# | E13          |   | HD45#                  | V25          |    | MD21<br>MD22   | L04          | 0        | STO                      |
| D05<br>B04   | IO<br>IO | AD26<br>AD27                     | T02<br>R05   | IO<br>IO | GD23<br>GD24   | E16          | I      | GTLREF          | D11<br>A12   |   | HD46#<br>HD47#         | U22<br>U25   |    | MD22<br>MD23   | L01<br>M04   | 0        | ST1<br>ST2               |
| B05          | IO       | AD28                             | U02          | IO       | GD25           | M23          | Î      | GTLREF          | B11          |   | HD48#                  | U26          |    | MD24           | F04          |          | STOP#                    |
|              | Ю        | AD29                             | T01          | Ю        | GD26           | Y02          |        | GTRDY#          | A11          | Ю | HD49#                  | T24          | Ю  | MD25           | AA12         | I        | SUST#                    |
| E06          |          | AD30                             | R04          | IO       | GD27           | M06          |        | GWBF#           | B07          |   | HD50#                  | T25          |    | MD26           | AE12         | 0        | SWEA# / MWEA#            |
| C06<br>K21   | IO<br>IO | AD31<br>ADS#                     | V03<br>R02   | IO<br>IO | GD28<br>GD29   | G25<br>H22   |        | HA03#<br>HA04#  | C12<br>C08   |   | HD51#<br>HD52#         | U21<br>R23   |    | MD27<br>MD28   | AC12         | O<br>T   | SWEB# / MWEB#<br>TESTIN# |
| N01          | P        | AGPREF                           | P06          | IO       | GD29<br>GD30   | G23          |        | HA05#           | B10          |   | HD52#<br>HD53#         | R25          |    | MD29           | M25<br>F05   | Ю        |                          |
|              |          | BNR#                             | R01          | Ю        | GD31           | H23          |        | HA06#           | A10          |   | HD54#                  | P24          |    | MD30           | B01          | P        | VCC                      |
| H26          |          | BPRI#                            | Y05          | Ю        | GDS0           | G24          |        | HA07#           | A09          |   | HD55#                  | P25          |    | MD31           | C02          | P        | VCC                      |
| B26          | 0        | BREQ0#                           | U05          | IO       | GDS0#          | F26          |        | HA08#           | A07          |   | HD56#                  | AF04         |    | MD32           | F07          | P        | VCC                      |
| J04<br>G03   | IO<br>IO | CBE0#<br>CBE1#                   | T06<br>T05   | IO<br>IO | GDS1<br>GDS1#  | G26<br>G22   |        | HA09#<br>HA10#  | E11<br>D09   |   | HD57#<br>HD58#         | AE04<br>AF05 |    | MD33<br>MD34   | F09<br>F13   | P<br>P   | VCC<br>VCC               |
| E04          | IO       | CBE2#                            | W05          | IO       | GDSEL#         | F22          |        | HA11#           | C11          |   | HD59#                  | AD06         |    | MD35           | F14          | P        | VCC                      |
| C04          | Ю        | CBE3#                            | W02          | Ю        | GFRM#          | F23          | Ю      | HA12#           | C10          |   | HD60#                  | AE06         | Ю  | MD36           | F18          | P        | VCC                      |
| AC22         | 0        | CKE0 / FENA                      | L03          | 0        | GGNT#          | F24          |        | HA13#           | B08          |   | HD61#                  | AB07         |    | MD37           | F20          | P        | VCC                      |
| AF23<br>AE24 | 0        | CKE1 / GCKE<br>CKE2 / CSB6#      | W03<br>A01   | IO<br>P  | GIRDY#<br>GND  | F25<br>E23   |        | HA14#<br>HA15#  | A08<br>B09   |   | HD62#<br>HD63#         | AC07<br>AF07 |    | MD38<br>MD39   | G06<br>G21   | P<br>P   | VCC<br>VCC               |
| AD23         | ŏ        | CKE2 / CSB0#<br>CKE3 / CSB7#     | A14          | P        | GND            | E26          |        | HA16#           | L24          |   | HIT#                   | AB08         |    | MD40           | J06          | P        | VCC                      |
| AC23         | Ŏ        | CKE4 / CSA6#                     | A26          | P        | GND            | E25          |        | HA17#           | L22          |   | HITM#                  | AB09         |    | MD41           | J21          | P        | VCC                      |
| AF24         | 0        | CKE5 / CSA7#                     | C05          | P        | GND            | D25          |        | HA18#           | K22          | I | HLOCK#                 | AC09         |    | MD42           | N21          | P        | VCC                      |
| B23<br>M26   | 0        | CPURST#<br>CPURSTD#              | C09<br>C18   | P<br>P   | GND            | D26<br>B25   |        | HA19#<br>HA20#  | J22<br>J23   |   | HREQ0#<br>HREQ1#       | AE09<br>AB10 |    | MD43<br>MD44   | N26<br>V21   | P<br>P   | VCC<br>VCC               |
| AB14         | 0        | CSA0# / RASA0#                   | C22          | P        | GND<br>GND     | C26          |        | HA21#           | K24          |   | HREQ1#<br>HREQ2#       | AC10         |    | MD45           | AA09         | P        | VCC                      |
| AF15         | Ŏ        | CSA1# / RASA1#                   | E03          | P        | GND            | A25          |        | HA22#           | K25          |   | HREQ3#                 | AF10         |    | MD46           | AA18         | P        | VCC                      |
| AE15         | O        | CSA2# / RASA2#                   | E12          | P        | GND            | C25          |        | HA23#           | J25          |   | HREQ4#                 | AD11         |    | MD47           | AA20         | P        | VCC                      |
| AC15         | 0        | CSA3# / RASA3#                   | E15          | P<br>P   | GND            | A24          |        | HA24#           | H25          |   | HTRDY#                 | Y24          |    | MD48           | AE26         | P<br>P   | VCC<br>VCC               |
| AD15         | 0        | CSA4# / RASA4#<br>CSA5# / RASA5# | E24<br>F06   | P        | GND<br>GND     | D24<br>C23   |        | HA25#<br>HA26#  |              |   | IRDY#<br>LOCK#         | Y25<br>W23   |    | MD49<br>MD50   | AF14<br>N22  |          | VCCA                     |
|              | 0        | CSB0# / RASB0#                   | F08          |          | GND            | B24          | Ю      | HA27#           |              |   | MAA0                   |              | Ю  | MD51           | V06          | P        | VCCA                     |
| AD24         |          | CSB1# / RASB1#                   | F19          | P        | GND            |              |        | HA28#           | AB16         |   | MAA1                   | W26          |    | MD52           | Y21          | P        | VCCA                     |
| AD26         |          | CSB2# / RASB2#                   | F21          | P        | GND            | A23          |        | HA29#           | AE17         |   | MAA2                   | W25          |    | MD53           | L06          |          | VCCQ                     |
| AC24<br>AC26 |          | CSB3# / RASB3#<br>CSB4# / RASB4# | H06<br>H21   | P<br>P   | GND<br>GND     | E22<br>D23   |        | HA30#<br>HA31#  | AC17<br>AF18 | 0 | MAA3<br>MAA4           | V26<br>U24   |    | MD54<br>MD55   | L07<br>R03   |          | VCCQ<br>VCCQ             |
| AB23         |          | CSB5# / RASB5#                   | J03          | P        | GND            | N23          | I      | HCLK            | AE19         |   | MAA5                   | U23          |    | MD56           | R06          |          | VCCQ                     |
| L23          | IO       | DBSY#                            | J24          | P        | GND            | B22          |        | HD00#           | AF19         | О | MAA6                   | T22          | Ю  | MD57           | R07          | P        | VCCQ                     |
| AB21         |          | DCL KWP                          | K01          | P        | GND            | D22          |        | HD01#           | AC18         |   | MAA7                   | T23          |    | MD58           | W06          | P        | VCCQ                     |
| AD25<br>J26  | IO       | DCLKWR<br>DEFER#                 | K07<br>M21   | P<br>P   | GND<br>GND     | E21<br>A22   |        | HD02#<br>HD03#  | AC19<br>AE20 |   | MAA8<br>MAA9           | T26<br>R24   |    | MD59<br>MD60   | AA03<br>AA07 | P        | VCCQ<br>VCCQ             |
|              |          | DEVSEL#                          | N07          | P        | GND            | D21          |        | HD03#<br>HD04#  | AD20         |   | MAA10                  | R25          |    | MD61           | AE02         |          | VCCQ                     |
| AE14         | О        | DQMA0# / CASA0                   | N24          | P        | GND            | C21          | IO     | HD05#           | AF21         | О | MAA11                  | P23          | Ю  | MD62           | AD04         | P        | VCCQQ                    |
| AC14         |          | DQMA1# / CASA1                   | P03          | P        | GND            | A21          |        | HD06#           | AC21         |   | MAA12                  | N25          |    | MD63           | AA11         |          | VSUS                     |
| AA22<br>AA24 |          | DQMA2# / CASA2<br>DQMA3# / CASA3 | P07<br>P22   | P<br>P   | GND            | C20<br>B21   |        | HD07#<br>HD08#  | AF25<br>AB22 |   | MAA13<br>MAA14/DCLKRD  | AF11<br>AD12 |    | MECC0<br>MECC1 | F11<br>F12   |          | VTT<br>VTT               |
|              |          | DQMA4# / CASA4                   | P22<br>P26   | P        | GND<br>GND     | E20          |        | HD08#<br>HD09#  | AD16         |   | MAB0#                  |              |    | MECC2          | F12          | P        | VTT                      |
| AC13         |          | DQMA5# / CASA5                   | R22          | P        | GND            | A20          | Ю      | HD10#           | AC16         |   | MAB1#                  | Y22          |    | MECC3          | V16          |          | VTT                      |
| AC25         |          | DQMA6# / CASA6                   | U06          | P        | GND            | E19          |        | HD11#           | AD17         |   | MAB2#                  | AE11         | Ю  | MECC4          | F17          | P        | VTT                      |
|              |          | DQMA7# / CASA7                   | V24          | P        | GND            | B20          |        | HD12#           | AB17         |   | MAB3#                  | AA10         | IO | MECC5          | J18          |          | VTT                      |
|              |          | DQMB1# / CASB1<br>DQMB5# / CASB5 | Y03<br>Y06   | P<br>P   | GND<br>GND     | E18<br>D20   |        | HD13#<br>HD14#  | AE18<br>AD19 |   | MAB4#<br>MAB5# / strap | AA23<br>AA26 | 10 | MECC6<br>MECC7 | K18<br>L18   |          | VTT<br>VTT               |
|              |          | DRDY#                            | Y07          | P        | GND            | D19          |        | HD15#           | AB18         |   | MAB6# / strap          | G05          | IO | PAR            | L21          | P        | VTT                      |
| E01          | Ю        | FRAME#                           | Y08          | P        | GND            | D18          | Ю      | HD16#           | AB19         | О | MAB7# / strap          | B02          | I  | PCLK           | M24          | P        | VTT                      |
|              |          | GBE0#                            | AA06         | P        | GND            | C19          |        | HD17#           | AF20         |   | MAB8# / strap          | AF02         |    | PCOMP          | AE03         | О        | WSC#                     |
|              |          | GBE1#<br>GRE2#                   | AA08         | P<br>P   | GND            | B19          |        | HD18#           | AC20         |   | MAB9# / strap          | D06          |    | PGNT#          |              |          |                          |
| V U 3        | IU       | GBE2#                            | AA19         |          | GND<br>M12 M15 | A18          |        | HD19#           | AB20         |   | MAB10 / strap          | B06          | 1  | PREQ#          | 1            |          | I                        |

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16 Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15

Revision 0.2, *April* 27, 2001 -8-



## **PIN DESCRIPTIONS**


Table 3. VT82C694T Pin Descriptions

|             |                               |            | CPU Interface   |
|-------------|-------------------------------|------------|---|
| Signal Name | <u>Pin #</u>                  | <u>I/O</u> | Signal Description  |
| HA[31:3]#   | (see<br>pinout<br>tables)     | IO         | <b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C694T during cache snooping operations.  |
| HD[63:0]#   | (see pinout tables)           | Ю          | Host CPU Data. These signals are connected to the CPU data bus.   |
| ADS#        | K21                           | IO         | Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.  |
| BNR#        | H24                           | IO         | <b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.   |
| BPRI#       | H26                           | IO         | <b>Priority Agent Bus Request</b> . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C694T drives this signal to gain control of the processor bus. |
| DBSY#       | L23                           | IO         | <b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.   |
| DEFER#      | J26                           | IO         | <b>Defer</b> . The VT82C694T uses a dynamic deferring policy to optimize system performance. The VT82C694T also uses the DEFER# signal to indicate a processor retry response.  |
| DRDY#       | K23                           | IO         | Data Ready. Asserted for each cycle that data is transferred.   |
| HIT#        | L24                           | IO         | <b>Hit.</b> Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.  |
| HITM#       | L22                           | I          | <b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last snoop cycle is modified in the L1 cache and needs to be written back.  |
| HLOCK#      | K22                           | I          | <b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.  |
| HREQ[4:0]#  | J25, K25,<br>K24, J23,<br>J22 | Ю          | <b>Request Command</b> . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.                           |
| HTRDY#      | H25                           | IO         | <b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.   |
| RS[2:0]#    | L25, L26,<br>K26              | Ю          | Response Signals. Indicates the type of response per the table below:  RS[2:0]# Response type  O00 Idle State  O01 Retry Response  O10 Defer Response  O11 Reserved  100 Hard Failure  101 Normal Without Data  110 Implicit Writeback  111 Normal With Data  |
| CPURST#     | B23                           | О          | CPU Reset. Reset output to CPU  |
| CPURSTD#    | M26                           | O          | CPU Reset Delayed. Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.  |
| BREQ0#      | B26                           | О          | <b>Bus Request 0.</b> Bus request output to CPU.  |

Note: Clocking of the CPU interface is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



The VT82C694T pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





|  |   | D          | PRAM Interface  |
|--|---|------------|---|
| Signal Name  | <u> Pin #</u>   | <u>I/O</u> | Signal Description  |
| MD[63:0]   | (see pinout tables)   | IO         | Memory Data. These signals are connected to the DRAM data bus.  |
|  |   |            | Note: MD0 is internally pulled up for use in EDO memory type detection.   |
| MECC[7:0]  | AA26, AA23, AA10,<br>AE11, Y22, AA25,<br>AD12, AF11   | IO         | DRAM ECC or EC Data (see Rx6E)  |
| MAA14 / DCLKRD<br>MAA[13:0]  | (see pinout tables)   | O/I<br>O   | Memory Address A. DRAM address lines (two sets for better drive)  |
| MAB[14]#, MAB[13]#, MAB[12]# / strap, MAB[11]# / strap, MAB[10] / strap, MAB[9]# / strap, MAB[8]# / strap, MAB[7]# / strap, MAB[6]# / strap, MAB[5]# / strap, MAB[5]# / strap, MAB[4:0]# | AE22,<br>AF22,<br>AD21,<br>AE21,<br>AB20,<br>AC20,<br>AF20,<br>AB19,<br>AB18,<br>AD19,<br>AE18, AB17, AD17,<br>AC16, AD16 | 0          | Memory Address B. DRAM address lines (two sets for better drive).  Note that this set of memory address pins is opposite polarity from the "A" set (except for MAB10 which must be positive polarity because it is used for the SDRAM Precharge command). Selected pins are also used for strap options:  MAB12# CPU Bus Frequency Select 0 Rx68[0] PD  MAB11# In-Order Queue Depth Enable Rx50[7] PU  MAB10 Quick Start Select Rx52[5] PD  MAB9# AGP Disable RxAC[7] PD  MAB9# AGP Disable RxAC[7] PD  MAB8# CPU Bus Frequency Select 1 Rx68[1] PD  MAB7# Memory Module Configuration Rx6B[4] PD  MAB6# GTL I/O Buffer Pullup Rx52[7] PD |
| CSA[5:0]# /<br>RASA[5:0]#  | AE16, AD15, AC15,<br>AE15, AF15, AB14   | 0          | MAB5# PCI 33 / 66 MHz Select Rx7B[0] none  Multifunction Pins (two sets for better drive)  1. Synchronous DRAM: Chip select of each bank  2. FPG/EDO DRAM: Row Address Strobe of each bank.   |
| CSB[5:0]# /<br>RASB[5:0]#  | AB23, AC26, AC24,<br>AD26, AD24, AE25   | O          | Multifunction Pins (two sets for better drive)  1. Synchronous DRAM: Chip select of each bank  2. FPG/EDO DRAM: Row Address Strobe of each bank.  |
| <b>DQMA[7:0]</b> / CASA[7:0]#  | AB26, AC25, AC13,<br>AD13, AA24, AA22,<br>AC14, AE14  | 0          | Multifunction Pins 1. Synchronous DRAM: Data mask of each byte. 2. FPG/EDO DRAM: Column Address Strobe of each byte lane.   |
| DQMB5 / CASB5#,<br>DQMB1 / CASB1#  | AE13<br>AD14  | 0          | Multifunction Pins 1. Synchronous DRAM: Data mask of bytes 5 and 1 2. FPG/EDO DRAM: Column Address Strobe of bytes 5 and 1  |
| SRASA#,<br>SRASB#  | AF16,<br>AA17   | О          | Row Address Command Indicator. (two sets for better drive)  |
| SCASA#,  | AF12,   | 0          | Column Address Command Indicator. (two sets for better drive)   |
| SCASB# SWEA# / MWEA#, SWEB# / MWEB#  | AB13<br>AE12,<br>AC12   | 0          | Write Enable Command Indicator. (two sets for better drive)   |
| CKE0 / FENA,<br>CKE1 / GCKE,<br>CKE2 / CSB6#,<br>CKE3 / CSB7#,<br>CKE4 / CSA6#,<br>CKE5 / CSA7#  | AC22,<br>AF23,<br>AE24,<br>AD23,<br>AC23,<br>AF24   | 0          | Clock Enables. Clock enables for each DRAM bank (Rx78[0]=1) for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control for reducing power usage and for reducing heat/temperature in high-speed memory systems. Alternate functions: FENA = FET Enable, GCKE = Global CKE.   |



|             |                           |            | PCI Bus Interface   |
|-------------|---------------------------|------------|---|
| Signal Name | <u> Pin #</u>             | <u>I/O</u> | Signal Description  |
| AD[31:0]    | (see<br>pinout<br>tables) | IO         | <b>Address/Data Bus.</b> The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.   |
| CBE[3:0]#   | C4, E4, G3, J4            | Ю          | <b>Command/Byte Enable.</b> Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.   |
| FRAME#      | E1                        | Ю          | <b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.  |
| IRDY#       | E2                        | IO         | <b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.   |
| TRDY#       | F5                        | IO         | <b>Target Ready.</b> Asserted when the target is ready for data transfer.   |
| STOP#       | F4                        | IO         | <b>Stop.</b> Asserted by the target to request the master to stop the current transaction.  |
| DEVSEL#     | F3                        | IO         | <b>Device Select.</b> This signal is driven by the VT82C694T when a PCI initiator is attempting to access main memory. It is an input when the VT82C694T is acting as a PCI initiator.  |
| PAR         | G5                        | IO         | Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].  |
| SERR#       | F1                        | Ю          | <b>System Error.</b> VT82C694T will pulse this signal when it detects a system error condition.   |
| LOCK#       | F2                        | IO         | Lock. Used to establish, maintain, and release resource lock.   |
| PREQ#       | B6                        | I          | <b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. It should be connected to PREQ# of the VT82C686A or to PREQL# of the VT8231.   |
| PGNT#       | D6                        | 0          | <b>South Bridge Grant.</b> This signal driven by the VT82C694T to grant PCI access to the South Bridge. It should be connected to PGNT# of the VT82C686A or to PGNTL# of the VT8231.  |
| REQ[4:0]#   | D10, D8, F10, C7, A3      | I          | <b>PCI Master Request.</b> PCI master requests for PCI. Device 0 Rx76[0] may be used to enable REQ4# as a high priority request for use with on-board high-bandwidth PCI controllers or for connection to PREQH# of the VT8231 South Bridge. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231). |
| GNT[4:0]#   | E9, E8, E10, D7, E7       | 0          | <b>PCI Master Grant.</b> Permission is given to the master to use PCI. GNT4# may be used for connection to the grant input of an on-board high priority device or for connection to PGNTH# of the VT8231. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).                                    |
| WSC#        | AE3                       | 0          | Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.  |

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



|             |                     |            | AGP Bus Interface   |
|-------------|---------------------|------------|---|
| Signal Name | Pin#                | <u>I/O</u> | Signal Description  |
| GD[31:0]    | (see pinout tables) | IO         | <b>Address/Data Bus.</b> The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.  |
| GDS0        | Y5                  | IO         | <b>Bus Strobe 0 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.  |
| GDS0#       | U5                  | Ю          | <b>Bus Strobe 0 complement and Bus Strobe 0 (AGP transactions only).</b> Provides timing for 4x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.  |
| GDS1        | Т6                  | Ю          | <b>Bus Strobe 1 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.   |
| GDS1#       | T5                  | Ю          | <b>Bus Strobe 1 complement and Bus Strobe 1 (AGP transactions only).</b> Provides timing for 4x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.   |
| GBE[3:0]#   | T3, V5,<br>Y4, AB3  | IO         | Command/Byte Enable.  AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master.  PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.                           |
| GFRM#       | W2                  | IO         | <b>Frame (PCI transactions only).</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.  |
| GIRDY#      | W3                  | Ю          | Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers.  PCI: Asserted when the initiator is ready for data transfer. |
| GTRDY#      | Y2                  | Ю          | Target Ready:  AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions.  PCI: Asserted when the target is ready for data transfer.  |
| GSTOP#      | V4                  | Ю          | <b>Stop (PCI transactions only).</b> Asserted by the target to request the master to stop the current transaction.  |
| GDSEL#      | W5                  | Ю          | <b>Device Select (PCI transactions only).</b> This signal is driven by the VT82C694T when a PCI initiator is attempting to access main memory. It is an input when the VT82C694T is acting as PCI initiator. Not used for AGP cycles.   |

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock pins.

Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms ± 15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are:

- a. GDS0#, GDS0, GD15-0, GBE1-0#
- b. GDS1#, GDS1, GD31-16, GBE3-2#
- c. SBS#, SBS, SBA7-0
- 3. Ground isolation should be provided around GDS0#, GDS0, GDS1# and GDS1 to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



| AGP Bus Interface (continued) |                                      |           |   |  |  |
|-------------------------------|--------------------------------------|-----------|---|--|--|
| Signal Name                   | Pin#                                 | <u>10</u> | Signal Description  |  |  |
| GPIPE#                        | M3                                   | I         | <b>Pipelined Request.</b> Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C694T. The master enqueues one equest each rising edge of GCLK while GPIPE# is asserted. When GPIPE# is easserted no new requests are enqueued across the AD bus.  |  |  |
| GRBF#                         | N6                                   | I         | ead Buffer Full. Indicates if the master (graphics controller) is ready to accept eviously requested low priority read data. When GRBF# is asserted, the VT82C694T ll not return low priority read data to the master.  |  |  |
| GWBF#                         | M6                                   | I         | Write Buffer Full.  |  |  |
| SBA[7:0]                      | P1, P2, P5,<br>P4, N2, M1,<br>M2, L2 | I         | <b>SideBand Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C694T). These pins are ignored until enabled.  |  |  |
| SBS                           | N3                                   | I         | <b>Sideband Strobe.</b> Provides timing for SBA[7:0] (driven by the master)   |  |  |
| SBS#                          | M5                                   | Ι         | <b>Sideband Strobe complement and SBS</b> . Provides timing for SBA[7:0] (driven by the master) when 4x timing is supported.  |  |  |
| ST[2:0]                       | M4, L1, L4                           | 0         | <ul> <li>Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</li> <li>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</li> <li>001 Indicates that previously requested high priority read data is being returned to the master.</li> <li>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</li> <li>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</li> <li>100 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>101 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>110 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C694T and inputs to the master.</li> </ul> |  |  |
| GREQ#                         | L5                                   | I         | Request. Master request for AGP.  |  |  |
| GGNT#                         | L3                                   | 0         | <b>Grant.</b> Permission is given to the master to use AGP.   |  |  |
| GPAR                          | Y1                                   | IO        | AGP Parity. A single parity bit is provided over GD[31:0] and GBE[3:0].   |  |  |

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)

- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT82C694T has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



| Clock / Reset Control |      |            |  |  |  |  |  |
|-----------------------|------|------------|--|--|--|--|--|
| Signal Name           | Pin# | <u>I/O</u> | Signal Description   |  |  |  |  |
| HCLK                  | N23  | I          | <b>Host Clock.</b> This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock is used by all VT82C694T logic that is in the host CPU domain.  |  |  |  |  |
| PCLK                  | B2   | Ĭ          | CI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 Hz. This clock is used by all of the VT82C694T logic that is in the PCI clock omain. This clock input must be 33 MHz maximum to comply with PCI ecification requirements and must be synchronous with the host CPU clock, HCLK, ith an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table below. The host CPU clock must lead the PCI clock by 2.0 ± 1.0 nsec. |  |  |  |  |
|                       |      |            | Mode         Host Clock         AGP Clock         PCI Clock           00         2x         66 MHz         66 MHz         33 MHz           01         3x         100 MHz         66 MHz         33 MHz           10         4x         133 MHz         66 MHz         33 MHz           11         Reserved   |  |  |  |  |
| GCLK                  | N5   | I          | AGP Clock. This pin receives the AGP bus clock (66 MHz). This clock is used by ll VT82C694T logic that is in the AGP clock domain. The AGP clock must be ynchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the able above).  |  |  |  |  |
| GCLKO                 | N4   | О          | AGP Clock Feedback,  |  |  |  |  |
| DCLKO                 | AB21 | 0          | <b>DRAM Clock.</b> Output from internal clock generator to the external clock buffer.  |  |  |  |  |
| DCLKWR                | AD25 | I          | <b>DRAM Clock Input.</b> Input from the external clock buffer.   |  |  |  |  |
| DCLKRD / MAA14        | AB22 | I/O        | <b>DRAM Clock Input.</b> No function (used for chip test). MAA14 if Rx69[5]=1.   |  |  |  |  |
| RESET#                | A6   | I          | <b>Reset.</b> Input from south bridge chip. When asserted, this signal resets the VT82C694T and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).   |  |  |  |  |
| PWROK                 | AF3  | I          | Power OK.  |  |  |  |  |
| CPURST#               | B23  | 0          | CPU Reset. CPU Reset output to the CPU.  |  |  |  |  |
| CPURSTD#              | M26  | 0          | <b>CPU Reset Delayed.</b> Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.  |  |  |  |  |
| SUST#                 | AA12 | I          | <b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.  |  |  |  |  |



| Power, Ground, and Test |  |   |   |  |  |  |
|-------------------------|--|---|---|--|--|--|
| Signal Name             | Name Pin # I/O Signal Description                                      |   |   |  |  |  |
| VCC                     | (see pin list)   | P | <b>Power</b> for <b>Internal Logic</b> (3.3V ±5%).                            |  |  |  |
| GND                     | (see pin list)   | P | Ground  |  |  |  |
| VSUS                    | AA11   | P | Suspend Power $(3.3V \pm 5\%)$ .  |  |  |  |
| VCCA                    | N22, V6, Y21   | P | <b>Analog Power</b> (3.3V ±5%). For internal clock logic.                     |  |  |  |
| GNDA                    | M22, U7, W21   | P | Analog Ground. For internal clock logic. Connect to main ground plane.        |  |  |  |
| VCCQ                    | L6-L7, R3, R6-R7, W6,  | P | <b>AGP 1.5V or 3.3V Power.</b> 1.5V is used for AGP 4x transfer mode. 3.3V is |  |  |  |
|                         | AA3, AA7, AE2 used for AGP 2x mode.                                    |   |   |  |  |  |
| VCCQQ                   | AD4  | P | AGP Quiet Power.  |  |  |  |
| GNDQQ                   | AD5  |   | AGP Quiet Ground.   |  |  |  |
| VTT                     | F11-F12, F15-F17, J18,   | P | CPU Interface Termination Voltage (1.5V ±10%).                                |  |  |  |
| CONT. DEED              | K18, L18, L21, M24   | D | CIDALLY OF CHANGE AND A CONTROL OF  |  |  |  |
| GTLREF                  | E16, M23   | P | CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%                             |  |  |  |
| AGPREF                  | N1   | P | <b>AGP Voltage Reference.</b> 0.4 VCCQ (1.32V) when VCCQ is 3.3V and 0.5      |  |  |  |
|                         |  |   | VCCQ (0.75V) when VCCQ is 1.5V. Check the VT82C694T Design Guide              |  |  |  |
|                         |  |   | for additional information. AGPREF for 3.3V signaling is generated            |  |  |  |
|                         | internally by the VT82C694T. AGPREF for 1.5V signaling is generated on |   |   |  |  |  |
|                         | the motherboard.   |   |   |  |  |  |
| PCOMP                   | AF2  | I | Compensation. Connect to GND through a 60 ohm resistor.                       |  |  |  |
| TESTIN#                 | M25  | I | <b>Test Input.</b> NAND tree / tristate mode test select.                     |  |  |  |



#### **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the VT82C694T. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 4. VT82C694T Registers

#### VT82C694T I/O Ports

Port # I/O Port

| Delault Acc  |       |
|--------------|-------|
| 00 RW        |       |
| 0000 0000 RW |       |
| 0000 0000 RW |       |
|              |       |
| 7            |       |
|              | 00 RW |

Default Acc



#### VT82C694T Device 0 Registers - Host Bridge

#### **Header Registers**

| 0.00   | [                              | <b>5</b> 0 1/ |     |
|--------|--------------------------------|---------------|-----|
| Offset | Configuration Space Header     | Default       | Acc |
| 1-0    | Vendor ID                      | 1106          | RO  |
| 3-2    | Device ID                      | 0691          | RO  |
| 5-4    | Command                        | 0006          | RW  |
| 7-6    | Status                         | 0210          | WC  |
| 8      | Revision ID (CD: V=8, CE: V=C) | Vn            | RO  |
| 9      | Program Interface              | 00            | RO  |
| A      | Sub Class Code                 | 00            | RO  |
| В      | Base Class Code                | 06            | RO  |
| C      | Reserved                       | 00            | _   |
| D      | Latency Timer                  | 00            | RW  |
| E      | Header Type                    | 00            | RO  |
| F      | Built In Self Test (BIST)      | 00            | RO  |
| 13-10  | Graphics Aperture Base         | 0000 0008     | RW  |
| 14-27  | Reserved                       | 00            | _   |
| 28-2B  | Reserved                       | 00            | _   |
| 2D-2C  | Subsystem Vendor ID            | 0000          | W1  |
|        | Subsystem ID                   | 0000          | W1  |
|        | Reserved                       | 00            |     |
|        | Capability Pointer             | 0000 00A0     | RO  |
|        | Reserved                       | 00            |     |
|        |                                | 1             |     |

#### **Device-Specific Registers**

| Offset | Host CPU Protocol Control | Default | Acc |
|--------|---------------------------|---------|-----|
| 50     | Request Phase Control     | 00      | RW  |
| 51     | Response Phase Control    | 00      | RW  |
| 52     | Dvnamic Defer Timer       | 90      | RW  |
| 53     | Miscellaneous 1           | 03      | RW  |
| 54     | Miscellaneous 2           | 00      | RW  |
| 55     | Reserved                  | 00      | _   |

| Offset | DRAM Control                   | Default | Acc |
|--------|--------------------------------|---------|-----|
| 59-58  | MA Map Type                    | 0040    | RW  |
| 5F-5A  | DRAM Row Ending Address:       |         |     |
| 5A     | Bank 0 Ending (HA[31:24])      | 01      | RW  |
| 5B     | Bank 1 Ending (HA[31:24])      | 01      | RW  |
| 5C     | Bank 2 Ending (HA[31:24])      | 01      | RW  |
| 5D     | Bank 3 Ending (HA[31:24])      | 01      | RW  |
| 5E     | Bank 4 Ending (HA[31:24])      | 01      | RW  |
| 5F     | Bank 5 Ending (HA[31:24])      | 01      | RW_ |
| 56     | Bank 6 Ending (HA[31:24])      | 01      | RW  |
| 57     | Bank 7 Ending (HA[31:24])      | 01      | RW  |
| 60     | DRAM Type                      | 00_     | RW  |
| 61     | ROM Shadow Control C0000-CFFFF | 00      | RW  |
| 62     | ROM Shadow Control D0000-DFFFF | 00      | RW  |
| 63     | ROM Shadow Control E0000-FFFFF | 00      | RW  |
| 64     | DRAM Timing for Banks 0.1      | EC      | RW  |
| 65     | DRAM Timing for Banks 2.3      | EC      | RW  |
| 66     | DRAM Timing for Banks 4.5      | EC      | RW  |
| 67     | DRAM Timing for Banks 6.7      | EC      | RW  |
| 68     | DRAM Control                   | 00      | RW  |
| 69     | DRAM Clock Select              | 00      | RW  |
| 6A     | DRAM Refresh Counter           | 00      | RW  |
| 6B     | DRAM Arbitration Control       | 01      | RW  |
| 6C     | SDRAM Control                  | 00      | RW  |
| 6D     | DRAM Control Drive Strength    | 00      | RW  |
| 6E     | ECC Control                    | 00      | RW  |
| 6F     | ECC Status                     | 00      | RO  |

#### **Device-Specific Registers (continued)**

| Offset | PCI Bus Control                | Default | Acc |
|--------|--------------------------------|---------|-----|
| 70     | PCI Buffer Control             | 00      | RW  |
| 71     | CPU to PCI Flow Control 1      | 00      | RW  |
| 72     | CPU to PCI Flow Control 2      | 00      | RW  |
| 73     | PCI Master Control 1           | 00      | RW  |
| 74     | PCI Master Control 2           | 00      | RW  |
| 75     | PCI Arbitration 1              | 00      | RW  |
| 76     | PCI Arbitration 2              | 00      | RW  |
| 77     | Chip Test (do not program)     | 00      | RW  |
| 78     | PMU Control                    | 00      | RW  |
| 79     | PMU Control                    | 00      | RW  |
| 7A     | Miscellaneous Control 1        | 00      | RW  |
| 7B     | Miscellaneous Control 2        | 02      | RW  |
| 7C-7D  | Reserved                       | 00      | _   |
| 7E-7F  | PLL Test Mode (do not program) | 00      | RW  |
|        |                                |         |     |

| Offset | GART/TLB Control                    | Default   | Acc |
|--------|-------------------------------------|-----------|-----|
| 83-80  | GART/TLB Control                    | 0000 0000 | RW  |
| 84     | Graphics Aperture Size              | 00        | RW  |
| 85-87  | Reserved (unassigned)               | 00        | _   |
| 8B-88  | Gr. Aperture TLB Base Register Base | 0000 0000 | RW  |
|        | Reserved (unassigned)               | 00        |     |

| Offset     | AGP Control                       | Default   | Acc |
|------------|-----------------------------------|-----------|-----|
| <b>A</b> 0 | AGP ID                            | 02        | RO  |
| A1         | AGP Next Item Pointer             | 00        | RO  |
| A2         | AGP Specification Revision        | 20        | RO  |
| A3         | Reserved (unassigned)             | 00        |     |
| A7-A4      | AGP Status                        | 1F00 0203 | RO  |
| AB-A8      | AGP Command                       | 0000 0000 | RW  |
| AC         | AGP Control                       | 08        | RW  |
| AD         | AGP Latency Timer                 | 02        | RW  |
| AE         | AGP Miscellaneous Control         | 00        | RW  |
| AF         | Reserved                          | 00        |     |
| B0         | AGP Compensation Control / Status | 8x        | RW  |
| B1         | AGP Drive Strength                | 63        | RW  |
| B2-BF      | Reserved                          | 00        | _   |
|            |                                   |           |     |

| Offset | Miscellaneous Control  | Default | Acc |
|--------|------------------------|---------|-----|
| C0-DF  | Reserved               | 00      |     |
| E0     | Miscellaneous Control  | 00      | RW  |
| E1-EF  | Reserved               | 00      |     |
| F7-F0  | BIOS Scratch Registers | 00      | RW  |
| F8     | DRAM Arbitration Timer | 00      | RW  |
| F9     | VGA Timer              | 00      | RW  |
| FB-FA  | Reserved               | 0000    | RW  |
| FC     | Back-Door Control 1    | 00      | RW  |
| FD     | Back-Door Control 2    | 00      | RW  |
| FF-FE  | Back-Door Device ID    | 0000    | RW  |



#### VT82C694T Device 1 - PCI-to-PCI Bridge

#### **Header Registers**

| Offset | Configuration Space Header | Default | Acc           |
|--------|----------------------------|---------|---------------|
| 1-0    | Vendor ID                  | 1106    | RO            |
| 3-2    | Device ID                  | 8598    | RO            |
| 5-4    | Command                    | 0007    | RW            |
| 7-6    | Status                     | 0220    | WC            |
| 8      | Revision ID                | nn      | RO            |
| 9      | Program Interface          | 00      | RO            |
| A      | Sub Class Code             | 04      | RO            |
| В      | Base Class Code            | 06      | RO            |
| C      | Reserved                   | 00      |               |
| D      | Latency Timer              | 00      | RW            |
| Е      | Header Type                | 01      | RO            |
| F      | Built In Self Test (BIST)  | 00      | RO            |
| 17-10  | Reserved                   | 00      |               |
| 18     | Primary Bus Number         | 00      | RW            |
| 19     | Secondary Bus Number       | 00      | $\mathbf{RW}$ |
| 1A     | Subordinate Bus Number     | 00      | RW            |
| 1B     | Secondary Latency Timer    | 00      | RO            |
| 1C     | I/O Base                   | FO      | RW            |
| 1D     | I/O Limit                  | 00      | RW            |
| 1F-1E  | Secondary Status           | 0000    | RO            |
| 21-20  | Memory Base                | FFF0    | RW            |
| 23-22  | Memory Limit (Inclusive)   | 0000    | RW            |
| 25-24  | Prefetchable Memory Base   | FFF0    | RW            |
| 27-26  | Prefetchable Memory Limit  | 0000    | RW            |
| 3D-28  | Reserved (unassigned)      | 00      |               |
| 3F-3E  | PCI-to-PCI Bridge Control  | 00      | RW            |

#### **Device-Specific Registers**

|   | Offset | AGP Bus Control                   | Default | Acc |
|---|--------|-----------------------------------|---------|-----|
| ĺ | 40     | CPU-to-AGP Flow Control 1         | 00      | RW  |
|   | 41     | CPU-to-AGP Flow Control 2         | 00      | RW  |
|   | 42     | AGP Master Control                | 00      | RW  |
| Į | 43     | AGP Master Latency Timer          | 00      | RW  |
| Į | 44     | Back-Door Register Control        | 00      | RW  |
| Į | 45     | Fast Write Control                | 72      | RW  |
| l | 47-46  | PCI-to-PCI Bridge Device ID       | 0000    | RW  |
| Į | 48-7F  | Reserved                          | 00      | _   |
| l | 80     | Capability ID                     | 01      | RO  |
| Į | 81     | Next Pointer                      | 00      | RO  |
| Į | 82     | Power Management Capabilities 1   | 02      | RO  |
| l | 83     | Power Management Capabilities 2   | 00      | RO  |
| Į | 84     | Power Management Control / Status | 00      | RW  |
| l | 85     | Power Management Status           | 00      | RO  |
| Į | 86     | PCI-PCI Bridge Support Extensions | 00      | RO  |
| Į | 87     | Power Management Data             | 00      | RO  |
| ſ | 88-FF  | Reserved                          | 00      | _   |





#### Miscellaneous I/O

One I/O port is defined in the VT82C694T: Port 22.

| Port 22 – PCI / AGP Arbiter DisableRW |   |  |  |  |  |  |  |
|---------------------------------------|---|--|--|--|--|--|--|
| 7-2                                   | <b>Reserved</b> always reads 0                  |  |  |  |  |  |  |
| 1                                     | AGP Arbiter Disable                             |  |  |  |  |  |  |
|                                       | 0 Respond to GREQ# signaldefault                |  |  |  |  |  |  |
|                                       | 1 Do not respond to GREQ# signal                |  |  |  |  |  |  |
| 0                                     | PCI Arbiter Disable                             |  |  |  |  |  |  |
|                                       | 0 Respond to all REQ# signalsdefault            |  |  |  |  |  |  |
|                                       | 1 Do not respond to any REQ# signals, including |  |  |  |  |  |  |
|                                       | PREQ#   |  |  |  |  |  |  |
|                                       |   |  |  |  |  |  |  |

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

#### **Configuration Space I/O**

All registers in the VT82C694T (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

| Port CFB-CF8 - Configuration AddressRW |  |  |  |  |  |  |
|--|--|--|--|--|--|--|
| 31                                     | Configuration Space Enable                             |  |  |  |  |  |
|  | 0 Disableddefault                                      |  |  |  |  |  |
|  | 1 Convert configuration data port writes to            |  |  |  |  |  |
|  | configuration cycles on the PCI bus                    |  |  |  |  |  |
| 30-24                                  | <b>Reserved</b> always reads 0                         |  |  |  |  |  |
| 23-16                                  | PCI Bus Number   |  |  |  |  |  |
|  | Used to choose a specific PCI bus in the system        |  |  |  |  |  |
| 15-11                                  | Device Number  |  |  |  |  |  |
|  | Used to choose a specific device in the system         |  |  |  |  |  |
|  | (devices 0 and 1 are defined for the VT82C694T)        |  |  |  |  |  |
| 10-8                                   | <b>Function Number</b>                                 |  |  |  |  |  |
|  | Used to choose a specific function if the selected     |  |  |  |  |  |
|  | device supports multiple functions (only function 0 is |  |  |  |  |  |
|  | defined for the VT82C694T).                            |  |  |  |  |  |
| 7-2                                    | Register Number (also called the "Offset")             |  |  |  |  |  |
|  | Used to select a specific DWORD in the VT82C694T       |  |  |  |  |  |
|  | configuration space                                    |  |  |  |  |  |
| 1-0                                    | Fixed always reads 0                                   |  |  |  |  |  |
| Port CFF-CFC - Configuration DataRW    |  |  |  |  |  |  |

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



#### **Register Descriptions**

#### **Device 0 Header Registers - Host Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and  $\underline{\text{device number}}$  equal to  $\underline{\text{zero}}$ .

| Device (      | 0 Offs | et 1-0 - Vendor ID (1106h)RO                         |
|---------------|--------|--|
| 15-0          |        | ode (reads 1106h to identify VIA Technologies)       |
| <b>Device</b> | 0 Offs | et 3-2 - Device ID (0691h)RO                         |
| 15-0          | ID C   | <b>ode</b> (reads 0691h to identify the VT82C694T)   |
| <b>Device</b> | 0 Offs | et 5-4 -Command (0006h)RW                            |
| 15-10         |        | = 1 0 0= 111111111111111111111111111111              |
| 9             | Fast   | Back-to-Back Cycle EnableRO                          |
|               | 0      | Fast back-to-back transactions only allowed to       |
|               |        | the same agentdefault                                |
|               | 1      | Fast back-to-back transactions allowed to            |
|               |        | different agents                                     |
| 8             | SER    | R# EnableRO  |
|               | 0      | SERR# driver disableddefault                         |
|               | 1      | SERR# driver enabled                                 |
|               | (SER   | R# is used to report parity errors if bit-6 is set). |
| 7             | Addı   | ress / Data SteppingRO                               |
|               | 0      | Device never does steppingdefault                    |
|               | 1      | Device always does stepping                          |
| 6             | Parit  | ty Error ResponseRW                                  |
|               | 0      | Ignore parity errors & continuedefault               |
|               | 1      | Take normal action on detected parity errors         |
| 5             | VGA    | Palette SnoopRO                                      |
|               | 0      | Treat palette accesses normallydefault               |
|               | 1      | Don't respond to palette accesses on PCI bus         |
| 4             | Mem    | nory Write and Invalidate CommandRO                  |
|               | 0      | Bus masters must use Mem Writedefault                |
|               | 1      | Bus masters may generate Mem Write & Inval           |
| 3             | Spec   | ial Cycle MonitoringRO                               |
|               | 0      | Does not monitor special cyclesdefault               |
|               | 1      | Monitors special cycles                              |
| 2             | Bus I  | MasterRO   |
|               | 0      | Never behaves as a bus master                        |
|               | 1      | Can behave as a bus masterdefault                    |
| 1             | Mem    | nory SpaceRO   |
|               | 0      | Does not respond to memory space                     |
|               | 1      | Responds to memory spacedefault                      |
| 0             | I/O S  | SpaceRO  |
|               | 0      | Does not respond to I/O spacedefault                 |
|               | 1      | Responds to I/O space                                |
|               |        |  |

| Device        | U OHS     | et 7-6 – Status (0210n) RWC   |
|---------------|-----------|---|
| 15            | Detec     | eted Parity Error   |
|               | 0         | No parity error detecteddefault   |
|               | 1         | Error detected in either address or data phase.                           |
|               |           | This bit is set even if error response is disabled                        |
|               |           | (command register bit-6)write one to clear                                |
| 14            | Signa     | lled System Error (SERR# Asserted)  |
|               |           | always reads 0  |
| 13            |           | lled Master Abort   |
|               | 0         | No abort receiveddefault  |
|               | 1         | Transaction aborted by the master   |
| 12            | Doos      | write one to clear wed Target Abort                                       |
| 12            | ()        | No abort receiveddefault  |
|               | 1         | Transaction aborted by the target   |
|               | 1         | write one to clear  |
| 11            | Signa     | aled Target Abortalways reads 0   |
|               |           | Target Abort never signaled   |
| 10-9          |           | SEL# Timing   |
|               |           | Fast  |
|               | 01        | Mediumalways reads 01   |
|               | 10        | Slow  |
|               | 11        | Reserved  |
| 8             | Data      | Parity Error Detected   |
|               | 0         | 1   |
|               | 1         | Error detected in data phase. Set only if error                           |
|               | V         | response enabled via command bit-6 = 1 and                                |
|               |           | VT82C694T was initiator of the operation in                               |
|               | TD 41     | which the error occurredwrite one to clear                                |
| 7             | rast      | Back-to-Back Capablealways reads 0  |
| 6<br>5        |           | <b>Definable Features</b> always reads 0 <b>Hz Capable</b> always reads 0 |
| 4             |           | orts New Capability listalways reads 1                                    |
| 3-0           | Reser     |   |
| 3-0           | Kesei     | veuaiways ieaus 0   |
| <b>Device</b> | 0 Offse   | et 8 - Revision ID (8nh or Cnh)RO   |
| 7-0           | Chip      | Revision Code   |
|               | (n = r)   | evision code)CE silicon reads Cnh   |
| D .           | 0.000     | 40 D 14 6 (00L) DO  |
|               |           | et 9 - Programming Interface (00h)RO                                      |
| 7-0           | Inter     | face Identifieralways reads 00  |
| Device        | 0 Offse   | et A - Sub Class Code (00h)RO   |
| 7-0           |           | Class Codereads 00 to indicate Host Bridge                                |
| 7-0           | Sub (     | Siass CodeTeads 00 to indicate flost Bridge                               |
| <b>Device</b> | 0 Offse   | et B - Base Class Code (06h)RO  |
| 7-0           | Base      | Class Code reads 06 to indicate Bridge Device                             |
|               |           | -   |
|               |           | et D - Latency Timer (00h)RW  |
| Specifie      | es the la | atency timer value in PCI bus clocks.                                     |
| 7-3           | Guar      | anteed Time Slice for CPUdefault=0  |
| 2-0           |           | <b>rved</b> (fixed granularity of 8 clks) always read 0                   |
|               |           | 2-1 are writeable but read 0 for PCI specification                        |
|               |           | atibility. The programmed value may be read                               |

back in Offset 75 bits 5-4 (PCI Arbitration 1).



#### **Device 0 Host Bridge Header Registers (continued)**

| <b>Device</b> | 0 Offset E - Header Type (00h)RO               |
|---------------|--|
| 7-0           | Header Type Codereads 00: single function      |
| <b>Device</b> | 0 Offset F - Built In Self Test (BIST) (00h)RO |
| 7             | BIST Supportedreads 0: no supported functions  |
| 6-0           | <b>Reserved</b> always reads 0                 |
|               |  |

#### <u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h) ......RW

31-28 Upper Programmable Base Address Bits...... def=0
27-20 Lower Programmable Base Address Bits ...... def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) <u>7</u> <u>6</u> <u>5</u> <u>4</u> <u>3</u> <u>2</u> <u>1</u> (Gr Aper Size) 0 RW RW RW RW RW RW RW 1M RW RW RW RW RW RW 2MRWRWRWRWRW 0 4MRWRWRWRW 0 8MRWRWRWRW 0 16M RWRWRW 0 32M RWRW 0 0 0 0 64M 0 RW 0 0 0 0 0 128M 0 0 256M

#### <u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1</u>

**15-0 Subsystem Vendor ID**.....default = 0 This register may be written once and is then read only.

#### Device 0 Offset 2F-2E - Subsystem ID (0000h)......R/W1

**15-0** Subsystem ID ......default = 0 This register may be written once and is then read only.

#### Device 0 Offset 37-34 - Capability Pointer (000000A0h) RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer ...... always reads A0h



#### **Device 0 Configuration Registers - Host Bridge**

These registers are normally programmed once at system initialization time.

#### **Host CPU Control**


#### Device 0 Offset 50 – Request Phase Control (00h) ......RW

CPU Hardwired IOQ (In Order Queue) Size Default per strap on pin MAB11#During reset. This register can be written 0 to restrict the chip to one level of IOQ.

- 0 1-Level
- 4-Level 1
- Read-Around-Write
  - 0 Disable ......default Enable
- 5 Reserved ..... always reads 0
- 4 **Defer Retry When HLOCK Active** 
  - 0 Disable .....default
  - 1 Enable

Note: always set this bit to 1

- 3-1 Reserved ..... always reads 0
  - **CPU / PCI Master Read DRAM Timing** 0 Start DRAM read after snoop complete ..... def
    - Start DRAM read before snoop complete



| 7 | CPU   | Read    | DRAM | 0ws | for | Back-to-Back | Read |
|---|-------|---------|------|-----|-----|--------------|------|
|   | Trans | saction | S    |     |     |              |      |

- 0 Disable......default
- Enable

Setting this bit enables maximum read performance by allowing continuous 0 wait state reads for pipelined line reads. If this bit is not set, there will be at least 1T idle time between read transactions.

- CPU Write DRAM 0ws for Back-to-Back Write **Transactions** 
  - 0 Disable......default
  - Enable

Setting this bit enables maximum write performance by allowing continuous 0 wait state writes for pipelined line writes ands sustained 3T single writes. If this bit is not set, there will be at least 1T idle time between write transactions.

- 5 **Reserved** ......always reads 0
- 4 Fast Response (HIT/HITM sample 1T earlier)
  - 0 Disable default
    - 1 Enable
- Non-Posted IOW
  - 0 Disable.....default
  - 1 Enable
- Reserved ......always reads 0
- **Concurrent PCI Master / Host Operation** 
  - 0 Disable the CPU bus will be occupied (BPRI asserted) during the entire PCI operation..... def
  - Enable the CPU bus is only requested before ADS# assertion



| Device | e 0 Offset 52 – Dynamic Defer Timer (90h)RW            | Device | e 0 Offset 53 – Miscellaneous 1 (03h)RW                  |
|--------|--|--------|--|
| 7      | GTL I/O Buffer Pullup                                  | 7      | HREQ   |
| ,      | default = inverse of MAB6# Strap                       | ,      | 0 Disable default  |
|        | 0 Disable  |        | 1 Enable   |
|        | 1 Enable no-strap default                              | 6      | SDRAM Frequency Higher Than CPU Front Side               |
|        | The default value of this bit is determined by a strap | U      | Bus Frequency  |
|        | on the MAB6# pin during reset.                         |        | 0 Disable default  |
| 6      | RAW Write Retire Policy (After 2 Writes)               |        | 1 Enable   |
| 6      | 0 Disabledefault                                       |        | Setting this bit enables the DRAM subsystem to run at    |
|        | 1 Enable   |        | a higher frequency than the CPU FSB frequency.           |
| 5      |  |        | When setting this bit, register bit Rx69[6] must also be |
| 5      | Quick Start Selectdefault = MAB10 Strap                |        | <u> </u>   |
|        | 0 Disableno-strap default                              |        | set and only SDRAM type DIMM modules may be              |
|        | 1 Enable   |        | used. An EDO/SDRAM mix in the DRAM subsystem             |
|        | The default value of this bit is determined by a strap | _      | is not supported in this case.                           |
| 4.0    | on the MAB10 pin during reset.                         | 5      | PCI/AGP Master-to-CPU / CPU-to-PCI/AGP                   |
| 4-0    | Snoop Stall Count                                      |        | Slave Concurrency 0 Disabledefault                       |
|        | 00 Disable dynamic defer                               |        |  |
|        | 01-1F Snoop stall count default = 10h                  | 4      | 1 Enable HPRI Function                                   |
|        |  | 4      |  |
|        |  |        | 0 Disable default  |
|        |  | 2.0    | 1 Enable   |
|        |  | 3      | P6Lock Function  |
|        |  |        | 0 Disable default  |
|        |  |        | 1 Enable   |
|        |  | 2      | Line Write / Write Back Without Implicit Write           |
|        |  |        | Back Data  O Disabledefault                              |
|        |  |        |  |
|        |  | 4      | 1 Enable   |
|        |  | 1      | PCI Master Pipeline Access                               |
|        |  |        | 0 Disable  |
|        |  |        | 1 Enable default   |
|        | 7  | 0      | Initialization of Fast Write Address Selection 0 Tail    |
|        |  | ,      | 1 Headdefault  |
|        |  |        |  |
|        | 7 7  |        |  |
|        |  | Device | e 0 Offset 54 – Miscellaneous 2 (00h)RW                  |
|        |  | 7-6    | <b>Reserved (Do Not Program)</b> default = 0             |
|        |  | 5-3    | 9  |
|        |  | 2      | Zero Length Write  |
|        |  |        | 0 Disabledefault   |
|        |  |        | 1 Enablethis bit must be programmed to 1                 |
|        |  | 1      | Invalidate CPU Internal Cache on PCI Master              |
|        |  | -      | Access   |
|        |  |        | 0 Disable default  |
|        | P .  |        | 1 Enable   |
|        |  | 0      | 1-1-1-1 PMRDY for PCI Master Access                      |
|        |  |        | 0 Disabledefault   |

1 Enable



#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT82C694T BIOS porting guide for details).

Table 5. System Memory Map

| Space | Start Start | <u>Size</u> | Address Range     | <b>Comment</b> |
|-------|-------------|-------------|-------------------|----------------|
| DOS   | 0           | 640K        | 00000000-0009FFFF | Cacheable      |
| VGA   | 640K        | 128K        | 000A0000-000BFFFF | Used for SMM   |
| BIOS  | 768K        | 16K         | 000C0000-000C3FFF | Shadow Ctrl 1  |
| BIOS  | 784K        | 16K         | 000C4000-000C7FFF | Shadow Ctrl 1  |
| BIOS  | 800K        | 16K         | 000C8000-000CBFFF | Shadow Ctrl 1  |
| BIOS  | 816K        | 16K         | 000CC000-000CFFFF | Shadow Ctrl 1  |
| BIOS  | 832K        | 16K         | 000D0000-000D3FFF | Shadow Ctrl 2  |
| BIOS  | 848K        | 16K         | 000D4000-000D7FFF | Shadow Ctrl 2  |
| BIOS  | 864K        | 16K         | 000D8000-000DBFFF | Shadow Ctrl 2  |
| BIOS  | 880K        | 16K         | 000DC000-000DFFFF | Shadow Ctrl 2  |
| BIOS  | 896K        | 64K         | 000E0000-000EFFFF | Shadow Ctrl 3  |
| BIOS  | 960K        | 64K         | 000F0000-000FFFFF | Shadow Ctrl 3  |
| Sys   | 1MB         | _           | 00100000-DRAM Top | Can have hole  |
| Bus   | D Top       |             | DRAM Top-FFFEFFF  |                |
| Init  | 4G-64K      | 64K         | FFFEFFF-FFFFFFF   | 000Fxxxx alias |

#### Device 0 Offset 59-58 - DRAM MA Map Type (0040h).RW

#### 15-13 Bank 5/4 MA Map Type (see below)

**12 Reserved** (Bank 5/4 Virtual Channel Enable) ... def=0

#### 11-9 Bank 7/6 MA Map Type (see below)

**8** Reserved (Bank 7/6 Virtual Channel Enable) ... def=0

#### 7-5 Bank 1/0 MA Map Type

000 8-bit Column Address

001 9-bit Column Address

010 10-bit Column Address ......default

011 11-bit Column Address

100 12-bit Column Address (64Mb)

101 Reserved

11x Reserved

#### Bank 0/1 MA Map Type (SDRAM)

000 16Mbit SDRAM.....default

100 64Mbit SDRAM

101 Reserved

11x Reserved

**4 Reserved** (Bank 1/0 Virtual Channel Enable) ... def=0

#### 3-1 Bank 3/2 MA Map Type (see above)

**0** Reserved (Bank 3/2 Virtual Channel Enable) ... def=0

#### **Device 0 Offset 5F-5A – DRAM Row Ending Address:**

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

#### **Device 0 Offset 60 – DRAM Type (00h)......RW**

#### 7-6 DRAM Type for Bank 7/6

00 Reserved ...... default

01 Reserved

10 Reserved

11 SDRAM

**5-4 DRAM Type for Bank 5/4**....default=FPG

3-2 DRAM Type for Bank 3/2....default=FPG

1-0 DRAM Type for Bank 1/0.....default=FPG

Table 6. Memory Address Mapping Table

#### **SDRAM**

|   | MA:        | 14  | 13 | <u>12</u> | 11 | <u>10</u> | 9  | <u>8</u> | 7  | 6  | <u>5</u> | 4  | 3  | 2  | 1  | 0  |            |
|---|------------|-----|----|-----------|----|-----------|----|----------|----|----|----------|----|----|----|----|----|------------|
| 1 | 16Mb       |     |    | 9         | 11 | 22        | 21 | 20       | 19 | 18 | 17       | 16 | 15 | 14 | 13 | 12 | Row Bits   |
|   | (0xx)      |     |    |           | 11 | PC        | 24 | 23       | 10 | 9  | 8        | 7  | 6  | 5  | 4  | 3  | Col Bits   |
|   | 64Mb       | 25/ | 24 | 13        | 12 | 22        | 21 | 20       | 19 | 18 | 17       | 16 | 15 | 14 | 11 | 23 | x4: 10 col |
|   | (100)      | 26/ |    |           |    |           |    |          |    |    |          |    |    |    |    |    | x8: 9 col  |
|   | 2/4 bank   | 27  |    |           |    |           |    |          |    |    |          |    |    |    |    |    | x16: 8 col |
|   | x4, x8,    |     | 24 | 13        | 12 | PC        | 26 | 25       | 10 | 9  | 8        | 7  | 6  | 5  | 4  | 3  | x32: 8 col |
|   | x16;       |     |    |           |    |           |    |          |    |    |          |    |    |    |    |    |            |
| 4 | 1-bank x32 |     |    |           |    |           |    |          |    |    |          |    |    |    |    |    |            |

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank

x8: 12x9 4bank, 13x9 2bank

x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank



| <b>Device</b> | 0 Offs  | et 61 - Shadow RAM Control 1 (00h)RW  | Device 0 Offset 63 - Shadow RAM Control 3 (00h) RW |  |  |  |  |
|---------------|---|---|--|--|--|--|--|
| 7-6           |   | 00h-CFFFFh  | 7-6  | E0000  | h-EFFFFh   |  |  |
|               | 00  | Read/write disabledefault   |  | 00   | Read/write disabledefault  |  |  |
|               | 01  | Write enable  |  | 01   | Write enable   |  |  |
|               | 10  | Read enable   |  |  | Read enable  |  |  |
|               | 11  | Read/write enable   |  |  | Read/write enable  |  |  |
| 5-4           |   | 0h-CBFFFh   | 5-4  | F0000  | h-FFFFFh   |  |  |
|               | 00  | Read/write disabledefault   |  |  | Read/write disabledefault  |  |  |
|               | 01  | Write enable  |  |  | Write enable   |  |  |
|               | 10  | Read enable   |  | 10   | Read enable  |  |  |
|               | 11  | Read/write enable   |  | 11   | Read/write enable  |  |  |
| 3-2           | C400  | 0h-C7FFFh   | 3-2  | Memo   | ry Hole  |  |  |
|               | 00  | Read/write disabledefault   |  |  | None default   |  |  |
|               | 01  | Write enable  |  |  | 512K-640K  |  |  |
|               | 10  | Read enable   |  | 10   | 15M-16M (1M)   |  |  |
|               | 11  | Read/write enable   |  |  | 14M-16M (2M)   |  |  |
| 1-0           |   | 0h-C3FFFh   | 1-0  |  | <b>Japping Control</b>   |  |  |
|               | 00  | Read/write disabledefault   |  |  | SMM Non-SMM  |  |  |
|               | 01  | Write enable  |  |  | <u>Code</u> <u>Data</u> <u>Code</u> <u>Data</u>  |  |  |
|               | 10  | Read enable   |  | 00   | DRAM DRAM PCI PCI  |  |  |
|               | 11  | Read/write enable   |  | 01   | DRAM DRAM DRAM   |  |  |
| <b>.</b> .    | 0.000   | 1 (2 G) 1 D 11 G (1 1 2 (dol) ) D 11  |  | 10   | DRAM PCI PCI PCI   |  |  |
|               |   | et 62 - Shadow RAM Control 2 (00h)RW  |  | 11   | DRAM DRAM DRAM   |  |  |
| 7-6           |   | 00h-DFFFFh  |  |  |  |  |  |
|               |   | Read/write disabledefault   |  |  | t 64 - DRAM Timing for Banks 0,1 (ECh)RW   |  |  |
|               |   | Write enable  |  |  | t 65 - DRAM Timing for Banks 2,3 (ECh)RW   |  |  |
|               | 10  | Read enable   | Dovico   | Offered  | LOC DDAM Timing for Donley 4 5 (ECL) DW  |  |  |
|               |   |   |  |  | t 66 - DRAM Timing for Banks 4,5 (ECh)RW   |  |  |
|               | 11  | Read/write enable   |  |  | t 67 - DRAM Timing for Banks 4,5 (ECII)RW  |  |  |
| 5-4           | 11<br><b>D80</b> 0  | Read/write enable 00h-DBFFFh  | Device   | 0 Offset   | t 67 - DRAM Timing for Banks 6,7 (ECh)RW   |  |  |
| 5-4           | 11<br><b>D80</b> 0<br>00  | Read/write enable  10h-DBFFFh  Read/write disabledefault  | Device   | 0 Offset<br>A Settin   | t 67 - DRAM Timing for Banks 6,7 (ECh)RW<br>ags for Registers 67-64  |  |  |
| 5-4           | 11<br><b>D800</b><br>00<br>01   | Read/write enable  10h-DBFFFh  Read/write disable   | Device   | 0 Offset<br>M Settin<br>Precha   | ngs for Registers 67-64<br>arge Command to Active Command Period   |  |  |
| 5-4           | 11<br><b>D800</b><br>00<br>01<br>10   | Read/write enable  10h-DBFFFh  Read/write disable   | Device   | 0 Offset  M Settin  Precha   | ngs for Registers 67-64<br>arge Command to Active Command Period<br>TRP = 2T   |  |  |
|               | 11<br><b>D800</b><br>00<br>01<br>10<br>11   | Read/write enable  Oh-DBFFFh  Read/write disable  | Device<br>SDRAT                                    | O Offset  M Settin  Precha  0  1   | egs for Registers 67-64 earge Command to Active Command Period TRP = 2T TRP = 3T   |  |  |
| 5-4<br>3-2    | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b>  | Read/write enable  Oh-DBFFFh  Read/write disable  | Device   | M Settin Precha 0 1 Active   | t 67 - DRAM Timing for Banks 6,7 (ECh)RW  ags for Registers 67-64 arge Command to Active Command Period  TRP = 2T  TRP = 3T  |  |  |
|               | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00  | Read/write enable  10h-DBFFFh  Read/write disable   | Device<br>SDRAT                                    | M Settin Precha 0 1 Active   | t 67 - DRAM Timing for Banks 6,7 (ECh)RW  ags for Registers 67-64 arge Command to Active Command Period $TRP = 2T$ $TRP = 3T$  |  |  |
|               | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01  | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6                                   | O Offset  M Settin  Precha  0  1  Active  0  1   | ags for Registers 67-64<br>arge Command to Active Command Period<br>TRP = 2T<br>TRP = 3T   |  |  |
|               | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10  | Read/write enable  10h-DBFFFh  Read/write disable   | Device<br>SDRAT                                    | O Offset  M Settin  Precha  0  1  Active  0  1  CAS I  | regs for Registers 67-64 regs Command to Active Command Period TRP = 2T TRP = 3T   |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>01<br>10<br>11  | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6                                   | O Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  | res for Registers 67-64 rege Command to Active Command Period TRP = 2T TRP = 3T  |  |  |
|               | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>01<br>10<br>11<br><b>D000</b>                         | Read/write enable  10h-DBFFFh  Read/write disable default  Write enable  Read enable  Read/write enable  10h-D7FFFh  Read/write disable default  Write enable  Read enable  Read enable  Read/write enable  Read/write enable  Read/write enable  | Device SDRAT 7 6                                   | O Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  01                                    | res for Registers 67-64 rege Command to Active Command Period TRP = 2T TRP = 3T  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>01<br>10<br>11<br><b>D000</b><br>00                   | Read/write enable  10h-DBFFFh  Read/write disable default  Write enable  Read enable  Read/write enable  10h-D7FFFh  Read/write disable default  Write enable  Read enable  Read/write enable  Read/write enable  Read/write disable default  Read/write enable  10h-D3FFFh  Read/write disable default                           | Device SDRAT 7 6                                   | 0 Offset M Settin Precha 0 1 Active 0 1 CAS I 00 01 10   | res for Registers 67-64 rege Command to Active Command Period TRP = 2T TRP = 3T  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01       | Read/write enable  10h-DBFFFh  Read/write disable default  Write enable  Read enable  Read/write disable default  Write enable  Read/write disable default  Write enable  Read/write enable  Read/write enable  Read/write disable default  Write enable  Read/write enable  10h-D3FFFh  Read/write disable default  Write enable | Device SDRAT 7 6                                   | 0 Offset  M Settin  Precha 0 1  Active 0 1  CAS I 00 01 10 11                                    | reserved  te 67 - DRAM Timing for Banks 6,7 (ECh)RW  reserved  reserved  te 67 - DRAM Timing for Banks 6,7 (ECh)RW  reserved  reserved  te 67 - DRAM Timing for Banks 6,7 (ECh)RW  reserved  reserved  reserved  reserved  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6                                   | 0 Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  01  10  11  DIMM                      | t 67 - DRAM Timing for Banks 6,7 (ECh)RW  tags for Registers 67-64 targe Command to Active Command Period  TRP = 2T  TRP = 3T  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable default  Write enable  Read enable  Read/write disable default  Write enable  Read/write disable default  Write enable  Read/write enable  Read/write enable  Read/write disable default  Write enable  Read/write enable  10h-D3FFFh  Read/write disable default  Write enable | Device SDRAT 7 6                                   | 0 Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  01  10  11  DIMM  0                   | t 67 - DRAM Timing for Banks 6,7 (ECh)RW  tags for Registers 67-64 targe Command to Active Command Period  TRP = 2T  TRP = 3T  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4                               | 0 Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  01  10  11  DIMM  0  1                | reserved  It for - DRAM Timing for Banks 6,7 (ECh)RW  reserved It for Registers 67-64  reserved It for Banks 6,7 (ECh)RW  reserved It for Registers 67-64  reserved It for Banks 6,7 (ECh)RW  reserved It for Registers 67-64  reserved It for Banks 6,7 (ECh)RW  res |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6                                   | 0 Offset  M Settin  Precha  0  1  Active  0  1  CAS I  00  01  10  11  DIMM  0  1  ACTIV         | reserved IT ype Standard Registered  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4                               | 0 Offset  M Settin  Precha 0 1  Active 0 1  CAS I 00 01 10 11  DIMM 0 1  ACTIV 0                 | reserved IT Type Standard Registered  Try  Try  Try  Try  Try  Try  Try  Tr  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4 3                             | 0 Offset M Settin Precha 0 1 Active 0 1 CAS I 00 01 10 11 DIMM 0 1 ACTIV 0 1                     | reserved IT Type Standard Registered Trye Trye Standard Registered Trye Standard Registered Trye Trye Standard Registered Trye Trye Standard Registered Trye Trye Trye Trye Trye Trye Trye Trye  |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4                               | 0 Offset  M Settin  Precha 0 1  Active 0 1  CAS I 00 01 10 11  DIMM 0 1  ACTIV 0 1  Bank I       | reserved I Type Standard Registered  Trye Standard Registered  Trye Standard Registered  Command to CMD Command Period  Active Command Period  Trans  Active Command Period  Active Com |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4 3                             | 0 Offset  M Settin  Precha 0 1  Active 0 1  CAS I 00 01 10 11  DIMM 0 1  ACTIV 0 1  Bank I 00    | reserved I Type Standard Registered Trype Trype Standard Registered Trype Trype Standard Registered Trype Trype Trype Standard Registered Trype Tryp |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4 3                             | 0 Offset  M Settin  Precha 0 1  Active 0 1  CAS I 00 01 10 11  DIMM 0 1  ACTIV 0 1  Bank I 00 01 | reserved I Type Standard Registered Trye Standard Trye Standard Registered Trye Standard Trye Standard Registered Trye Standard Trye Standard Trye Standard Trye Standard Registered Trye Standard Trye Trye Trye Trye Trye Trye Trye Trye   |  |  |
| 3-2           | 11<br><b>D800</b><br>00<br>01<br>10<br>11<br><b>D400</b><br>00<br>01<br>10<br>11<br><b>D000</b><br>00<br>01<br>10 | Read/write enable  10h-DBFFFh  Read/write disable   | Device SDRAT 7 6 5-4 3                             | 0 Offset M Settin Precha 0 1 Active 0 1 CAS I 00 01 10 11 DIMM 0 1 ACTIV 0 1 Bank I 00 01 10     | reserved I Type Standard Registered Trype Trype Standard Registered Trype Trype Standard Registered Trype Trype Trype Standard Registered Trype Tryp |  |  |



| Device  | 0 Offset 68 - DRAM Control (00h)RW                            | Device | 0 Offset 69 – DRAM Clock Select (00h)RW         |
|---------|---|--------|---|
| 7       | SDRAM Open Page Control                                       | 7      | <b>CPU Operating Frequency Faster Than DRAM</b> |
|         | 0 Always precharge SDRAM banks when                           |        | 0 CPU Same As or Equal to DRAM default          |
|         | accessing EDO/FPG DRAMsdefault                                |        | 1 CPU Faster Than DRAM by 33 MHz                |
|         | 1 SDRAM banks remain active when accessing                    | 6      | DRAM Operating Frequency Faster Than CPU        |
|         | EDO/FPG banks   |        | 0 DRAM Same As or Equal to CPU default          |
| 6       | Bank Page Control   |        | 1 DRAM Faster Than CPU by 33 MHz                |
|         | 0 Allow only pages of the same bank active def.               |        |   |
|         | 1 Allow pages of different banks to be active                 |        | Rx68[1-0] $Rx69[7-6]$ $CPU/DRAM$                |
| 5       | <b>Reserved</b> always reads 0                                |        | 00 	 00 	 66 / 66 	 (def)                       |
| 4-3     | Reserved (Do Not Program) always reads 0                      |        | 00 01 66 / 100†                                 |
| 2       | Burst Refresh   |        | 01 10 100 / 66                                  |
|         | 0 Disabledefault  |        | 01 00 100 / 100                                 |
| _       | 1 Enable (burst 4 times)                                      |        | 01 01 100 / 133†                                |
| 1       | System Frequency DividerRO                                    |        |   |
|         | This bit is latched from MAB8# at the rising edge of          |        | 1x 10 133 / 100                                 |
| 0       | RESET# (see table below).                                     |        | 1x 00 133 / 133                                 |
| 0       | System Frequency DividerRO                                    |        | †Rx53[6] must also be set to 1 for DRAM > CPU   |
|         | This bit is latched from MAB12# at the rising edge of RESET#. | 5      | 256Mbit DRAM Support                            |
|         | 00 CPU Frequency = 66 MHz                                     | 3      | 0 Disable (pin AB22 is DCLKRD) default          |
|         | 01 CPU Frequency = 100 MHz                                    |        | 1 Enable (pin AB22 is MAA14)                    |
|         | 1x CPU Frequency = 133 MHz                                    | 4      | DRAM Controller Command Register Output         |
| NT .    |   |        | 0 Disabledefault                                |
|         | See also Rx69[7-6]  |        | 1 Enable  |
| Note: 1 | MD0 is internally pulled up for EDO detection.                | 3      | Fast DRAM Precharge for Different Bank          |
|         |   |        | 0 Disable default                               |
|         |   |        | 1 Enable  |
|         |   | 2      | DRAM 4K Page Enable (for 64Mbit DRAM)           |
|         |   |        | 0 Disabledefault                                |
|         |   |        | 1 Enable  |
|         |   | 1      | DIMM Type                                       |
|         |   |        | 0 Unbuferreddefault                             |
|         |   |        | 1 Registered                                    |
|         |   | 0      | Reservedalways reads 0                          |
|         |   | 1      |   |
|         |   |        |   |
|         |   |        |   |



#### Device 0 Offset 6A - Refresh Counter (00h).....RW Device 0 Offset 6B - DRAM Arbitration Control (01h) RW **Refresh Counter** (in units of 16 CPUCLKs) **Arbitration Parking Policy** 00 Park at last bus owner ...... default 00 DRAM Refresh Disabled .....default 01 Park at CPU side 32 CPUCLKs Park at AGP side 02 48 CPUCLKs 03 64 CPUCLKs 11 Reserved 04 80 CPUCLKs Fast Read to Write turn-around 0 Disable......default 05 96 CPUCLKs Memory Module Configuration .....RO The programmed value is the desired number of 16-Normal Operation ......default CPUCLK units minus one. Unused Outputs Tristated (CSB#, DQMB, CKE, MAB, DCLKO) This bit is latched from MAB7# at the rising edge of RESET#. 3 **MD Bus Second Level Strength Control** 0 Normal slew rate control......default 1 More slew rate control **CAS Bus Second Level Strength Control** 0 Normal slew rate control......default 1 More slew rate control **Virtual Channel-DRAM Enable** Disable......default Enable Multi-Page Open Disable (page registers marked invalid and no page register update which causes non pagemode operation) Enable ......default



| Device 0 Offset 6C - SDRAM Control (00h)RW |        |                                    |                                   |  |  |
|--|--------|------------------------------------|-----------------------------------|--|--|
| 7-5  | Reser  | ved                                | always reads 0                    |  |  |
| 4  | CKE    | Configuratio                       | •                                 |  |  |
|  | 0      | Rx6B[4]=0                          | CSA = CSA, CSB = CSB,             |  |  |
|  |        |                                    | CKE0=CKE0, $CKE1 = CKE1$          |  |  |
|  | X      | Rx6B[4]=1                          | CSA = CSA, $CSB = Float$ ,        |  |  |
|  |        |                                    | CSB = Float, MAB = Float,         |  |  |
|  |        |                                    | CKE0 = CKE0, CKE1 = CKE0          |  |  |
|  | 1      | Rx6B[4]=0                          | CSA = CSA, CSB = CSB,             |  |  |
|  |        |                                    | CKE3-2 = CSA7-6                   |  |  |
|  |        |                                    | CKE5-4 = CSB7-6                   |  |  |
|  |        |                                    | CKE1 = GCKE (Global CKE)          |  |  |
|  |        |                                    | CKE0 = FENA (FET Enable)          |  |  |
| 3  | Fast 7 | TLB Lookup                         |                                   |  |  |
|  | 0      | Disable                            | default                           |  |  |
|  | 1      | Enable                             |                                   |  |  |
| 2-0  |        |                                    | n Mode Select                     |  |  |
|  |        |                                    | AM Modedefault                    |  |  |
|  |        | NOP Comma                          |                                   |  |  |
|  | 010    | All-Banks-Precharge Command Enable |                                   |  |  |
|  |        | •                                  | AM cycles are converted           |  |  |
|  |        |                                    | -Precharge commands).             |  |  |
|  | 011    | MSR Enable                         |                                   |  |  |
|  |        |                                    | AM cycles are converted to        |  |  |
|  |        |                                    | nd the commands are driven on     |  |  |
|  |        |                                    | The BIOS selects an appropriate   |  |  |
|  |        |                                    | for each row of memory such that  |  |  |
|  |        | _                                  | commands are generated on         |  |  |
|  |        | MA[14:0].                          |                                   |  |  |
|  | 100    |                                    | Enable (if this code is selected, |  |  |
|  |        |                                    | RAS refresh is used; if it is not |  |  |
|  | 101    |                                    | S-Only refresh is used)           |  |  |
|  | -01    | Reserved                           |                                   |  |  |
|  | 11x    | Reserved                           |                                   |  |  |

| Device | 0 Offse                                  | et 6D - DRAM Drive Strength (00h)RW |  |
|--------|--|-------------------------------------|--|
| 7      | ESDRAM Memory Type                       |                                     |  |
|        | 0  | Disabledefault                      |  |
|        | 1  | Enable                              |  |
| 6-5    | Delay                                    | DRAM Read Latch                     |  |
|        | 00                                       | No Delaydefault                     |  |
|        | 01                                       | 0.5 ns                              |  |
|        | 10                                       | 1.0 ns                              |  |
|        | 11                                       | 1.5 ns                              |  |
| 4      | Memory Data Drive (MD, MECC)             |                                     |  |
|        | 0  | 6 mAdefault                         |  |
|        | 1  | 8 mA                                |  |
| 3      | SDRAM Command Drive (SRAS#, SCAS#, SWE#) |                                     |  |
|        | 0  | 16mAdefault                         |  |
|        | 1  | 24mA                                |  |
| 2      | Memory Address Drive (MA, WE#)           |                                     |  |
|        | 0  | 16mA default                        |  |
|        | 1  | 24mA                                |  |
| 1      | CAS#                                     | <sup>‡</sup> Drive                  |  |
|        | 0  | 8 mAdefault                         |  |
|        | 1  | 12 mA                               |  |
| 0      | RAS#                                     | <sup>‡</sup> Drive                  |  |
|        | 0  | 16mAdefault                         |  |
|        | 1  | 24mA                                |  |



#### Device 0 Offset 6E - ECC Control (00h).....RW ECC / EC Mode Select ECC Checking and Reporting ......default ECC Checking, Reporting, and Correcting 6 ..... always reads 0 5 **Enable SERR# on ECC / EC Multi-Bit Error** Don't assert SERR# for multi-bit errors..... def Assert SERR# for multi-bit errors **Enable SERR# on ECC / EC Single-Bit Error** Don't assert SERR# for single-bit errors..... def Assert SERR# for single-bit errors ECC / EC Enable - Bank 7/6 (DIMM 3) 3 0 Disable (no ECC or EC for banks 7/6)...default 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 5/4 (DIMM 2) 2

- 1 Enable (ECC or EC per bit-7)
  1 ECC / EC Enable Bank 3/2 (DIMM 1)
  - 0 Disable (no ECC or EC for banks 3/2)...default

0 Disable (no ECC or EC for banks 5/4)...default

- 1 Enable (ECC or EC per bit-7)
- 0 ECC / EC Enable Bank 1/0 (DIMM 0)
  - 0 Disable (no ECC or EC for banks 1/0)...default
  - 1 Enable (ECC or EC per bit-7)

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

| <u>Bit-7</u> | Bits 2-0 | $\mathbf{R}\mathbf{M}\mathbf{W}$ | Error Checking | <b>Error Correction</b> |
|--------------|----------|----------------------------------|----------------|-------------------------|
| 0/1          | 0        | No                               | No             | No                      |
| 0            | 1        | Yes                              | Yes            | No                      |
| 1            | 1        | Yes                              | Yes            | Yes                     |

| Device 0 Offset 6F - ECC Status (00h)RWC |  |  |  |  |  |
|--|--|--|--|--|--|
| 7  | Multi-bit Error Detected write of '1' resets         |  |  |  |  |
| 6-4                                      | Multi-bit Error DRAM Bankdefault=0                   |  |  |  |  |
|  | Encoded value of the bank with the multi-bit error.  |  |  |  |  |
| 3  | Single-bit Error Detected write of '1' resets        |  |  |  |  |
| 2-0                                      | Single-bit Error DRAM Bankdefault=0                  |  |  |  |  |
|  | Encoded value of the bank with the single-bit error. |  |  |  |  |





<u>PCI Bus Control</u>
These registers are normally programmed once at system initialization time.

| Device | 0 Offs | et 70 - PCI Buffer Control (00h)RW          |
|--------|--------|---|
| 7      | CPU    | to PCI Post-Write                           |
|        | 0      | Disabledefault                              |
|        | 1      | Enable                                      |
| 6      | PCI 1  | Master to DRAM Post-Write                   |
|        | 0      | Disabledefault                              |
|        | 1      | Enable                                      |
| 5      | Rese   | rved always reads 0                         |
| 4      | PCI I  | Master to DRAM Prefetch                     |
|        | 0      | Enabledefault                               |
|        | 1      | Disable                                     |
| 3      | Enha   | nce CPU-to-PCI Write                        |
|        | 0      | Normal operationdefault                     |
|        | 1      | Reduce 1 cycle when the CPU-to-PCI buffer   |
|        |        | becomes available after being full (PCI and |
|        |        | AGP buses)                                  |
| 2      | PCI I  | Master Read Caching                         |
|        | 0      | Disabledefault                              |
|        | 1      | Enable                                      |
| 1      | •      | y Transaction                               |
|        | 0      | Disabledefault                              |
|        | 1      | Enable                                      |
| 0      | Slave  | e Device Stopped Idle Cycle Reduction       |
|        | 0      | Normal Operationdefault                     |
|        | 1      | Reduce 1 PCI idle cycle when stopped by a   |
|        |        | slave device (PCI and AGP buses)            |

| Device (     | Offse         | et 71 - CPU to PCI Flow Control 1 (00h). RW       |
|--------------|---------------|---|
| 7            | Dyna          | mic Burst   |
|              | 0             | Disabledefault                                    |
|              | 1             | Enable (see note under bit-3 below)               |
| 6            | Byte          | Merge   |
|              | 0             | Disabledefault                                    |
|              | 1             | Enable  |
| 5            | Reser         | rvedalways reads 0                                |
| 4            | PCI I         | /O Cycle Post Write                               |
|              | 0             | Disabledefault                                    |
|              | 1             | Enable  |
| 3            | PCI I         |   |
|              | 0             | Disable default                                   |
|              | 1             | Enable (bit7=1 will override this option)         |
| <u>bit-7</u> | bit-3         | <u>Operation</u>                                  |
| 0            | 0             | Every write goes into the write buffer and no     |
|              | 9-            | PCI burst operations occur.                       |
| 0            | 1             | If the write transaction is a burst transaction,  |
|              |               | the information goes into the write buffer and    |
|              |               | burst transfers are later performed on the PCI    |
|              | 1             | bus. If the transaction is not a burst, PCI write |
| 1            | 45            | occurs immediately (after a write buffer flush).  |
| 1            | X             | Every write transaction goes to the write         |
|              |               | buffer; burstable transactions will then burst    |
|              | ,             | on the PCI bus and non-burstable won't. This      |
|              | DCI I         | is the normal setting. Fast Back-to-Back Write    |
| 4            | 0             | Disabledefault                                    |
|              | 1.            | Enable default                                    |
| 1            | 70            | Frame Generation                                  |
| 1            | 0             | Disabledefault                                    |
|              | $\frac{1}{1}$ | Enable  |
| 0            | -             | it State PCI Cycles                               |
|              | 0             | Disable default                                   |
|              | 1             | Enable  |
|              | •             |   |



| Device | 0 Offset 72 - CPU to PCI Flow Control 2 (00h) RWC  | Device 0 Offset 73 - PCI Master Control 1 (00h)RW |
|--------|--|---|
| 7      | Retry Status                                       | 7 <b>Reserved</b> always reads 0                  |
|        | 0 No retry occurreddefault                         | 6 PCI Master 1-Wait-State Write                   |
|        | 1 Retry occurredwrite 1 to clear                   | 0 Zero wait state TRDY# responsedefault           |
| 6      | Retry Timeout Action                               | 1 One wait state TRDY# response                   |
|        | 0 Retry Forever (record status only)default        | 5 PCI Master 1-Wait-State Read                    |
|        | 1 Flush buffer for write or return all 1s for read | O Zero wait state TRDY# response default          |
| 5-4    | Retry Limit  | 1 One wait state TRDY# response                   |
|        | 00 Retry 2 timesdefault                            | 4 Reservedalways reads 0                          |
|        | 01 Retry 16 times                                  | 3 Assert STOP# after PCI Master Write Timeout     |
|        | 10 Retry 4 times                                   | 0 Disabledefault                                  |
|        | 11 Retry 64 times                                  | 1 Enable  |
| 3      | Clear Failed Data and Continue Retry               | 2 Assert STOP# after PCI Master Read Timeout      |
|        | 0 Flush the entire post-write bufferdefault        | 0 Disabledefault                                  |
|        | 1 When data is posting and master (or target)      | 1 Enable  |
|        | abort fails, pop the failed data if any, and keep  | 1 LOCK# Function                                  |
|        | posting  | 0 Disabledefault                                  |
| 2      | CPU Backoff on PCI Read Retry Failure              | 1 Enable  |
|        | 0 Disabledefault                                   | 0 PCI Master Broken Timer Enable                  |
|        | 1 Backoff CPU when reading data from PCI and       | 0 Disabledefault                                  |
|        | retry fails  | 1 Enable. Force into arbitration when there is no |
| 1      | Reduce 1T for FRAME# Generation                    | FRAME# 16 PCICLK's after the grant.               |
|        | 0 Disabledefault                                   | D : 0.000 (FA DOLM ( C ( 12 (001) DW)             |
|        | 1 Enable   | Device 0 Offset 74 - PCI Master Control 2 (00h)RW |
| 0      | Reduce 1T for CPU read PCI slave                   | 7 PCI Master Read Prefetch by Enhance Command     |
|        | 0 DisableDefault                                   | 0 Always Prefetchdefault                          |
|        | 1 Enable   | 1 Prefetch only if Enhance command                |
|        |  | 6 Reserved (Do Not Program)default = 0            |
|        |  | 5 Reserved always reads 0                         |

| 7      | Reser  | rvedalways reads 0                              |
|--------|--------|---|
| 6      | PCI I  | Master 1-Wait-State Write                       |
|        | 0      | Zero wait state TRDY# response default          |
|        | 1      | One wait state TRDY# response                   |
| 5      | PCI I  | Master 1-Wait-State Read                        |
|        | 0      | Zero wait state TRDY# responsedefault           |
|        | 1      | One wait state TRDY# response                   |
| 4      | Reser  | rvedalways reads 0                              |
| 3      | Asser  | t STOP# after PCI Master Write Timeout          |
|        | 0      | Disabledefault                                  |
|        | 1      | Enable  |
| 2      | Asser  | t STOP# after PCI Master Read Timeout           |
|        | 0      | Disabledefault                                  |
|        | 1      | Enable  |
| 1      | LOC    | K# Function                                     |
|        | 0      | Disabledefault                                  |
|        | 1      | Enable  |
| 0      |        | Master Broken Timer Enable                      |
|        |        | Disable default                                 |
|        | 1      | Enable. Force into arbitration when there is no |
|        |        | FRAME# 16 PCICLK's after the grant.             |
| Dovina | ∩ Offa | et 74 - PCI Master Control 2 (00h)RW            |
|        |        |   |
| 7      |        | Master Read Prefetch by Enhance Command         |
|        | 0      | Always Prefetch default                         |
|        |        | Prefetch only if Enhance command                |
| 6      |        | rved (Do Not Program)default = 0                |
| 5      | Resei  |   |
| 4      |        | my Requestdefault = 0                           |
| 3      | 0      | Delay Transaction Timeout Disabledefault        |
|        | 1      | Enable Geraunt                                  |
| 2      | -      | off CPU Immediately on CPU-to-AGP               |
| 4      | 0      |   |
|        | 1      | Enable Geraunt                                  |
| 1-0    | -      | PCI Master Latency Timer Control                |
| 1-0    |        | AGP master reloads MLT timer default            |
| 77     | 01     |   |
| -      | 10     | AGP master rising edge resets timer to 00 and   |
|        | 10     | AGP master falling edge reloads MLT timer       |
|        | 11     | Reserved (do not program)                       |
|        | 11     | reserved (do not program)                       |



| Device | 0 Offset 75 - PCI Arbitration 1 (00h)RW         | Device        | 0 Offset 76 - PCI Arbitration 2 (00h)RW   |
|--------|---|---------------|---|
| 7      | Arbitration Mechanism                           | 7             | PCI CPU-to-PCI Post-Write Retry Failed  |
| •      | 0 PCI has prioritydefault                       | •             | 0 Continue retry attempt  |
|        | 1 Fair arbitration between PCI and CPU          |               | 1 Go to arbitration   |
| 6      | Arbitration Mode                                | 6             | CPU Latency Timer Bit-0RO   |
| -      | 0 REQ-based (arbitrate at end of REQ#)default   | •             | 0 CPU has at least 1 PCLK time slot when CPU  |
|        | 1 Frame-based (arbitrate at FRAME# assertion)   |               | has PCI bus   |
| 5-4    | Latency Timerread only, reads Rx0D bits 2:1     |               | 1 CPU has no time slot  |
| 3-0    | PCI Master Bus Time-Out                         | 5-4           | <b>Master Priority Rotation Control</b>   |
|        | (force into arbitration after a period of time) |               | 0x Grant to CPU after every PCI master grant  |
|        | 0000 Disabledefault                             |               | def=00  |
|        | 0001 1x32 PCICLKs                               |               | 10 Grant to CPU after every 2 PCI master grants   |
|        | 0010 2x32 PCICLKs                               |               | 11 Grant to CPU after every 3 PCI master grants   |
|        | 0011 3x32 PCICLKs                               |               | With setting 01, the CPU will always be granted   |
|        | 0100 4x32 PCICLKs                               |               | access after the current bus master completes, no   |
|        |   |               | matter how many PCI masters are requesting. With  |
|        | 1111 15x32 PCICLKs                              |               | setting 10, if other PCI masters are requesting during  |
|        |   |               | the current PCI master grant, the highest priority  |
|        | 4   |               | master will get the bus after the current master  |
|        |   |               | completes, but the CPU will be guaranteed to get the  |
|        |   |               | bus after that master completes. With setting 11, if  |
|        |   |               | other PCI masters are requesting, the highest priority  |
|        |   |               | will get the bus next, then the next highest priority   |
|        |   |               | will get the bus, then the CPU will get the bus. In   |
|        |   |               | other words, with the above settings, even if multiple  |
|        |   |               | PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master |
|        |   |               | grant (01), after every other master grant (10) or after  |
|        |   |               | every third master grant (11).  |
|        |   | 3-2           | REQn# to REQ4# Mapping  |
|        |   |               | 00 REQ4#  |
|        |   |               | 01 REQ0#  |
|        |   |               | 10 REQ1#  |
|        |   |               | 11 REQ2#  |
|        |   | 1             | Allow Backoff for CPU-to-PCI Quadword and   |
|        |   |               | High Doubleword Read Access to PCI slave  |
|        |   |               | 0 Disabledefault  |
|        |   |               | 1 Enable  |
|        |   | 0             | REQ4# is High Priority Master   |
|        |   |               | 0 Disabledefault  |
|        |   |               | 1 Enable  |
|        |   |               |   |
|        |   |               |   |
|        |   | <b>Device</b> | 0 Offset 77 - Chip Test Mode (00h)RW  |
|        |   | 7             | <b>Reserved (no function)</b> always reads 0  |

**6-0** Reserved (do not use) ......default=0



| Device        | 0 Offset 78 - PMU Control I (00h)RW              | Device        | 0 Offset 7A – Miscellaneous Control 1 (00h) RW |
|---------------|--|---------------|--|
| 7             | I/O Port 22 Access                               | 7             | No Time-Out Arbitration for Consecutive Frame  |
| •             | 0 CPU access to I/O address 22h is passed on to  | •             | Accesses                                       |
|               | the PCI busdefault                               |               | 0 Enable default                               |
|               | 1 CPU access to I/O address 22h is processed     |               | 1 Disable                                      |
|               | internally                                       | 6-5           | Reservedalways reads 0                         |
| 6             | Suspend Refresh Type                             | 4             | Invalidate PCI / AGP Buffered (Cached) Read    |
| Ů             | 0 CBR Refreshdefault                             | •             | Data for CPU to PCI / AGP Accesses             |
|               | 1 Self Refresh                                   |               | 0 Enable                                       |
| 5             | Reservedalways reads 0                           |               | 1 Disable                                      |
| 4             | Dynamic Clock Control                            | 3             | Background PCI-to-PCI Write Cycle Mode         |
| •             | 0 Normal (clock is always running)default        | •             | 0 Disable default                              |
|               | 1 Clock to various internal functional blocks is |               | 1 Enable                                       |
|               | disabled when those blocks are not being used    | 2-1           | Reservedalways reads 0                         |
| 3             | Reserved   | 0             | South Bridge PCI Master Force Timeout When     |
| 2             | GSTOP# Assertion                                 | U             | PCI Master Occupancy Timer Is Up               |
|               | 0 Disable (GSTOP# is always high)default         |               | 0 Disabledefault                               |
|               | 1 Enable (GSTOP# could be low)                   |               | 1 Enable                                       |
| 1             | Reserved   |               | 1 Endoic                                       |
| 0             | Memory Clock Enable (CKE) Function               |               |  |
| U             | 0 CKE Function Disabledefault                    |               |  |
|               | 1 CKE Function Enable                            | <b>Device</b> | 0 Offset 7B – Miscellaneous Control 2 (02h) RW |
|               | 1 CKL I unction Enable                           | 7-2           | Reservedalways reads 0                         |
|               |  | _1            | PCI Master Access PMRDY Select                 |
|               |  |               | 0 Tail   |
| <b>Device</b> | 0 Offset 79 - PMU Control 2 (00h)RW              |               | 1 Headdefault                                  |
| 7             | Cache Controller Module Clock Dynamic Stop       | 0             | PCI Bus Operating Freqstrapped from MAB5#      |
|               | 0 Disabledefault                                 |               | 0 33 MHzdefault                                |
|               | 1 Enable   |               | 1 66 MHz                                       |
| 6             | DRAM Controller Module Clock Dynamic Stop        |               |  |
|               | 0 Disabledefault                                 | <b>K</b> 7    |  |
|               | 1 Enable   |               | 0 Offset 7E – PLL Test Mode (00h)RW            |
| 5             | AGP Controller Module Clock Dynamic Stop         | 7-6           | Reserved (status)RO                            |
|               | 0 Disabledefault                                 | 5-0           | Reserved (do not use)default=0                 |
|               | 1 Enable   | ъ.            | O OCC 4 TE DI I TE 4 M I (OOI)                 |
| 4             | PCI Controller Module Clock Dynamic Stop         |               | <u>0 Offset 7F – PLL Test Mode (00h) RW</u>    |
|               | 0 Disabledefault                                 | 7-0           | Reserved (do not use)default=0                 |
|               | 1 Enable   |               |  |
| 3             | Pseudo Power Good                                |               |  |
|               | 0 Disabledefault                                 |               |  |
|               | 1 Enable   |               |  |
| 2             | Indicate SIO Request to DRAM Controller          |               |  |
|               | 0 Disabledefault                                 |               |  |
|               | 1 Enable   |               |  |
| 1-0           | <b>Reserved</b> always reads 0                   |               |  |
|               |  |               |  |



#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C694T.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the VT82C694T contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



| Device ( | 0 Offset 83-80 - GART/TLB Control (00000000h) RW       | Device   | 0 Offset 84 - Graphics Aperture Size (00h)RW           |
|----------|--|----------|--|
| 31-16    | <b>Reserved</b> always reads 0                         | 7-0      | Graphics Aperture Size                                 |
| 15-8     | Reserved (test mode status)RO                          |          | 11111111 1M  |
|          | ,  |          | 11111110 2M  |
| 7        | Flush Page TLB   |          | 11111100 4M  |
|          | 0 Disabledefault                                       |          | 11111000 8M  |
|          | 1 Enable   |          | 11110000 16M   |
|          |  |          | 11100000 32M   |
| 6-4      | Reserved (always program to 0)RW                       |          | 11000000 64M   |
|          | (  |          | 10000000 128M  |
| 3        | PCI Master Address Translation for GA Access           |          | 00000000 256M  |
|          | O Addresses generated by PCI Master accesses           |          |  |
|          | of the Graphics Aperture will not be translateddefault |          |  |
|          | 1 PCI Master GA addresses will be translated           | Offset 8 | 8B-88 - GA Translation Table Base (00000000h) RW       |
| 2        | AGP Master Address Translation for GA Access           | 31-12    | Graphics Aperture Translation Table Base.              |
|          | 0 Addresses generated by AGP Master accesses           |          | Pointer to the base of the translation table in system |
|          | of the Graphics Aperture will not be translateddefault |          | memory used to map addresses in the aperture range     |
|          | 1 AGP Master GA addresses will be translated           |          | (the pointer to the base of the "Directory" table).    |
| 1        | CPU Address Translation for GA Access                  | 11-3     | <b>Reserved</b> always reads 0                         |
|          | O Addresses generated by CPU accesses of the           | 2        | TLB Flush Timing                                       |
|          | Graphics Aperture will not be translated def           |          | 0 TLB Flush Will Delay Until DRAM Is Idle              |
|          | 1 CPU GA addresses will be translated                  |          | default  |
| 0        | AGP Address Translation for GA Access                  |          | 1 TLB Flush Is A Static Value                          |
|          | 0 Addresses generated by AGP accesses of the           | 1        | Graphics Aperture Enable                               |
|          | Graphics Aperture will not be translated def           |          | 0 Disabledefault                                       |
|          | 1 AGP GA addresses will be translated                  |          | 1 Enable   |
| Note: F  | For any master access to the Graphics Aperture range,  |          | Note: To disable the Graphics Aperture, set this bit   |
|          | rill not be performed.                                 |          | to 0 and set all bits of the Graphics Aperture Size to |
| shoop w  | in not be performed.                                   |          | 0. To enable the Graphics Aperture, set this bit to 1  |
|          |  |          | and program the Graphics Aperture Size to the          |
|          |  |          | desired aperture size.                                 |
|          |  | 0        | <b>Reserved</b> always reads 0                         |
|          |  |          |  |



# **AGP Control**

| Device 0 Offset A3-A0 - AGP Capability Identifier |              |   |  |  |
|---|--------------|---|--|--|
| (0020C  |              | RO  |  |  |
| 31-24   | Reserved     | always reads 00h                                |  |  |
| 23-20   | Major Spec   | cification Revision always reads 2h             |  |  |
|   | Major rev o  | f AGP spec that device conforms to (2.x)        |  |  |
| 19-16   | Minor Spec   | cification Revision always reads 0h             |  |  |
|   | Minor rev #  | of AGP spec that device conforms to             |  |  |
| 15-8  | Pointer to 1 | Next Itemalways reads C0 (last item)            |  |  |
| 7-0   | AGP ID       | (always reads 02 to indicate it is AGP)         |  |  |
| Device (  | 0 Offset A7- | A4 - AGP Status (1F000203h)RO                   |  |  |
|   |              | AGP Requests always reads 1F†                   |  |  |
| 31-24   |              | GP requests the device can manage (32)          |  |  |
|   |              | RxFC[1] and RxFD[4-0]                           |  |  |
| 23-10   |              | always reads 0s                                 |  |  |
| 9   |              | ideBand Addressing always reads 1               |  |  |
| 8-6   | Reserved     | always reads 0s                                 |  |  |
| 5   |              | ted (can be written at RxAE[5] def=0            |  |  |
| 4   |              | <b>apported</b> (can be written at AE[4] def=0  |  |  |
| 3   |              | always reads 0s                                 |  |  |
| 2   |              | <b>apported</b> (can be written at AE[2]) def=0 |  |  |
| 1   |              | <b>apported</b> (can be written at AC[3]) def=1 |  |  |
| 0   |              | pportedalways reads 1                           |  |  |
|   |              |   |  |  |

| Device ( | Offset AB-A8 - AGP Command (00000000h) . RW                |
|----------|--|
| 31-24    | <b>Request Depth</b> (reserved for target) always reads 0s |
| 23-10    | <b>Reserved</b> always reads 0s                            |
| 9        | SideBand Addressing Enable                                 |
|          | 0 Disabledefault   |
|          | 1 Enable   |
| 8        | AGP Enable   |
|          | 0 Disabledefault   |
|          | 1 Enable   |
| 7-6      | <b>Reserved</b> always reads 0s                            |
| 5        | 4G Enable  |
|          | 0 Disable default  |
|          | 1 Enable   |
| 4        | Fast Write Enable  |
|          | 0 Disable default  |
|          | 1 Enable   |
| 3        | <b>Reserved</b> always reads 0s                            |
| 2        | 4X Mode Enable   |
|          | 0 Disable default  |
|          | 1 Enable   |
| 1        | 2X Mode Enable   |
|          | 0 Disable default  |
|          | 1 Enable   |
| 0        | 1X Mode Enable   |
|          | 0 Disable default  |
|          | 1 Enable   |



| <b>Device</b> | 0 Offset AC - AGP Control (08h)RW   |
|---------------|---|
| 7             | AGP DisableRO   |
|               | 0 Enabledefault   |
|               | 1 Disable   |
|               | This bit is latched from MAB9# at the rising edge of  |
|               | RESET#.   |
| 6             | AGP Read Synchronization  |
|               | 0 Disabledefault  |
|               | 1 Enable  |
| 5             | AGP Read Snoop DRAM Post-Write Buffer   |
|               | 0 Disabledefault  |
|               | 1 Enable  |
| 4             | <b>GREQ# Priority Becomes Higher When Arbiter is</b>  |
|               | Parked at AGP Master  |
|               | 0 Disabledefault  |
|               | 1 Enable  |
| 3             | <b>2X Rate Supported</b> (read also at RxA4[1])   |
|               | 0 Not supported   |
|               | 1 Supporteddefault  |
| 2             | LPR In-Order Access (Force Fence)   |
|               | 0 Fence/Flush functions not guaranteed. AGP   |
|               | read requests (low/normal priority and high   |
|               | priority) may be executed before previously   |
|               | issued write requests   |
|               | 1 Force all requests to be executed in order (automatically enables Fence/Flush functions). |
|               | Low (i.e., normal) priority AGP read requests   |
|               | will never be executed before previously  |
|               | issued writes. High priority AGP read requests  |
|               | may still be executed prior to previously issued  |
|               | write requests as required.   |
| 1             | AGP Arbitration Parking   |
| •             | 0 Disabledefault  |
|               | 1 Enable (GGNT# remains asserted until either   |
|               | GREQ# de-asserts or data phase ready)   |
| 0             | AGP to PCI Master or CPU to PCI Turnaround  |
| -             | Cycle   |
|               | 0 2T or 3T Timingdefault  |
|               | 1 1T Timing   |

| Device        | 0 Offset AD – AGP Latency Timer (02h)RW                |
|---------------|--|
| 7-5           | Reservedalways reads 0                                 |
| 4             | Choose First or Last Ready of DRAM                     |
|               | 0 Last ready chosendefault                             |
|               | 1 First ready chosen                                   |
| 3-0           | <b>AGP Data Phase Latency Timer</b> default = 02h      |
|               |  |
|               |  |
|               |  |
| <u>Device</u> | <u>0 Offset AE – AGP Miscellaneous Control (00h)RW</u> |
| 7-6           | <b>Reserved</b> always reads 0                         |
| 5             | 4G Supported   |
|               | 0 4G not supported default                             |
|               | 1 4G supported   |
| 4             | Fast Write Supported                                   |
|               | 0 Fast Write not supporteddefault                      |
|               | 1 Fast Write supported                                 |
| 3             | Reservedalways reads 0                                 |
| 2             | 4x Rate Supported                                      |
|               | 0 4x Rate not supported default                        |
|               | 1 4x Rate supported                                    |
| 1-0           | Reservedalways reads 0                                 |



| Device<br>7   | 0 Offset B0 – AGP Pad Control / Status (8xh)RW<br>AGP 4x Strobe VREF Control |               | 0 Offset F7-F0 – BIOS Scratch Registers RW No hardware function default = 0        |
|---------------|--|---------------|--|
| ,             | 0 STB VREF is STB# and vice versa  |               |  |
|               | 1 STB VREF is AGPREFdefault  |               | 0 Offset F8 – DRAM Arbitration Timer (00h) RW                                      |
| 6             | AGP 4x Strobe & GD Pad Drive Strength  | 7-4           |  |
|               | 0 Drive strength set to compensation circuit                                 | 3-0           | <b>Host CPU Timer</b> default = 0  |
|               | defaultdefault  1 Drive strength controlled by RxB1[7-0]                     |               | 0 Offset F9 – VGA Timer (00h)RW  |
| 5-3           | AGP Compensation Circuit N Control Output .RO                                | 7-4           | $\begin{tabular}{lllll} \textbf{VGA High Priority Timer}default = 0 \end{tabular}$ |
| 2-0           | AGP Compensation Circuit P Control Output .RO                                | 3-0           | <b>VGA Timer</b> default = $0$   |
|               |  | Device        | 0 Offset FC - Back Door Control 1 (00h)RW  |
|               |  | 7-4           | <b>Priority Timer</b> default = 0  |
| <b>Device</b> | 0 Offset B1 – AGP Drive Strength (63h)RW                                     | 3-2           | <b>Reserved (Do Not Program)</b> default = 0                                       |
| 7-4           | AGP Output Buffer Drive Strength N Ctrl def=6                                | 1             | <b>Back-Door Max # of AGP Requests</b> default = 0                                 |
| 3-0           | AGP Output Buffer Drive Strength P Ctrl def=3                                |               | 0 Read of RxA7 always returns a value of 7 def                                     |
|               | •  |               | 1 Read of RxA7 returns the value programmed in RxFD[2-0]                           |
|               |  | 0             | <b>Back-Door Device ID Enable</b> default = 0                                      |
| <u>Device</u> | 0 Offset B2 – AGP Pad Drive / Delay ControlRW                                |               | 0 Use Rx3-2 value for Rx3-2 readback default                                       |
| 7             | GD/GBE/GDS, SBA/SBS Control  |               | 1 Use RxFE-FF Back-Door Device ID for Rx3-2  |
|               | 1.5V (Bit-1=0)   |               | read   |
|               | 0 SBA/SBS = no capdefault  | _ 4           | <b>7  A</b>  |
|               | GD/GBE/GDS = no cap  | <u>Device</u> | 0 Offset FD - Back-DoorControl 2 (00h)RW   |
|               | 1  SBA/SBS = no cap  | 7-5           |  |
|               | GD/GBE/GDS = cap   | 4-0           | Max # of AGP Requests default = 0  |
|               | 3.3V (Bit-1 = 1)   |               | (see also RxA7 and RxFC[1])  |
|               | 0 SBA/SBS = <b>cap</b> default   | Dorrigo       | 0 Offset FF FF Pook Door Device ID (0000h) DW                                      |
|               | GD/GBE/GDS = no cap  |               | 0 Offset FF-FE – Back-Door Device ID (0000h) RW                                    |
|               | 1 $SBA/SBS = cap$  | 15-0          | <b>Back-Door Device ID</b> default=00  |
|               | GD/GBE/GDS = cap   |               |  |
| 6-5           | Reserved   |               |  |
| 4             | GD[31-16] Staggered Delay  |               |  |
|               | 0 Nonedefault 1 GD[31:16] delayed by 1 ns                                    |               |  |
| 3-1           | Reservedalways reads 0   |               |  |
| 3-1<br>0      | GDS Output Delay   |               |  |
| U             | 0 Nonedefault  |               |  |
|               | 1 GDS[1-0] & GDS[1-0]# delayed by 0.4 ns                                     |               |  |
|               | Note: GDS1 & GDS1# will be delayed an additional                             |               |  |
|               | Ins if bit- $4 = 1$  |               |  |
|               |  |               |  |
|               |  |               |  |
| Device        | 0 Offset E0 – Miscellaneous Control (00h)RW                                  |               |  |
| 7-1           | Reservedalways reads 0   |               |  |
| 0             | Latch DRAM Data Using  |               |  |
| v             | 0 Internal DRAM DCLKdefault  |               |  |
|               | 1 E . 1E II 1 DD AM DOLL   |               |  |

External Feedback DRAM DCLK



#### Device 1 Header Registers - PCI-to-PCI Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and device number equal to one.

| <b>Device</b> | 1 Offs | et 1-0 - Vendor ID (1106h)RO                         |
|---------------|--------|--|
| 15-0          | ID C   | ode (reads 1106h to identify VIA Technologies)       |
| Device        | 1 Offs | et 3-2 - Device ID (8598h)RO                         |
| 15-0          |        | Code (reads 8598h to identify the VT82C694T          |
|               | PCI-t  | o-PCI Bridge device)                                 |
| Device        | 1 Offs | et 5-4 – Command (0007h)RW                           |
|               | Rese   |  |
| 9             |        | Back-to-Back Cycle EnableRO                          |
|               | 0      | Fast back-to-back transactions only allowed to       |
|               |        | the same agentdefault                                |
|               | 1      | Fast back-to-back transactions allowed to            |
|               |        | different agents                                     |
| 8             | SERI   | R# EnableRO  |
|               | 0      |  |
|               | 1      | SERR# driver enabled                                 |
|               | (SER   | R# is used to report parity errors if bit-6 is set). |
| 7             |        | ress / Data SteppingRO                               |
|               | 0      | Device never does steppingdefault                    |
|               | 1      | Device always does stepping                          |
| 6             | Parit  | y Error ResponseRW                                   |
|               | 0      | Ignore parity errors & continuedefault               |
|               | 1      | Take normal action on detected parity errors         |
| 5             | VGA    | Palette Snoop (Not Supported)RO                      |
|               | 0      | Treat palette accesses normallydefault               |
|               | 1      | Don't respond to palette writes on PCI bus           |
|               |        | (10-bit decode of I/O addresses 3C6-3C9 hex)         |
| 4             | Mem    | ory Write and Invalidate CommandRO                   |
|               | 0      | Bus masters must use Mem Writedefault                |
|               | 1      | Bus masters may generate Mem Write & Inval           |
| 3             | _      | ial Cycle MonitoringRO                               |
|               | 0      | Does not monitor special cyclesdefault               |
|               | _ 1    | Monitors special cycles                              |
| 2             |        | MasterRW   |
|               | 0      | Never behaves as a bus master                        |
|               | 1      | Enable to operate as a bus master on the             |
|               |        | primary interface on behalf of a master on the       |
|               | 3.5    | secondary interfacedefault                           |
| 1             |        | ory SpaceRW  |
|               | 0      | Does not respond to memory space                     |
| Δ             | 1      | Enable memory space accessdefault                    |
| 0             | I/O S  |  |
|               | 0      | Does not respond to I/O space                        |
|               | 1      | Enable I/O space accessdefault                       |

| <b>Device</b> | 1 Offset 7-6 - Status (Primary Bus) (0220h) RWC        |
|---------------|--|
| 15            | <b>Detected Parity Error</b> always reads 0            |
| 14            | Signaled System Error (SERR#) always reads 0           |
| 13            | Signaled Master Abort                                  |
|               | 0 No abort receiveddefault                             |
|               | 1 Transaction aborted by the master with               |
|               | Master-Abort (except Special Cycles)                   |
|               | write 1 to clear                                       |
| 12            | Received Target Abort                                  |
|               | 0 No abort receiveddefault                             |
|               | 1 Transaction aborted by the target with Target-       |
|               | Abort write 1 to clear                                 |
| 11            | Signaled Target Abortalways reads 0                    |
| 10-9          | DEVSEL# Timing   |
| 20,           | 00 Fast  |
|               | 01 Mediumalways reads 01                               |
|               | 10 Slow  |
|               | 11 Reserved  |
| 8             | Data Parity Error Detectedalways reads 0               |
| 7             | Fast Back-to-Back Capablealways reads 0                |
| 6             | User Definable Features always reads 0                 |
| 5             | 66MHz Capablealways reads 1                            |
| 4             | Supports New Capability listalways reads 0             |
| 3-0           | Reservedalways reads 0                                 |
| 3-0           | Reservedarways reads 0                                 |
| Device        | 1 Offset 8 - Revision ID (00h)RO                       |
| 7-0           | VT82C694T Chip Revision Code (00=First Silicon)        |
| Device        | 1 Offset 9 - Programming Interface (00h)RO             |
|               | gister is defined in different ways for each Base/Sub- |
|               | ode value and is undefined for this type of device.    |
| 7-0           | Interface Identifieralways reads 00                    |
| <b>Device</b> | 1 Offset A - Sub Class Code (04h)RO                    |
| 7-0           | Sub Class Code .reads 04 to indicate PCI-PCI Bridge    |
| Device        | 1 Offset B - Base Class Code (06h)RO                   |
|               | Base Class Code reads 06 to indicate Bridge Device     |
| Device        | 1 Offset D - Latency Timer (00h)RO                     |
| 7-0           | Reservedalways reads 0                                 |
| Device        | 1 Offset E - Header Type (01h)RO                       |
| 7-0           | <b>Header Type Code</b> reads 01: PCI-PCI Bridge       |
|               | •  |
|               | 1 Offset F - Built In Self Test (BIST) (00h)RO         |
| 7             | BIST Supported reads 0: no supported functions         |
| 6             | <b>Start Test</b> write 1 to start but writes ignored  |
| 5-4           | Reservedalways reads 0                                 |
| 3-0           | Pasnonsa Coda 0 – test completed successfully          |



| Device 1 Offset 18 - Primary Bus Number (00h)RW  |           | Offset 3F-3E – PCI-to-PCI Bridge Control   |
|--|-----------|--|
| <b>7-0 Primary Bus Number</b> default = 0  |           | RW   |
| This register is read write, but internally the chip always uses bus 0 as the primary. | 15-4<br>3 | <b>Reserved</b> always reads 0 <b>VGA-Present on AGP</b> 0 Forward VGA accesses to PCI Bus default |
| Device 1 Offset 19 - Secondary Bus Number (00h)RW                                      |           | 1 Forward VGA accesses to AGP Bus  |
| <b>7-0 Secondary Bus Number</b> default = 0  |           | Note: VGA addresses are memory A0000-BFFFFh  |
| Note: AGP must use these bits to convert Type 1 to Type 0.                             |           | and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses           |
| Device 1 Offset 1A - Subordinate Bus Number (00h)RW                                    |           | B0000-B7FFFh and "Color" Text Mode uses B8000-   |
| <b>7-0 Primary Bus Number</b> default = 0  |           | BFFFFh. Graphics modes use Axxxxh. Mono VGA  |
| Note: AGP must use these bits to decide if Type 1 to Type 1                            |           | uses I/O addresses 3Bx-3Cxh and Color VGA uses   |
| command passing is allowed.  |           | 3Cx-3Dxh. If an MDA is present, a VGA will not   |
| 1 6  |           | use the 3Bxh I/O addresses and B0000-B7FFFh  |
| Device 1 Offset 1B – Secondary Latency Timer (00h)RO                                   |           | memory space; if not, the VGA will use those   |
| 7-0 Reservedalways reads 0   | •         | addresses to emulate MDA modes.  |
| •  | 2         | Block / Forward ISA I/O Addresses  |
| Device 1 Offset 1C - I/O Base (f0h)RW  |           | 0 Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base         |
| <b>7-4 I/O Base AD[15:12]</b> default = 1111b  |           | and I/O Limit registers (device 1 offset 1C-1D)  |
| <b>3-0</b> I/O Addressing Capabilitydefault = 0  |           | default  |
| Davids 1 Offset 1D. I/O Limit (00k)  |           | 1 Do not forward I/O accesses to the AGP bus   |
| Device 1 Offset 1D - I/O Limit (00h)RW   | 4         | that are in the 100-3FFh address range even if   |
| <b>7-4 I/O Limit AD[15:12]</b> default = 0   |           | they are in the range defined by the I/O Base  |
| <b>3-0 I/O Addressing Capability</b> default = 0                                       |           | and I/O Limit registers.   |
| Device 1 Offset 1F-1E - Secondary Status (0000h)RO                                     | 1-0       | Reservedalways reads 0   |
| Device 1 Offset 1F-1E - Secondary Status (0000h)RO 15-0 Reservedalways reads 0         |           | <b>V</b> / (1)   |
| Device 1 Offset 21-20 - Memory Base (fff0h)RW  |           |  |
| 15-4 Memory Base AD[31:20] default = FFFh  |           |  |
| 3-0 Reserved   |           |  |
| Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW                            |           |  |
|  |           |  |
| 15-4 Memory Limit AD[31:20] default = 0  |           |  |
| 3-0 Reservedalways reads 0   |           |  |
| Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW                            |           |  |
| 15-4 Prefetchable Memory Base AD[31:20]default = FFFh                                  |           |  |
| <b>3-0 Reserved</b> always reads 0   |           |  |
| Device 1 Offset 27-26 - Prefetchable Memory Limit                                      | ,         |  |
| (0000h)RW  |           |  |
| 15-4 Prefetchable Memory Limit AD[31:20]   |           |  |
| 3-0 Reserved   |           |  |
| 5 5 212501 vou urvays rouds 0  |           |  |



## <u>Device 1 Configuration Registers - PCI-to-PCI Bridge</u>

## **AGP Bus Control**

| Device | 1 Offset 40 - CPU-to-AGP Flow Control 1 (00h)RW   |
|--------|---|
| 7      | CPU-AGP Post Write  |
|        | 0 Disabledefault  |
|        | 1 Enable  |
| 6      | CPU-AGP Dynamic Burst   |
|        | 0 Disabledefault  |
|        | 1 Enable  |
| 5      | CPU-AGP One Wait State Burst Write  |
|        | 0 Disabledefault  |
|        | 1 Enable  |
| 4      | AGP to DRAM Prefetch  |
|        | 0 Disabledefault  |
|        | 1 Enable  |
| 3      | CPU to AGP Post Write Halt  |
|        | 0 Disabledefault  |
|        | 1 Enable  |
| _      | 3.5D / D / / ACD  |
| 2      | MDA Present on AGP  |
| 2      | 0 Forward MDA accesses to AGPdefault  |
| 2      | <ul><li>0 Forward MDA accesses to AGPdefault</li><li>1 Forward MDA accesses to PCI</li></ul>  |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit   |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter)  |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh   |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh  |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers.  |
| 2      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA)   |
|        | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).                                    |
| 1      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus). AGP Master Read Caching            |
|        | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).  AGP Master Read Caching 0 Disable |
| 1      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).  AGP Master Read Caching 0 Disable  |
|        | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).  AGP Master Read Caching 0 Disable  |
| 1      | 0 Forward MDA accesses to AGPdefault 1 Forward MDA accesses to PCI Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).  AGP Master Read Caching 0 Disable  |

Table 7. VGA/MDA Memory/IO Redirection

| 3E[3]<br>VGA | 40[2]<br>MDA | VGA is | MDA<br>is |        | <u>B0000</u><br>-B7FFF |     | 3Bx |
|--------------|--------------|--------|-----------|--------|------------------------|-----|-----|
| Pres.        | Pres.        | on on  | on on     | Access | Access                 | I/O | I/O |
| 0            | -            | PCI    | PCI       | PCI    | PCI                    | PCI | PCI |
| 1            | 0            | AGP    | AGP       | AGP    | AGP                    | AGP | AGP |
| 1            | 1            | AGP    | PCI       | AGP    | PCI                    | AGP | PCI |

| Device   Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW     7   Retry Status  | 7 Retry Status 0 No retry occurred   | def d oort        |
|---|--|-------------------|
| O No retry occurred   | 0 No retry occurred  | def d ault        |
| 1 Retry Occurred  | 1 Retry Occurredwrite 1 to cl 6 Retry Timeout Action 0 No action taken except to record status 1 Flush buffer for write or return all 1s for rea 5-4 Retry Count 00 Retry 2, backoff CPUdef 01 Retry 4, backoff CPU 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 12 Post Write Data on Abort 0 Flush entire post-write buffer on target-allor or master abortdef 1 Pop one data output on target-abort or master abort 2 CPU Backoff on AGP Read Retry Timeout 0 Disable  | def d ault        |
| 6 Retry Timeout Action 0 No action taken except to record status def 1 Flush buffer for write or return all 1s for read 5-4 Retry Count 00 Retry 2, backoff CPU default 01 Retry 4, backoff CPU 110 Retry 16, backoff CPU 111 Retry 64, backoff CPU 112 Retry 64, backoff CPU 113 Post Write Data on Abort 0 Flush entire post-write buffer on target-abort or master abort   | 6 Retry Timeout Action 0 No action taken except to record status 1 Flush buffer for write or return all 1s for rea 5-4 Retry Count 00 Retry 2, backoff CPU   | def<br>d<br>ault  |
| O No action taken except to record statusdef 1 Flush buffer for write or return all 1s for read 5-4 Retry Count 00 Retry 2, backoff CPU   | 0 No action taken except to record status 1 Flush buffer for write or return all 1s for rea  5-4 Retry Count 00 Retry 2, backoff CPU   | d<br>ault<br>oort |
| 5-4 Retry Count  00 Retry 2, backoff CPU default 01 Retry 4, backoff CPU 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 11 Retry 64, backoff CPU 13 Post Write Data on Abort 0 Flush entire post-write buffer on target-abort or master abort default 1 Pop one data output on target-abort or master abort 2 CPU Backoff on AGP Read Retry Timeout 0 Disable default 1 Enable 1-0 Reserved always reads 0  Device 1 Offset 42 - AGP Master Control (00h) Mays Perform Prefetch default 1 Prefetch only if Enhance Command 0 Always Perform Prefetch default 1 Prefetch only if Enhance Command 6 AGP Master One Wait State Write 0 Disable default 1 Enable 5 AGP Master One Wait State Read 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 | 1 Flush buffer for write or return all 1s for real  5-4 Retry Count  00 Retry 2, backoff CPU   | d<br>ault<br>oort |
| 5-4 Retry Count  00 Retry 2, backoff CPU  | 5-4 Retry Count  00 Retry 2, backoff CPU defended on the country 4, backoff CPU  10 Retry 16, backoff CPU  11 Retry 64, backoff CPU  3 Post Write Data on Abort  0 Flush entire post-write buffer on target-allor master abort defended or master abort defended on target-abort or master abort defended on target-abort or master abort  2 CPU Backoff on AGP Read Retry Timeout  0 Disable defended | ault<br>oort      |
| 00 Retry 2, backoff CPU   | 00 Retry 2, backoff CPU  | ort<br>ault       |
| 01 Retry 4, backoff CPU 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 13 Post Write Data on Abort 0 Flush entire post-write buffer on target-abort or master abort  | 01 Retry 4, backoff CPU 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 3 Post Write Data on Abort 0 Flush entire post-write buffer on target-al or master abort   | ort<br>ault       |
| 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 3 Post Write Data on Abort 0 Flush entire post-write buffer on target-abort or master abort   | 10 Retry 16, backoff CPU 11 Retry 64, backoff CPU 3 Post Write Data on Abort 0 Flush entire post-write buffer on target-al or master abort   | ault              |
| 11 Retry 64, backoff CPU  3 Post Write Data on Abort  0 Flush entire post-write buffer on target-abort or master abort  | 11 Retry 64, backoff CPU  3 Post Write Data on Abort  0 Flush entire post-write buffer on target-al or master abort  | ault              |
| 3 Post Write Data on Abort  0 Flush entire post-write buffer on target-abort or master abort  | 3 Post Write Data on Abort  0 Flush entire post-write buffer on target-al or master abort  | ault              |
| O Flush entire post-write buffer on target-abort or master abort  | 0 Flush entire post-write buffer on target-al or master abort  | ault              |
| or master abort   | or master abort  | ault              |
| 2 CPU Backoff on AGP Read Retry Timeout 0 Disable   | 1 Pop one data output on target-abort or mas abort 2 CPU Backoff on AGP Read Retry Timeout 0 Disable   |                   |
| abort  CPU Backoff on AGP Read Retry Timeout  Disable default  Enable  1-0 Reserved always reads 0  Device 1 Offset 42 - AGP Master Control (00h) RW  Read Prefetch for Enhance Command  Always Perform Prefetch default  Prefetch only if Enhance Command  AGP Master One Wait State Write  Disable default  Enable  AGP Master One Wait State Read  Disable default  Enable  Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles  Disable default  Enable  This bit is normally set to 1.  AGP Delay Transaction Timeout  Disable default  Enable  Prefetch Disable when Delay Transaction Occured  Normal operation default  Disable prefetch when doing fast response to the previous delay transaction or doing read caching  Reserved always reads 0  Shorten AGP Master to TRFCTL  | abort  2 CPU Backoff on AGP Read Retry Timeout  0 Disable definition definition always read  1 Enable always read  | .01               |
| 2 CPU Backoff on AGP Read Retry Timeout 0 Disable   | 2 CPU Backoff on AGP Read Retry Timeout 0 Disable definition definit definition definition definition definition definition definiti |                   |
| 1-0 Reserved  | 0 Disable  |                   |
| 1 Enable 1-0 Reserved   | 1 Enable 1-0 Reservedalways read   | ault              |
| 1-0 Reserved  | 1-0 Reservedalways read  |                   |
| Pevice 1 Offset 42 - AGP Master Control (00h)   |  | ls 0              |
| 7 Read Prefetch for Enhance Command 0 Always Perform Prefetch default 1 Prefetch only if Enhance Command 6 AGP Master One Wait State Write 0 Disable default 1 Enable 5 AGP Master One Wait State Read 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL  | Device 1 Offset 42 - AGP Master Control (00h) I  |                   |
| 0 Always Perform Prefetch   |  | <u> </u>          |
| 1 Prefetch only if Enhance Command 6 AGP Master One Wait State Write 0 Disable default 1 Enable 5 AGP Master One Wait State Read 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL  |  |                   |
| 6 AGP Master One Wait State Write 0 Disable   |  | ıult              |
| 0 Disable   |  |                   |
| 1 Enable 5 AGP Master One Wait State Read 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL   |  |                   |
| 5 AGP Master One Wait State Read 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL  |  | ıult              |
| 0 Disable default 1 Enable 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles 0 Disable default 1 Enable This bit is normally set to 1. 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL   |  |                   |
| 1 Enable  4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles  0 Disable default  1 Enable This bit is normally set to 1.  3 AGP Delay Transaction Timeout  0 Disable default  1 Enable  2 Prefetch Disable when Delay Transaction Occured  0 Normal operation default  1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching  1 Reserved always reads 0  5 Shorten AGP Master to TRFCTL  |  |                   |
| 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles  0 Disable default  1 Enable This bit is normally set to 1.  3 AGP Delay Transaction Timeout  0 Disable default  1 Enable  2 Prefetch Disable when Delay Transaction Occured  0 Normal operation default  1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching  1 Reserved always reads 0  0 Shorten AGP Master to TRFCTL  |  | ault              |
| Handling of Dummy Request Cycles  0 Disable default  1 Enable This bit is normally set to 1.  3 AGP Delay Transaction Timeout  0 Disable default  1 Enable  2 Prefetch Disable when Delay Transaction Occured  0 Normal operation default  1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching  1 Reserved always reads 0  0 Shorten AGP Master to TRFCTL   |  |                   |
| 0 Disable default 1 Enable This bit is normally set to 1.  3 AGP Delay Transaction Timeout 0 Disable default 1 Enable  2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching  1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL   |  | ent               |
| 1 Enable This bit is normally set to 1.  3 AGP Delay Transaction Timeout 0 Disable  |  |                   |
| This bit is normally set to 1.  3 AGP Delay Transaction Timeout 0 Disable   |  | ıult              |
| 3 AGP Delay Transaction Timeout 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL  |  |                   |
| 0 Disable default 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation default 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching 1 Reserved always reads 0 0 Shorten AGP Master to TRFCTL  | · · · · · · · · · · · · · · · · · · ·  |                   |
| 1 Enable 2 Prefetch Disable when Delay Transaction Occured 0 Normal operation   | •  | _                 |
| <ul> <li>Prefetch Disable when Delay Transaction Occured         <ul> <li>Normal operation</li></ul></li></ul>  |  | ıult              |
| 0 Normal operation  |  | _                 |
| 1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching  1 Reserved   | <del>-</del>   |                   |
| the previous delay transaction or doing read caching  1 Reservedalways reads 0  0 Shorten AGP Master to TRFCTL  |  |                   |
| caching  1 Reservedalways reads 0  0 Shorten AGP Master to TRFCTL   |  |                   |
| 1 Reservedalways reads 0 0 Shorten AGP Master to TRFCTL   |  | ead               |
| 0 Shorten AGP Master to TRFCTL  | $\boldsymbol{\varepsilon}$   |                   |
|   |  | - A               |
|   |  | is U              |
| 0 Disabledefault  |  |                   |
| 1 Enable  | 1 Enable   |                   |
| 0 Disable default   | 1 Reservedalways read 0 Shorten AGP Master to TRFCTL   | I O               |



| Device  | 1 Offset 43 - AGP Master Latency Timer (00h) RW            | Device       | 1 Offset 45 | 5 – Fast Writ       | e Control (72h)RW                 |
|---------|--|--------------|-------------|---------------------|-----------------------------------|
| 7-4     | Host to AGP Time slot                                      | 7            | Force Fa    | st Write Cyc        | le to be QW Aligned               |
|         | 0 Disable (no timer)default                                |              | (if Rx45[6  |                     |                                   |
|         | 1 16 GCLKs   |              | 0 Dis       | sable               | default                           |
|         | 2 32 GCLKs   |              | 1 En        | able                |                                   |
|         |  | 6            | Merge M     | <b>Iultiple CPU</b> | <b>Transactions Into One Fast</b> |
|         | F 128 GCLKs  |              | Write Bu    | rst Transact        | ion                               |
| 3-0     | AGP Master Time Slot                                       |              | 0 Dis       | sable               |                                   |
|         | 0 Disable (no timer)default                                |              | 1 En        | able                | default                           |
|         | 1 16 GCLKs   | 5            | Merge M     | Iultiple CPU        | J Write Cycles To Memory          |
|         | 2 32 GCLKs   |              | Offset 23   | -20 Into Fast       | Write Burst Cycles                |
|         |  |              | (if Rx45[6  |                     |                                   |
|         | F 128 GCLKs  |              | 0 Dis       | sable               |                                   |
|         |  |              |             |                     | default                           |
| D       | 1 Office 4.44 Decision Decision Control (00b) DW           | 4            |             |                     | CPU Write Cycles To               |
|         | 1 Offset 44 – Backdoor Register Control (00h).RW           |              |             |                     | ry Offset 27-24 Into Fast         |
| 7-5     | <b>Reserved</b> always reads 0                             |              |             |                     | f Rx45[6] = 0                     |
| ap a::: |  |              | 0 Dis       |                     |                                   |
| CD Sili |  |              |             |                     | default                           |
| 4-1     | Reserved (CD) always reads 0                               | 3            |             |                     | always reads 0                    |
| QE 0.1. |  | 2            |             |                     | Max (No Slave Flow Control)       |
| CE Sili |  |              |             |                     | default                           |
| 4       | Rx1F-1E Reflect Status in Rx7-6 (CE)                       |              |             | able                |                                   |
|         | 0 Rx1F-1E always read 0default                             | 1            |             | te Fast Back        | to Back                           |
|         | 1 Rx1F-1E read same as Rx7-6                               |              | 0 Dis       | sable               |                                   |
| 3       | Back Door Register for Rx83[2], D2 Support (CE)            |              |             |                     | default                           |
|         | 0 Disabledefault 1 Enable                                  | 0            |             |                     | ck 1 Wait State                   |
| 2       | 1 Zimore   |              |             |                     | default                           |
| 2       | Back Door Register for Rx83[1], D1 Support (CE)  0 Disable |              | 1 En        | able                |                                   |
|         | 0 Disabledefault 1 Enable                                  | D 45         | CDIT III 10 | CDV W               |                                   |
| 1       | Back Door Register for Rx82[5], Device Specific            |              |             | CPU Write           |                                   |
| 1       | Initialization (CE)  | Bits         | Address     |                     | Ford William Co. 1. All amount    |
|         | 0 Disabledefault   | <u>7-4</u>   | in Mem1     |                     | Fast Write Cycle Alignment        |
|         | 1 Enable   | x1xx         |             | -                   | QW aligned, burstable             |
|         | 1 Endoic   | 0000         | 70          | -                   | DW aligned, nonburstable          |
| 0       | Back Door Register for AGP Device ID                       | x010<br>0010 | 0           | 0<br>1              | n/a<br>DW aligned, non-burstable  |
| v       | 0 Disabledefault   |              |             | 1                   | _                                 |
|         | 1 Enable   | x010<br>x001 | 1 0         | 0                   | QW aligned, burstable             |
|         | 1 Elittete   | x001         | U           |                     | n/a<br>QW aligned, burstable      |
|         |  | 0001         | -<br>1      | 1                   | DW aligned, non-burstable         |
|         |  | x011         | 1<br>0      | 0                   | n/a                               |
|         |  | x011         | 1           |                     | QW aligned, burstable             |
|         |  | x011         | 0           | -<br>1              | QW aligned, burstable             |
|         |  | 1000         | U           | -                   | QW aligned, non-burstable         |
|         |  | 1010         | 0           | 1                   | QW aligned, non-burstable         |
|         | ,  | 1010         | 1           | 0                   | QW aligned, non-burstable         |
|         |  | 1001         | 1           | U                   | Z angnea, non-ourstaore           |



| Device 1 Offset 47-46 – PCI-to-PCI Bridge Device IDRW  15-0 PCI-to-PCI Bridge Device ID default = 0000 | Device 1 Offset 80 – Capability ID (01h)   |
|--|--|
|  | Device 1 Offset 81 – Next Pointer (00h)         RO           7-0         Next Pointer: Null         always reads 00h |
|  |  |
|  | <u>Device 1 Offset 82 – Power Mgmt Capabilities 1 (02h) RO</u>   |
|  | 7-0 Power Mgmt Capabilitiesalways reads 02h  |
|  | Device 1 Offset 83 – Power Mgmt Capabilities 2 (00h) RO  |
|  | 7-0 Power Mgmt Capabilities always reads 00h   |
|  |  |
|  | Device 1 Offset 84 – Power Mgmt Ctrl/Status (00h) RW   |
|  | 7-2 Reservedalways reads 0   |
|  | 1-0 Power State 00 D0default   |
|  | 01 -reserved-  |
|  | 10 -reserved-  |
|  | 11 D3 Hot  |
|  | <u>Device 1 Offset 85 – Power Mgmt Status (00h)RO</u>  |
|  | <b>7-0</b> Power Mgmt Statusdefault = 00   |
|  | Device 1 Offset 86 – P2P Br. Support Extensions (00h). RO  |
|  | <b>7-0</b> P2P Bridge Support Extensionsdefault = 00   |
|  | Device 1 Offset 87 – Power Management Data (00h) RO  |
|  | 7-0 Power Management Datadefault = 00  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  | 7  |
|  |  |
|  |  |



# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

| Parameter                                | Min  | Max            | Unit  |
|--|------|----------------|-------|
| Case operating temperature               | 0    | 85             | oC    |
| Storage temperature                      | -55  | 125            | oC    |
| Input voltage                            | -0.5 | 5.5            | Volts |
| Output voltage ( $V_{CC} = 3.1 - 3.6V$ ) | -0.5 | $V_{CC} + 0.5$ | Volts |

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

## **DC Characteristics**

 $T_C=0-85^{O}C, V_{CC}=5V+/-5\%, GND=0V$ 

| Symbol            | Parameter                | Min      | Max                  | Unit | Condition                 |
|-------------------|--------------------------|----------|----------------------|------|---------------------------|
| $V_{ m IL}$       | Input low voltage        | -0.50    | 0.8                  | V    |                           |
| $V_{\mathrm{IH}}$ | Input high voltage       | 2.0      | V <sub>CC</sub> +0.5 | V    |                           |
| V <sub>OL</sub>   | Output low voltage       |          | 0.45                 | V    | I <sub>OL</sub> =4.0mA    |
| $V_{OH}$          | Output high voltage      | 2.4      | - 7                  | V    | I <sub>OH</sub> =-1.0mA   |
| ${ m I}_{ m IL}$  | Input leakage current    | <b>-</b> | +/-10                | uA   | $0 < V_{IN} < V_{CC}$     |
| $I_{OZ}$          | Tristate leakage current | -        | +/-20                | uA   | $0.45 < V_{OUT} < V_{CC}$ |

## **Power Characteristics**

 $T_{C}=0-85^{\circ}C, V_{CC}=5V+/-5\%, GND=0V$ 

| Symbol              | Parameter                     | Тур | Max | Unit | Condition               |
|---------------------|-------------------------------|-----|-----|------|-------------------------|
| $I_{CC}$            | Power Supply Current – VCC    |     |     | mA   | Max operating frequency |
| I <sub>SUS</sub>    | Power Supply Current – VSUS   |     |     | mA   | Max operating frequency |
| $I_{CCA}$           | Power Supply Current – VCCA   | 7)  |     | mA   | Max operating frequency |
| $I_{CCQ}$           | Power Supply Current – VCCQ   |     |     | mA   | Max operating frequency |
| $I_{TT}$            | Power Supply Current – VTT    |     |     | mA   | Max operating frequency |
| $I_{GTLREF}$        | Power Supply Current – GTLREF |     |     | uA   | Max operating frequency |
| I <sub>AGPREF</sub> | Power Supply Current – AGPREF |     |     | uA   | Max operating frequency |
| $P_D$               | Power Dissipation             |     | 3.5 | W    | Max operating frequency |



## **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 8. AC Timing Min / Max Conditions

| Parameter                    | Min   | Max   | Unit  |
|------------------------------|-------|-------|-------|
| 3.3V Power (VCC, VSUS, VCCA) | 3.135 | 3.465 | Volts |
| Case Temperature             | 0     | 85    | oC    |

Drive strength for each output pin is programmable. See Rx6D for details.

Table 9. AC Timing – Host CPU Interface

| Signal    | Min Delay  | Max Delay | Setup | Hold | Unit |
|-----------|------------|-----------|-------|------|------|
| HA# Bus   |            |           |       |      | ns   |
| HD# Bus   |            |           |       |      | ns   |
| ADS#      |            | 4         | 15    | ) "  | ns   |
| BNR#      |            |           |       |      | ns   |
| DBSY#     | ,          |           |       |      | ns   |
| DRDY#     |            |           |       |      | ns   |
| HIT#      |            | (7)       |       |      | ns   |
| HITM#     | 4          | , 6       |       |      | ns   |
| HLOCK#    |            |           | 177   |      | ns   |
| HREQ# Bus |            |           |       |      | ns   |
| BPRI#     |            |           |       |      | ns   |
| DEFER#    | <i>G</i> 7 |           |       |      | ns   |
| HTRDY#    |            | 1         |       |      | ns   |
| RS# Bus   |            |           |       |      | ns   |

**Table 10. AC Timing – DRAM Interface** 

| Signal    | Min Delay | Max Delay | Setup | Hold | Unit |
|-----------|-----------|-----------|-------|------|------|
| MD Bus    |           |           |       |      | ns   |
| MECC Bus  |           |           |       |      | ns   |
| CKE Bus   |           |           |       |      | ns   |
| MAA Bus   |           |           |       |      | ns   |
| MAB# Bus  |           |           |       |      | ns   |
| CSA# Bus  |           |           |       |      | ns   |
| CSB# Bus  |           |           |       |      | ns   |
| DQMA Bus  |           |           |       |      | ns   |
| DQMB Bus  |           |           |       |      | ns   |
| SRAS# Bus |           |           |       |      | ns   |
| SCAS# Bus |           |           |       |      | ns   |
| SWE# Bus  |           |           |       |      | ns   |



# MECHANICAL SPECIFICATIONS




Figure 4. Mechanical Specifications - 520-Pin Ball Grid Array Package