



# Data Sheet

CLE266
Version CD/CE
Desktop
North Bridge

Revision 2.05 August 11, 2004

VIA TECHNOLOGIES, INC.

## **Copyright Notice:**

Copyright © 2002-2004 VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2002-2004 S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

## **Trademark Notices:**

VT8233A and CLE266 may only be used to identify products of VIA Technologies

C3™ is a registered trademark of VIA Technologies.

Windows XP™, Windows 2000™, Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corporation.

PCI™ is a registered trademark of the PCI Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corporation.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## Offices:

VIA Technologies Incorporated Taiwan Office: 8<sup>th</sup> Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: <a href="http://www.via.com.tw">http://www.via.com.tw</a>

VIA Technologies Incorporated USA Office : 940 Mission Court Fremont, CA 94539

USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com S3 Graphics Incorporated USA Office: 1045 Mission Court Fremont, CA 94539

USA

Tel: (510) 687-4900 Fax: (510) 687-4901

Home Page: <a href="http://www.s3graphics.com">http://www.s3graphics.com</a>





# **REVISION HISTORY**

Document Release	Date	Revision	Initials
1.0	1/14/03	Initial public release, same as internal revision 0.92 with confidential watermark removed	DH
1.01	4/8/03	Updated Table 1 in Overview to indicate correct CRT screen resolutions supported	DH
		Updated mechanical specs to fix incorrect JEDEC-spec reference	
1.1	4/25/03	Changed chipset name to north bridge chip name and removed VT#	DH
		Changed incorrect figure captions to table captions	
1.2	5/29/03	Added "Version CD" to cover page	DH
		Fixed supported screen and LCD resolutions (1400x1050 max)	
2.0	5/29/03	Changed "Version CD" to "Version CD / CE"	DH
2.01	7/1/03	Removed 8MB Frame Buffer support	DH
		Fixed internal AGP speed & resolutions supported in graphics feature bullets & overview	
		Removed CPU/DRAM 133/100 freq support; added "Version CD/CE" to page header	
2.02	7/17/03	Added 8MB Frame Buffer support information in product features, Table 1 (supported	AL
		CRT screen resolutions) and register setting of Device 0 RxE1[6:4]	
		Fixed typo of VCC25 information in notes of the pin list	
2.03	3/22/04	Updated cover page, legal page and header	SV
		Updated the RSET resistor value in pin description table	
		Capitalized north bridge and south bridge	
		Modified the name of table 2 and table 3	
		Modified legend in mechanical specification	
2.04	4/19/04	Added mechanical specifications for lead-free concern	EY
2.05	8/11/04	Updated mechanical specification figure	SV





# TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	1
CLE266 SYSTEM OVERVIEW	5
CLE266 Version CD / CE Overview	5
System Power Management	6
HIGH-PERFORMANCE 3D ACCELERATOR	6
128-BIT 2D GRAPHICS ENGINE	6
DVD PLAYBACK AND VIDEO CONFERENCING	6
TV DISPLAY OUTPUT SUPPORT	7
VIDEO CAPTURE INTERFACE	7
LCD, FLAT PANEL MONITOR AND TV OUTPUT DISPLAY SUPPORT	7
HIGH SCREEN RESOLUTION CRT SUPPORT	7
PINOUTS	8
PIN DESCRIPTIONS	11
REGISTERS	19
REGISTER OVERVIEW	19
MISCELLANEOUS I/O	30
PCI CONFIGURATION SPACE I/O	30
DEVICE 0 REGISTER DESCRIPTIONS	31
Device 0 Host Bridge Header Registers	31
Device 0 Host Bridge Device-Specific Registers	33
V-Link Control	
Host CPU Control	
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control	
V-Link Control	
Power Management	
Frame Buffer and High Memory Control	
DEVICE 1 REGISTER DESCRIPTIONS	
Device 1 PCI-to-PCI Bridge Header Registers	
Device 1 PCI-to-PCI Bridge Device-Specific Registers	
Internal AGP Bus Control	





FUNCTIONAL DESCRIPTION	56
INTEGRATED GRAPHICS CONTROLLER	56
Internal Architecture	
GRAPHICS MODES	57
Desktop Modes - Single Display	
Desktop Modes - LCD VGA 640x480 Multiple Display	58
Desktop Modes - LCD SVGA 800x600 Multiple Display	59
Desktop Modes - LCD XGA 1024x768 Multiple Display	
Desktop Modes - LCD SXGA 1280x1024 Multiple Display	
Desktop Modes - LCD SXGA+ 1400x1050 Multiple Display	
Graphics Modes That Allow LCD Centering and Expansion	
VGA Graphics Modes	64
Direct Draw Graphics Modes	
Graphics Modes for TV Display	
Additional Graphics Modes for IA Devices	
FLAT PANEL DISPLAY RGB MAPPING	68
ELECTRICAL SPECIFICATIONS	69
ABSOLUTE MAXIMUM RATINGS	69
DC CHARACTERISTICS	69
AC TIMING SPECIFICATIONS	69
MECHANICAL SPECIFICATIONS	70

-iii-





# LIST OF FIGURES

FIGURE 1.	SYSTEM BLOCK DIAGRAM	. 5
	BALL DIAGRAM (TOP VIEW)	
	GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 4.	GRAPHICS CONTROLLER INTERNAL BLOCK DIAGRAM	56
FIGURE 5.	MECHANICAL SPECIFICATIONS – 548-PIN 27X27MM BALL GRID ARRAY PACKAGE WITH 1MM	
	BALL PITCH	<b>7</b> 0
FIGURE 6.	LEAD-FREE MECHANICAL SPECIFICATIONS – 548-PIN 27X27MM BALL GRID ARRAY PACKAGE	
	WITH 1MM BALL PITCH	71

## LIST OF TABLES

TABLE 1. SUPPORTED CRT SCREEN RESOLUTIONS	7
TABLE 2. PIN LIST (LISTED BY PIN NUMBER)	
TABLE 3. PIN LIST (LISTED BY PIN NAME)	10
TABLE 4. PIN DESCRIPTIONS	
TABLE 5. REGISTERS	19
TABLE 6. SYSTEM MEMORY MAP	37
TABLE 7. MA MAP TYPE ENCODING	38
TABLE 8. MEMORY ADDRESS MAPPING TABLE	38
TABLE 9. VGA / MDA MEMORY / IO REDIRECTION	
TABLE 10. DESKTOP GRAPHICS MODES - SINGLE DISPLAY	
TABLE 11. DESKTOP GRAPHICS MODES - LCD VGA 640X480 MULTIPLE DISPLAY	58
TABLE 12. DESKTOP GRAPHICS MODES - LCD SVGA 800X600 MULTIPLE DISPLAY	59
TABLE 13. DESKTOP GRAPHICS MODES - LCD XGA 1024X768 MULTIPLE DISPLAY	60
TABLE 14. DESKTOP GRAPHICS MODES - LCD SXGA 1280X1024 MULTIPLE DISPLAY	
TABLE 15. DESKTOP GRAPHICS MODES - LCD SXGA+ 1400X1050 MULTIPLE DISPLAY	62
TABLE 16. GRAPHICS MODES THAT ALLOW LCD CENTERING AND EXPANSION	
TABLE 17. VGA GRAPHICS MODES	
TABLE 18. DIRECT DRAW GRAPHICS MODES	
TABLE 19. GRAPHICS MODES FOR TV DISPLAY	
TABLE 20. ADDITIONAL GRAPHICS MODES FOR IA DEVICES	
TABLE 21. FPD RGB MAPPING	
TABLE 22. ABSOLUTE MAXIMUM RATINGS	
TABLE 23. DC CHARACTERISTICS	
TABLE 24. AC TIMING MIN / MAX CONDITIONS	69





# CLE266 VERSION CD / CE NORTH BRIDGE

Single-Chip SMA North Bridge with 133 / 100 / 66 MHz Front Side Bus for VIA C3 CPUs with Integrated 2D / 3D AGP Graphics Core plus Advanced DDR Memory Controller supporting DDR266 / 200 DDR SDRAM and PC133 / PC100 SDR SDRAM for Desktop PC Systems

#### PRODUCT FEATURES

## Defines Integrated Solutions for Value PC Desktop Designs

- High performance SMA North Bridge: Integrated Apollo Pro266T and graphics accelerator in a single chip
- 64-bit advanced memory controller supporting DDR266 / 200 DDR SDRAM and PC133 / PC100 SDR SDRAM
- Combines with VIA VT8233A V-Link South Bridge for integrated audio, ATA-133 IDE and 4 USB ports

## High Performance CPU Interface

- Support for Socket-370 VIA C3 processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (Four In-Order Queue (IOQ) plus one output latch)
- Dynamic deferred transaction support

## • High Bandwidth 266 MB / Sec 8-Bit V-Link Host Controller

- Supports 66 MHz V-Link Host interface with total bandwidth of 266 MB/Sec
- V-Link operates at 2x or 4x modes
- Full-duplex commands with separate strobe / command
- Request / Data split transaction
- Configurable outstanding transaction queue for Host to V-Link Client accesses
- Supports Defer / Defer-Reply transactions
- Transaction assurance for V-Link Host to Client access (eliminates V-Link Host-Client Retry cycles)
- Intelligent V-Link transaction protocol to minimize data wait-states / throttle transfer latency. All V-Link transactions (both Host and Client) have a consistent view of transaction data depth and buffer size to avoid data overflow.
- Highly efficient V-Link arbitration with minimum overhead. All V-Link transactions have predictable cycle length with known Command / Data duration.





## • Advanced High-Performance DDR / SDR DRAM Controller

- Supports DDR266 / 200 DDR SDRAM and PC133 / PC100 SDR SDRAM memory types
- DRAM interface synchronous with host CPU (133 / 100 MHz) for most flexible configuration
- DRAM interface may be faster or slower than CPU by 33 MHz
- Concurrent CPU, AGP and V-Link access
- Mixed 1M / 2M / 4M / 8M / 16M / 32M / 64MxN DRAMs
- Supports 4 banks up to 2 GB DRAMs (512Mb x8 / x16 DRAM technology)
- Flexible row and column addresses. 64-bit data width only
- LVTTL 3.3V DRAM interface with 2.5V SSTL-2 DRAM interface (DDR) and 5V-tolerant inputs (SDR)
- Programmable I/O drive capability for MA, command and MD signals
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-1/2-1/2-1/2-1/2-1/2 back-to-back accesses for DDR SDRAM (x-1-1-1-1-1 for SDR)
- Supports DDR SDRAM CL 2/2.5/3 and 1T per command
- Decoupled and burst DRAM refresh with staggered RAS timing (CAS before RAS or self refresh)

## • Integrated Graphics / Video Accelerator

- Optimized Shared Memory Architecture (SMA)
- 8 / 16 / 32 / 64MB frame buffer using system memory
- Internal AGP 4x-equivalent performance
- Separate 128-bit data paths between North Bridge and graphics core for pixel data flow and texture / command access
- Graphics engine clocks up to 133 MHz decoupled from memory clock
- Direct hardware inputs to force graphics accelerator into suspend / standby states
- High quality DVD video playback
- VIP 1.1 / VIP 2.0-compatible video capture inputs up to 165 MHz data rate
- Internal hardware VGA controller with true-color / high-color sprite for hardware cursor implementation
- 128-bit 2D graphics engine
- 128-bit 3D graphics engine
- Floating point triangle setup engine
- 3M triangles/second setup engine
- 133M pixels/second trilinear fill rate

#### Extensive Display Support

- CRT display interface with 24-bit true-color RAMDAC up to 250 MHz pixel rate with gamma correction capability
- Direct TFT flat panel interface up to 24-bit data width supporting 18, 24 or 18+18 TFT panels or LVDS encoders
- 12-bit DVI 1.0-compatible interface for drive of flat panel monitor using external TMDS encoders
- Interface to external TV Encoder for NTSC or PAL TV display
- Flexible output configuration: CRT output plus 8-bit video capture port plus either 1) LCD Panel + DVI or TV-Out or 2) DVI + TV-Out + 2<sup>nd</sup> 8-bit video capture port (or video capture port extension to 16-bit)
- Support for panel resolutions up to 1600x1200, CRT resolutions up to 1400x1050and DVI up to 1280x1024
- Automatic panel power sequencing and VESA DPMS CRT power-down
- Dual view capability where CRT and Flat Panel Monitor can have a different resolution and refresh rate
- Built-in reference voltage generator and monitor sense circuits
- I<sup>2</sup>C Serial Bus and DDC Monitor Communications for CRT Plug-and-Play configuration





## Video Support

- Up to three video windows for video conferencing applications
- High quality scaler (up or down) for both horizontal and vertical scaling (linear interpolation for horizontal and vertical up-scaling and filtering for horizontal and vertical down-scaling)
- Color space conversion
- Color enhancement (contrast, hue, saturation, brightness and gamma correction)
- Color and chroma key support
- Hardware sub-picture blending
- Bob / weave de-interlacing mode and advanced de-interlacing to improve video quality
- Video capture inputs (one or two 8-bit ports or one 16-bit port) with built-in phase adjuster to fine tune the clock/data signal timing
- PAL / NTSC TV output capability using external TV encoder
- Supports CCIR601standard

#### MPEG-2/1 Video Decoder

- Motion compensation for full speed DVD playback
- Hardware accelerated Slice layer, IDCT and Motion compensation

#### • 2D Hardware Acceleration Features

- BitBLT (bit block transfer) functions including alpha blts
- Text function
- Bresenham line drawing / style line function
- ROP3, 256 operation
- Color expansion
- Source and destination color keys
- Transparency mode
- Window clipping
- 8, 15/16and 32 bpp mode acceleration

#### 3D Hardware Acceleration Features

- Microsoft DirectX 7.0 and 8.0 compatible
- OpenGL driver available
- Floating-point setup engine
- Triangle rate up to 3-million triangles per second and Pixel rate up to 133-million pixels per second for 2 texture, depth test and alpha blending
- Flat and Gouraud shading
- Hardware back-face culling
- 16-bit, 32-bit Z testand 24+8 Z+Stencil test support
- Z-Bias support
- Stipple Test, Line-Pattern test, Texture-Transparence test, Alpha test support
- Edge anti-aliasing support
- Two textures per pass
- Tremendous Texture Format: 16/32 bpp ARGB, 1/2/4/8 bpp Luminance, 1/2/4/8 bpp Intensity, 1/2/4/8 bpp Paletized (ARGB), YUV 422/420 format
- Texture sizes up to 2048x2048
- High quality texture filter modes: Nearest, Linear, Bi-linear, Tri-linear, Anisotropic
- LOD-Bias support
- Vertex Fog and Fog Table
- Specular Lighting
- Alpha Blending
- High quality dithering
- ROP2 support
- Internal full 32-bit ARGB format for high rendering quality
- System balance to achieve high performance





## Advanced System Power Management

- Power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM and on-chip AGP bus
- Suspend power plane for preservation of memory data
- Suspend-to-DRAM and self-refresh power down
- Low-leakage I/O pads
- ACPI 1.0B and PCI Bus Power Management 1.1 compliant

## • Full Software Support

- Drivers for major operating systems and APIs: [Windows® 9x, Windows NT, Windows 2000, Windows XP, Direct3D™, DirectDraw™ and DirectShow™, OpenGL™ ICD for Windows 9x, NT, 2000 and XP]
- North Bridge / Chipset and Video BIOS support (including all standard VESA CRT display modes)
- 2.5V Core and Mixed 3.3V / 5V Tolerant and GTL+ I/O
- 27 x 27mm Ball Grid Array Package with 548 Balls and 1mm Ball Pitch





## **CLE266 SYSTEM OVERVIEW**

CLE266 is a high performance, cost-effective and energy efficient SMA chipset North Bridge which may be used for the implementation of desktop personal computer systems with 133 / 100 / 66 MHz CPU host bus ("Front Side Bus") frequencies and based on 64-bit Socket-370 VIA C3 processors.




Figure 1. System Block Diagram

The complete chipset consists of the CLE266 North Bridge and the VT8233A V-Link South Bridge. The CLE266 North Bridge integrates VIA's Apollo Pro266T system controller, 128-bit graphics accelerator and flat panel interfaces into a single 548 BGA package. The CLE266 provides superior performance between the CPU, DRAM, V-Link bus and internal AGP 8x graphics controller bus with pipelined, burst and concurrent operation. The VT8233A V-Link Client controller is a highly integrated PCI / LPC controller. Its internal bus structure is based on a 66 MHz PCI bus that provides 2x bandwidth compared to previous generation PCI / ISA bridge chips. The VT8233A also provides a 266 MB / Sec bandwidth Host / Client V-Link interface with V-Link-PCI and V-Link-LPC controllers. It supports five PCI slots of arbitration and decoding for all integrated functions and LPC bus.

### CLE266 Version CD / CE Overview

The CLE266 supports four banks of DDR / SDR SDRAMs up to 2 GB. The DRAM controller supports DDR266 / 200 Double-Data-Rate (DDR) SDRAM but can also support standard PC133 / PC100 Synchronous DRAM (SDR SDRAM). The DDR / SDR DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 133 / 100 MHz. The different banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32M / 64M xN DRAMs. The DRAM controller can run either synchronous or pseudo-synchronous with the host CPU bus.

The CLE266 host system controller supports a high speed 8-bit 66 MHz Quad Data Transfer interconnect (V-Link) to the VT8233A South Bridge. Each chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and V-Link operation. For V-Link Host operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent V-Link bus and DRAM/cache accesses. The combined V-Link Host and Client controllers realize a complete PCI sub-system that supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead,





snoop filtering, L1 write-back forward to PCI master and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The CLE266 North Bridge also integrates a VIA-designed 128-bit graphics accelerator into the chip. This brings mainstream graphics performance to the Value PC with leading-edge 2D, 3D and DVD video acceleration into a cost effective package. Based on its capabilities, the CLE266 is an ideal solution for the consumer, corporate desktop users and entry-level professionals.

The industry's first low-cost integrated AGP 8x solution to support DDR memory, the CLE266 North Bridge combines internal AGP 8x equivalent performance with massive 2Kx2K textures to deliver unprecedented performance and image quality for the Value PC desktop market.

The 376-pin Ball Grid Array VT8233A Client V-Link PCI / LPC controller supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT8233A integrated PCI controller and PCI arbitration for up to five PCI slots. One of the PCI REQ / GNT pairs can be configured as high-priority to better support a low latency PCI bus master device.

The VT8233A also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-133 / 100 / 66 / 33 for 133 / 100 / 66 / 33 MB/sec transfer rate, integrated USB interface with two root hubs and four functional ports with built-in physical layer transceivers, Distributed DMA support and OnNow / ACPI compliant advanced configuration and power management interface.

## **System Power Management**

For sophisticated power management, the CLE266 provides independent clock stop control for the CPU / SDRAM and PCI and CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Using the CLE266 North Bridge coupled with the VT8233A South Bridge, a complete power conscious PC main board can be implemented with no external TTLs.

## **High-Performance 3D Accelerator**

Featuring an internal 128-bit 3D graphics engine, the CLE266 North Bridge utilizes a single cycle architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including single-pass multitexturing, anisotropic filtering and an 8-bit stencil buffer. The chip also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. Image quality is further enhanced with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. The advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

#### 128-bit 2D Graphics Engine

The CLE266 North Bridge advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. The enhanced 2D architecture optimizes SMA performance and provides acceleration of all color depths.

## **DVD Playback and Video Conferencing**

The CLE266 North Bridge provides the ideal architecture for high quality MPEG-2 based DVD applications and video conferencing. For DVD playback, the integrated video accelerator offloads the CPU by performing the planar to packed format conversion and motion compensation tasks, while it is enhanced scaling algorithm delivers incredible full-screen video playback. For video conferencing, multiple video windows enable a cost effective solution.





### TV Display Output Support

The CLE266 North Bridge provides an interface to an external TV Encoder (VIA VT1621, VT1622 or compatible).

### **Video Capture Interface**

The CLE266 North Bridge provides a VIP 2.0-compatible interface to allow capture of video from an external source. This interface can be configured as one 8-bit, one 16-bit or two 8-bit ports.

#### LCD, Flat Panel Monitor and TV Output Display Support

The CLE266 North Bridge supports a wide variety of LCD panels through a direct interface up to 24-bits wide. This includes support for VGA, SVGA, XGA, SXGA+, UXGA and UXGA+ TFT color panels with 18-bit and 24-bit interfaces (both 1 pixel/clock and 2 pixels/clock for both 18 and 24-bit interfaces). The CLE266 North Bridge supports UXGA (1600x1200) and higher resolutions only with the VIA VT1631 LVDS Transmitter chip since the VT1631 supports dual-edge data transfer.

In addition to the 24-bit panel interface, also provided is a 12-bit interface to a TMDS encoder. This interface is Digital Visual Interface (DVI) 1.0 compliant for driving an external flat panel monitor. The pins of the DVI port can optionally be configured for support of an external TV-Encoder for display of video on a TV display. An alternate configuration, however, allows the upper bits of the 24-bit direct flat panel interface to be configured as a DVI interface with display resolution support up to 1280x1024. This allows both TV out and DVI capability at the same time with the lower bits of the flat panel interface configured for either an 8-bit direct panel interface, a second 8-bit video capture port or an extension of the basic 8-bit capture port to 16 bits.

Available display interface combinations:

- CRT + DVI + TV-Out + 8-Bit or 16-Bit Video Capture Port
- CRT + DVI + TV-Out + Two 8-Bit Video Capture Ports
- CRT + 24-bit LCD Panel + DVI or TV-Out + 8-bit Video Capture Port

## **High Screen Resolution CRT Support**

Desclutions Supported	System	Memory Frame But	ffer Size
Resolutions Supported	8 MB	16/32 MB	64 MB
VGA - 640x480x8/16/32	✓	✓	✓
SVGA - 800x600x8/16/32	✓	✓	✓
XGA - 1024x768x8/16/32	✓	✓	✓
SXGA - 1280x1024x8	✓	✓	✓
SXGA - 1280x1024x16	✓	<b>✓</b>	✓
SXGA - 1280x1024x32	✓	<b>✓</b>	✓
SXGA+ - 1400x1050x8	✓	<b>✓</b>	✓
SXGA+ - 1400x1050x16	✓	✓	✓
SXGA+ - 1400x1050x32	✓	✓	✓

Note: WHQL's DCT certification requires frame buffer size to be 16MB or above. For non-Window based applications, CLE266 supports 8MB frame buffer to reserve more available memory space for the system. Please refer to the register setting of Device 0 Offset E1[6:4] for more details.

**Table 1. Supported CRT Screen Resolutions** 





OUTS										rıguı	re 2. B	all Dia	ıgram	(1op v	iew)										
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
TVVS DVIVS	TVD1 DVID1	TVD3 DVID3	TVD6 DVID6	TVD9 DVID9	DFT IN	AGP STDBY	SP CLK2	H SYNC	AB	RSET	GND PLL1	GND PLL3	HD56	HD54	HD57	HD47	HD51	HD39	HD36	HD34	HD32	HD33	HD26	HD23	HD21
	TVD0 DVID0	TVD2 DVID2	TVD5 DVID5	TVD8 DVID8	INT A#	BIST IN	AGP BUSY#	V SYNC	AG	GND RGB	VCC PLL1	GND	HD61	HD55	GND	HD40	HD49	GND	HD37	HD22	GND	HD19	HD24	GND	HD16
			TVD4 DVID4	TVD7 DVID7	TVD10 DVID10	AGP SUSP	AGP STP#	SP DAT2	AR	VCC DAC	GND PLL2	VCC PLL3	HD60	HD46	HD52	HD63	HD41	HD45	HD38	HD28	HD31	HD25	HD30	HD7	HD3
CPD 3	CPD 2	CPD 1	CPD 0			GPIO 0	GPIO 2	SP DAT1	VCC RGB	GND DAC	VCC PLL2	HD50	HD53	HD62	HD59	HD48	HD42	HD27	HD43	HD29	HD35	HD20	HD13	HD14	HD11
CPD 5	CPD 4	CP CLK	CPD 6	VCC FP	GND	GPIO 1	GPIO 3	SP CLK1	GND	GND	XIN	HD58	GND	GND	VTT	VTT	GND	HD44	GTL VREF	GND	VTT	HD2	HD9	GND	HD18
FPDE CPD8	FPHS CPHS	FPVS CPVS	CPD 7	VCC FP	F6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	F21	VTT	HD8	HD12	HD17	HD10
FPD2 CPD11	FPD1 CPD10	FPD0 CPD9	EN VDD	EN VEE	G		VCC FP	VCC FP	VCC FP	VCC FP	VCC FP	GND	VTT	VTT	VTT	VTT	VTT	VTT		$\mathbf{G}$	HD5	HD1	HD4	HD6	HD15
FPD5 CPD13	FPD4 CPD12	FPD3 CPCK1	DCLK I	EN BLT	Н	VCC FP	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VTT	Н	HA26	HA18	CPU RST#	GND	HD0
FPD7 CPD15			DCLK O	GND	J	VCC FP	VCC 25	Flat										VCC 25	VTT	J	VTT	HA29	HA24	HA27	HA30
FPD10 DFDE	FPD9 DFHS	FPD8 DFVS	FPD11 DFD0	GND	K	VCC FP	VCC 25	Panel	K10	11	12	13	14	15	16	K17	CPU	VCC 25	VTT	K	VTT	HA20	HA19	HA22	HA17
FPD15 DFD4	FPD14 DFD3	FPD13 DFD2	FPD12 DFD1	VCC FP	L	VCC FP	VCC 25		L	GND	GND	GND	GND	GND	GND	L		VCC 25	VTT	L	GND	HA23	HA31	GND	HA25
FPD18 DFD7	FPD17 DFD6	FPD19 DFD8	FPD16 DFD5	VCC FP	M	VCC FP	VCC 25		M	GND	GND	GND	GND	GND	GND	M		VCC 25	VTT	M	GND	HA15	HA28	HA21	HA10
	FPD22 DFD11		FPD23 DFDET	GND	N	VCC FP	VCC 25		N	GND	GND	GND	GND	GND	GND	N		VCC 25	VTT	N	GND	HA5	HA12	HA16	HA13
VAD 0	GND	VAD 1	G	GND	P	VCC	VCC		P	GND	GND	GND	GND	GND	GND	P		VCC 25	VTT	P	GND	HA6	HA9	GND	HA3
VAD 5	VDN STB	VDN STB#	VAD	VBE#	R	VCC	VCC	VL	R	GND	GND	GND	GND	GND	GND	R		VCC	VTT	R	BNR#	HA14	HA8	HA4	HA11
VUP	VUP	VDN	VL	VUP CMD	Т	VCC	VCC	Bus	T	GND	GND	GND	GND	GND	GND	Т		VCC	VTT	Т	GTL VREF	HREQ 1#	HA7	HREQ 4#	B PRI#
VAD	GND	VL	GND	VCC	U	VCC	VCC		U10	11	12	13	14	15	16	U17		VCC	VTT	U	VTT	DE	H REO0#	GND	H REO2#
VAD	VAD	VAD	VL COMP	VCC	$\mathbf{v}$	VCC	VCC 25						DRAM					VCC	VCC M	$\mathbf{V}$	VTT	HIT	H	H LOCK#	RS1#
PWR OK	SUS ST#	RE	CS3#	VSUS	W	VCC	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC 25	VCC	VCC	W	GND	HIT#	D	HT	RS0#
MD59	GND	CS1#	GND	VCC	Y		VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC		Y	GND	H	GND	RS2#	D RDY#
MD63	MD58	MD62	CS0#	VCC	AA6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	AA21	GND	MD0	VCC	ADS#	B REO0#
DQS 7#	DQM	MD57	S CAS#	S	MA11	M VREF	VCC M	VCC M	NC	GND	GND	MA3	GND	GND	MA7	MA9	VCC M	VCC M	M VREE	VCC M	VCC M	MCLK	VCC	MD5	MD4
MD61	GND	CS2#	MD53	GND	MA10		GND	MD40	NC	MA2	MD32	MA4	MA5	DQM	MA8	MA13	GND	MA14	CKE	CKE	CKE	MCLK FR	GND	GND	MD1
MD56	MD60	MD51	MD52	S RAS#	MA12	DQS 5#	MD44	MD38	MA0	MA1	MD37	MD31	MA6	DQS	MD24	MD23	MD18	MD17	MD11	MD10	DQM 1	CKE	MD2	DQM	DQS 0#
MD55	GND	DQS	GND	MD47	MD46	GND	MD41	MD39	GND	DQM	MD33	GND	MD30		GND	MD22	DQS	GND	MD16	MD14	GND	MD12	MD8	GND	MD6
MD50	MD54	DQM	MD49	MD48	MD43	DQM	MD45	MD35		DQS	MD36	MD27	MD26	MD29	MD28	MD19	DQM	MD21	MD20	MD15	DQS	MD13	MD9	MD3	MD7
	TVVS DVIVS IVHS DVIHS NC DVIDT CPD 3 CPD 5 FPDE CPD13 FPD7 CPD115 FPD10 DFDE FPD18 DFD7 FPD18 DFD10 VAD 0 VAD 5 VUP STB# VAD 2 VAD 6 PWR OK MD59 MD63 DQ8 7# MD61 MD56 MD55	TV   TVD     DVIVS	T	1	TVDS	1	1	T	Total   Tota		1	1	1	1	Tol   Tol	1	1	1		1	1			1	1





Table 2. Pin List (Listed by Pin Number)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A01	О	TVVS / DVIVS	D01	I	CPD03	G19	P	VTT	P01	Ю	VAD0 / strap	Y09	P	VCCM	AD01	Ю	MD56
A02	О	TVD01 / DVID01	D02	I	CPD02	G22	Ю	HD05	P02	P	GND	Y10	P	VCCM	AD02	Ю	MD60
A03	0	TVD03 / DVID03	D03	I	CPD01	G23	IO		P03	IO	VAD1 / strap	Y11	P	VCCM	AD03	IO	MD51
A04	0	TVD06 / DVID06 TVD09 / DVID09	D04 D05	I	CPD00 TVBL# / DVIDE	G24 G25	IO	HD04 HD06	P04 P05	I P	GCLK GND	Y12 Y13	P P	VCCM VCCM	AD04 AD05	IO	MD52 SRAS#
A05 A06	O	DFTIN	D03	0	TVD11 / DVIDE	G25 G26		HD15	P03	P	VCCVL	Y14	P	VCCM	AD05	0	MA12
A07	Ī	AGPSTDBY	D07	Ю	GPIO0	H01	0	FPD05 / CPD13	P20	P	VTT	Y15	P	VCCM	AD00	ŏ	DQS5#
A08	_	SPCLK2	D08	ΙÖ		H02	ŏ	FPD04 / CPD12	P22	P	GND	Y16	P	VCCM	AD08	ĬŎ	MD44
A09		HSYNC	D09	Ю	SPDAT1	H03	О	FPD03 / CPCK1	P23	Ю	HA06	Y17	P	VCCM	AD09	Ю	MD38
A10	O	AB	D10	P	VCCRGB	H04	I	DCLKI	P24	IO	HA09	Y18	P	VCCM	AD10	0	MA00
A11 A12	A P	RSET GNDPLL1	D11 D12	P P	GNDDAC VCCPLL2	H05 H07	O P	ENBLT VCCFP	P25 P26	P IO	GND HA03	Y19 Y22	P P	VCCM GND	AD11 AD12	O IO	MA01 MD37
A12	P	GNDPLL1 GNDPLL3	D12	Ю	HD50	H20	P	VTT	R01	IO		Y23	I	HCLK	AD12	IO	MD37 MD31
A14	Ю	HD56	D14	IO	HD53	H22	Ю	HA26	R02	Ö	VDNSTB	Y24	P	GNDHCK	AD14	Õ	MA06
A15		HD54	D15	Ю		H23	Ю	HA18	R03	О	VDNSTB#	Y25	Ю	RS2#	AD15	O	DQS3#
A16		HD57	D16	IO		H24	O	CPURST#	R04		VAD3 / strap	Y26	IO	DRDY#	AD16	IO	MD24
A17		HD47 HD51	D17	IO IO		H25	P IO	GND	R05	IO P	VBE#	AA01	IO	MD63	AD17	IO	MD23 MD18
A18 A19		HD31 HD39	D18 D19		HD27	H26 J01	0	HD00 FPD07 / CPD15	R07 R20	P	VCCVL VTT	AA02 AA03	IO IO	MD58 MD62	AD18 AD19	IO IO	MD18 MD17
A20		HD36	D20	Ю		J02	ŏ	FPD06 / CPD14	R22	Ю	BNR#	AA04	Ö	CS0#	AD20	Ю	MD17 MD11
A21	Ю	HD34	D21	Ю	HD29	J03	О	FPCLK / DFCLK	R23	Ю	HA14	AA05	P	VCCM	AD21	Ю	MD10
A22		HD32	D22	IO		J04	O	DCLKO	R24			AA22	P	GND	AD22	O	DQM1
A23		HD33	D23	IO		J05	P	GND	R25		HA04	AA23	IO	MD00	AD23	0	CKE3
A24 A25		HD26 HD23	D24 D25	IO IO		J07 J20	P P	VCCFP VTT	R26 T01	I	HA11 VUPSTB#	AA24 AA25	P IO	VCCHCK ADS#	AD24 AD25	OI	MD02 DOM0
A26		HD21	D25	Ю		J22	P	VTT	T02	I	VUPSTB	AA26	o	BREQ0#	AD26	ŏ	DQS0#
B01	O	TVHS / DVIHS	E01	I	CPD05	J23	Ю	HA29	T03		VDNCMD	AB01	0	DQS7#	AE01	Ю	MD55
B02	О	TVD00 / DVID00	E02	I	CPD04	J24	Ю	HA24	T04	P	VLVREF	AB02	О	DQM7	AE02	P	GND
B03	0	TVD02 / DVID02	E03 E04	I	CPCLK	J25	IO	HA27	T05	I	VUPCMD	AB03	IO	MD57	AE03	O P	DQS6#
B04 B05	0	TVD05 / DVID05 TVD08 / DVID08	E04 E05	I P	CPD06 VCCFP	J26 K01	0	HA30 FPD10 / DFDE / strap	T07 T20	P P	VCCVL VTT	AB04 AB05	0	SCAS# SWE#	AE04 AE05	Ю	GND MD47
B06		INTA#	E06	P	GND	K02	ŏ	FPD09 / DFHS / strap	T22	P	GTLVREF	AB06	ŏ	MA11	AE06	Ю	MD46
B07	I	BISTIN	E07	Ю	GPIO1	K03	О	FPD08 / DFVS / strap	T23	Ю	HREQ1#	AB07	P	MEMVREF	AE07	P	GND
B08	0	AGPBUSY#	E08	IO	GPIO3	K04	O	FPD11 / DFD00 / strap	T24		HA07	AB08	P	VCCM	AE08	IO	MD41
B09 B10	0	VSYNC AG	E09 E10	IO P	SPCLK1 GND	K05 K07	P P	GND VCCFP	T25 T26		HREQ4# BPRI#	AB09 AB10	P	VCCM NC	AE09 AE10	IO P	MD39 GND
B10	P	GNDRGB	E10	P	GND	K20	P	VTT	U01			AB11	– P	GND	AE10	O	DOM4
B12	P	VCCPLL1	E12	Ī	XIN	K22	P	VTT	U02	P	GND	AB12	P	GND	AE12	ΙŎ	MD33
B13	P	GND	E13	Ю	HD58	K23	Ю	HA20	U03	Ю	VLPAR	AB13	О	MA03	AE13	P	GND
B14		HD61	E14	P	GND	K24	IO	HA19	U04	P	GND	AB14	P	GND	AE14	IO	MD30
B15 B16	IO P	HD55 GND	E15 E16	P P	GND VTT	K25 K26	IO IO	HA22 HA17	U05 U07	P P	VCCVL VCCM	AB15 AB16	P O	GND MA07	AE15 AE16	IO P	MD25 GND
B17	Ю	HD40	E17	P	VTT	L01	0	FPD15 / DFD04 / strap	U20	P	VTT	AB17	ŏ	MA09	AE17	Ю	MD22
B18	Ю	HD49	E18	P	GND	L02	О	FPD14 / DFD03 / strap	U22	P	VTT	AB18	P	VCCM	AE18	O	DQS2#
B19	P	GND	E19	IO	HD44	L03	0	FPD13 / DFD02 / strap	U23	IO	DEFER#	AB19	P	VCCM	AE19	P	GND
B20 B21		HD37 HD22	E20 E21	P P	GTLVREF GND	L04 L05	O P	FPD12 / DFD01 / strap VCCFP	U24 U25	IO P	HREQ0# GND	AB20 AB21	P P	MEMVREF VCCM	AE20 AE21	IO IO	MD16 MD14
B22	P	GND	E22	P	VTT	L07	P	VCCFP	U26			AB22	P	VCCM	AE22	P	GND
B23	Ю	HD19	E23	Ю	HD02	L20	P	VTT	V01	Ю	VAD6	AB23	О	MCLK	AE23	Ю	MD12
B24		HD24	E24	IO	HD09	L22	P	GND	V02		VAD7	AB24	P	VCCMCK	AE24	IO	MD08
B25	P	GND HD16	E25 E26	P IO	GND HD18	L23 L24	IO IO	HA23 HA31	V03 V04		VAD4 VLCOMP	AB25	IO	MD05 MD04	AE25	P IO	GND MD06
B26 C01	I	DVIDET	F01	0	FPDE / CPD08	L24 L25	P	GND	V04 V05	A P	VCCVL	AB26 AC01	IO	MD61	AE26 AF01	IO	MD50
C02	o	TVCLK / DVICLK	F02	ŏ	FPHS / CPHS	L26	Ю	HA25	V07	P	VCCM	AC02	P	GND	AF02		MD54
C03	I	TVCLKR / NC	F03	O	FPVS / CPVS	M01	0	FPD18 / DFD07 / strap	V20	P	VCCM	AC03		CS2#	AF03		DQM6
C04		TVD04 / DVID04 TVD07 / DVID07	F04	I P	CPD07 VCCFP	M02	0	FPD17 / DFD06 / strap FPD19 / DFD08 / strap	V22	P	VTT HITM#	AC04	IO P		AF04		MD49 MD48
C05 C06	0	TVD10 / DVID10 TVD10 / DVID10	F05 F22	P	VTT	M03 M04	0	FPD19 / DFD08 / strap FPD16 / DFD05 / strap	V23 V24			AC05 AC06	O	GND MA10	AF05 AF06		MD48 MD43
C07	I	AGPSUSP	F23		HD08	M05	P	VCCFP	V25	I	HLOCK#	AC07		MD42	AF07	O	DQM5
C08		AGPSTP#	F24	Ю	HD12	M07	P	VCCFP	V26		RS1#	AC08	P	GND	AF08	Ю	MD45
C09		SPDAT2	F25		HD17	M20	P	VTT	W01	I	PWROK	AC09	Ю	MD40	AF09		MD35
C10 C11	O P	AR VCCDAC	F26 G01	0	HD10 FPD02 / CPD11	M22 M23	P IO	GND HA15	W02 W03	I I	SUSST# RESET#	AC10 AC11	- O	NC MA02	AF10 AF11	O	MD34 DQS4#
C12	P	GNDPLL2	G01	ő	FPD02 / CPD11 FPD01 / CPD10	M24		HA28	W03			AC11	Ю		AF11		MD36
C13	P	VCCPLL3	G03	О	FPD00 / CPD9	M25	Ю	HA21	W05	P	VSUS25	AC13	О	MA04	AF13	Ю	MD27
		HD60	G04	О	ENVDD	M26		HA10	W07	P	VCCM	AC14	О	MA05	AF14		MD26
C15		HD46 HD52	G05 G08	O P	ENVEE	N01	0	FPD21 / DFD10 / strap	W20	P P	VCCM	AC15 AC16	0	DQM3	AF15		MD29
C16 C17		HD63	G08 G09	P	VCCFP VCCFP	N02 N03	0	FPD22 / DFD11 / strap FPD20 / DFD09 / strap	W22 W23		GND HIT#	AC16 AC17	0	MA08 MA13	AF16 AF17		MD28 MD19
		HD41	G10	P	VCCFP	N04	ŏ	FPD23 / DFDET	W24		DBSY#	AC18	P	GND	AF18	O	DQM2
C19	Ю	HD45	G11	P	VCCFP	N05	P	GND	W25	Ю	HTRDY#	AC19	О	MA14	AF19	Ю	MD21
		HD38	G12	P	VCCFP	N07	P	VCCFP	W26		RS0#	AC20	O	CKE0	AF20		MD20
C21 C22		HD28 HD31	G13 G14	P P	GND VTT	N20 N22	P P	VTT GND	Y01 Y02	IO P	MD59 GND	AC21 AC22	0	CKE2 CKE1	AF21 AF22	IO O	MD15 DQS1#
C22		HD25	G14	P	VTT	N23	IO		Y03	O	CS1#	AC23	I	MCLKFB	AF23		MD13
C24	Ю	HD30	G16	P	VTT	N24	Ю	HA12	Y04		GND	AC24	P	GNDMCK	AF24	Ю	MD09
C25		HD07	G17	P	VTT	N25		HA16	Y05	P	VCCM	AC25		GND			MD03
C26	Ю	HD03	G18	P	VTT	N26	Ю	HA13	Y08	P	VCCM	AC26	Ю	MD01	AF26	Ю	MD07

Center VCC25 Pins (44 pins): H8-19, J8, 19, K8,19, L8,19, M8,19, N8,19, P8,19, R8,19, T8,19, V8,19, W8-19. Center GND Pins (37 pins): G13, L11-16, M11-16, N11-16, P11-16, R11-16, T11-16





Table 3. Pin List (Listed by Pin Name)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A10	О	AB	N01	О	FPD21 / DFD10 / strap	P24	Ю	HA09	A15	Ю	HD54	AC09	Ю	MD40	K07	P	VCCFP
B10		AG	N02	О	FPD22 / DFD11 / strap	M26		HA10	B15		HD55	AE08	Ю	MD41	L05	P	VCCFP
		ADS#	N04	0	FPD23 / DFDET	R26		HA11	A14		HD56	AC07	IO	MD42	L07	P	VCCFP
B08 A07	O	AGPBUSY# AGPSTDBY	F01 F02	0	FPDE / CPD08 FPHS / CPHS	N24 N26		HA12 HA13	A16 E13		HD57 HD58	AF06 AD08	IO IO	MD43 MD44	M05 M07	P P	VCCFP VCCFP
C08	-	AGPSTP#	F03	ŏ	FPVS / CPVS	R23		HA14	D16	IO		AF08	IO	MD45	N07	P	VCCFP
C07	Ι	AGPSUSP	P04	I	GCLK	M23	Ю	HA15	C14		HD60	AE06	Ю	MD46	AA24	P	VCCHCK
C10		AR	B13	P	GND	N25		HA16	B14		HD61	AE05	IO	MD47	U07	P	VCCM
B07 R22	IOI	BISTIN BNR#	B16 B19	P P	GND GND	K26 H23	IO	HA17 HA18	D15 C17		HD62 HD63	AF05 AF04	IO IO	MD48 MD49	V07 V20	P P	VCCM VCCM
T26		BPRI#	B22	P	GND	K24		HA19	W23		HIT#	AF01	IO	MD50	W07	P	VCCM
AA26		BREQ0#	B25	P	GND	K23	Ю	HA20	V23	I	HITM#	AD03	Ю	MD51	W20	P	VCCM
AC20	0	CKE0	E06	P	GND	M25		HA21	V25	I		AD04	IO	MD52	Y05	P	VCCM
AC22 AC21	0	CKE1 CKE2	E10 E11	P P	GND GND	K25 L23		HA22 HA23	U24 T23		HREQ0# HREQ1#	AC04 AF02	IO IO	MD53 MD54	Y08 Y09	P P	VCCM VCCM
AD23		CKE3	E14	P	GND	J24		HA24	U26		HREQ2#	AE01	IO	MD55	Y10	P	VCCM
E03	I	CPCLK	E15	P	GND	L26	Ю	HA25	V24		HREQ3#	AD01	Ю	MD56	Y11	P	VCCM
D04	I	CPD00	E18	P	GND	H22		HA26	T25		HREQ4#	AB03	IO	MD57	Y12	P	VCCM
D03 D02	I I	CPD01 CPD02	E21 E25	P P	GND GND	J25 M24		HA27 HA28	A09 W25		HSYNC HTRDY#	AA02 Y01	IO IO	MD58 MD59	Y13 Y14	P P	VCCM VCCM
D01	Ī	CPD03	G13	P	GND	J23		HA29	B06	O		AD02	Ю	MD60	Y15	P	VCCM
E02	I	CPD04	H25	P	GND	J26	Ю	HA30	AD10	О	MA00	AC01	Ю	MD61	Y16	P	VCCM
E01	I	CPD05	J05	P	GND	L24		HA31	AD11	0	MA01	AA03	IO	MD62	Y17	P	VCCM
E04 F04	I	CPD06 CPD07	K05 L22	P P	GND GND	Y23 H26	IO	HCLK HD00	AC11 AB13	0	MA02 MA03	AA01 AB07	IO P	MD63 MEMVREF	Y18 Y19	P P	VCCM VCCM
H24	O	CPURST#	L22	P	GND	G23		HD01	AC13	ŏ	MA04	AB20	P	MEMVREF	AA05	P	VCCM
AA04	О	CS0#	M22	P	GND	E23		HD02	AC14	О	MA05	AB10	-	NC	AB08	P	VCCM
Y03	0	CS1#	N05	P	GND	C26		HD03	AD14	0	MA06	AC10	_ T	NC	AB09	P	VCCM
AC03 W04	0	CS2# CS3#	N22 P02	P P	GND GND	G24 G22	IO	HD04 HD05	AB16 AC16	0	MA07 MA08	W01 W03	I I	PWROK RESET#	AB18 AB19	P P	VCCM VCCM
W24		DBSY#	P05	P	GND	G25		HD06	AB17	ŏ	MA09	W26	IO	RS0#	AB21	P	VCCM
H04	I	DCLKI	P22	P	GND	C25		HD07	AC06	O	MA10	V26		RS1#	AB22	P	VCCM
J04	0	DCLKO	P25	P	GND	F23		HD08	AB06	0	MA11	Y25		RS2#	AB24	P	VCCMCK
U23 A06	Ю	DEFER# DFTIN	U02 U04	P P	GND GND	E24 F26		HD09 HD10	AD06 AC17	0	MA12 MA13	A11 AB04	A O	RSET SCAS#	B12 D12	P P	VCCPLL1 VCCPLL2
AD25	О	DQM0	U25	P	GND	D26		HD11	AC17	ŏ		E09	Ю		C13	P	VCCPLL3
AD22	Ŏ	DQM1	W22	P	GND	F24		HD12	AC23	I		A08	Ю		D10	P	VCCRGB
AF18	O	DQM2	Y02	P	GND	D24		HD13	AB23	0		D09	IO		P07	P	VCCVL
AC15 AE11	0	DQM3 DQM4	Y04 Y22	P P	GND GND	D25 G26		HD14 HD15	AA23 AC26		MD00 MD01	C09 AD05	IO O	SPDAT2 SRAS#	R07 T07	P P	VCCVL VCCVL
AF07	ŏ	DQM4 DQM5	AA22	P	GND	B26	IO	HD16	AD24		MD01 MD02	W02	I	SUSST#	U05	P	VCCVL
AF03		DQM6	AB11	P	GND	F25		HD17	AF25		MD03	AB05	О	SWE#	V05	P	VCCVL
AB02	0	DQM7	AB12	P	GND	E26	IO	HD18	AB26			D05	O	TVBL# / DVIDE	T03	O	VDNCMD
	IO IO	DQS0# DQS1#	AB14 AB15	P P	GND GND	B23 D23	IO	HD19 HD20	AB25 AE26	IO	MD05 MD06	C02 C03	O	TVCLK / DVICLK TVCLKR	R02 R03	0	VDNSTB VDNSTB#
AE18		DQS1# DQS2#	AC02	P	GND	A26		HD21	AF26			B02	O	TVD00 / DVID00	V04	A	VLCOMP
AD15		DQS3#	AC05	P	GND	B21		HD22	AE24			A02	Ö	TVD01 / DVID01	U03	Ю	VLPAR
	IO	DQS4#	AC08	P	GND	A25	IO	HD23	AF24	IO	MD09	B03	0	TVD02 / DVID02	T04	P	VLVREF
AD07 AE03	-	DQS5# DQS6#	AC18 AC25	P P	GND GND	B24 C23	IO IO	HD24 HD25	AD21 AD20	IO	MD10 MD11	A03 C04	0	TVD03 / DVID03 TVD04 / DVID04	W05 B09	P O	VSUS25 VSYNC
		DQS7#	AE02	P	GND	A24		HD26	AE23		MD12	B04	ő	TVD04 / DVID04 TVD05 / DVID05	E16	P	VTT
Y26	Ю	DRDY#	AE04	P	GND	D19	Ю	HD27	AF23	Ю	MD13	A04	О	TVD06 / DVID06	E17	P	VTT
C01	I	DVIDET	AE07	P	GND	C21		HD28	AE21		MD14	C05	0	TVD07 / DVID07	E22	P	VTT
H05 G04		ENBLT ENVDD	AE10 AE13	P P	GND GND	D21 C24		HD29 HD30	AF21		MD15 MD16	B05 A05	0	TVD08 / DVID08 TVD09 / DVID09	F22 G14	P P	VTT VTT
			AE16	P	GND	C22		HD31	AD19			C06	ŏ		G15	P	VTT
J03	O	FPCLK / DFCLK	AE19	P	GND	A22		HD32	AD18	Ю	MD18	D06	О	TVD11 / DVID11	G16	P	VTT
G03		FPD00 / CPD9	AE22	P P	GND	A23		HD33	AF17	IO	MD19 MD20	B01	0	TVHS / DVIHS	G17	P P	VTT
G02 G01		FPD01 / CPD10 FPD02 / CPD11	AE25 D11	P	GND GNDDAC	A21 D22		HD34 HD35	AF20 AF19	10	MD20 MD21	A01 P01		TVVS / DVIVS VAD0 / strap	G18 G19	P P	VTT VTT
H03		FPD03 / CPCK1	Y24	P	GNDHCK	A20		HD36		Ю	MD22	P03	Ю	VAD1 / strap	H20	P	VTT
H02	O	FPD04 / CPD12	AC24	P	GNDMCK	B20	Ю	HD37	AD17		MD23	U01	Ю	VAD2 / strap	J20	P	VTT
H01		FPD05 / CPD13	A12	P	GNDPLL1	C20		HD38			MD24	R04		VAD3 / strap	J22	P	VTT
J02 J01	0	FPD06 / CPD14 FPD07 / CPD15	C12 A13	P P	GNDPLL2 GNDPLL3	A19 B17		HD39 HD40	AE15 AF14		MD25 MD26	V03 R01	IO IO	VAD4 VAD5	K20 K22	P P	VTT VTT
K03		FPD08 / DFVS / strap	B11	P	GNDRGB	C18		HD41	AF13	Ю	MD27	V01	Ю	VAD6	L20	P	VTT
K02		FPD09 / DFHS / strap	D07	IO	GPIO0	D18		HD42	AF16		MD28	V02		VAD7	M20	P	VTT
K01		FPD10 / DFDE / strap	E07		GPIO1 GPIO2	D20		HD43	AF15		MD29	R05		VBE# VCCDAC	N20	P	VTT
K04 L04		FPD11 / DFD00 / strap FPD12 / DFD01 / strap	D08 E08	IO IO	GPIO2 GPIO3	E19 C19		HD44 HD45	AE14 AD13		MD30 MD31	C11 E05	P	VCCFP	P20 R20	P P	VTT VTT
L03		FPD13 / DFD01 / strap	E20	P	GTLVREF	C15		HD46	AC12	Ю	MD32	F05	P	VCCFP	T20	P	VTT
L02	O	FPD14 / DFD03 / strap	T22	P	GTLVREF	A17	Ю	HD47	AE12	Ю	MD33	G08	P	VCCFP	U20	P	VTT
L01		FPD15 / DFD04 / strap	P26	IO	HA03	D17		HD48	AF10		MD34	G09	P	VCCFP	U22	P P	VTT VTT
M04 M02		FPD16 / DFD05 / strap FPD17 / DFD06 / strap	R25 N23	IO	HA04 HA05	B18 D13		HD49 HD50	AF09 AF12		MD35 MD36	G10 G11	P P	VCCFP VCCFP	V22 T05	I	VUPCMD
M01		FPD18 / DFD07 / strap	P23	Ю	HA06	A18	Ю	HD51	AD12	Ю	MD37	G12	P	VCCFP	T02	I	VUPSTB
M03	Ο	FPD19 / DFD08 / strap	T24	Ю	HA07	C16	Ю	HD52	AD09	Ю	MD38	H07	P	VCCFP	T01	I	VUPSTB#
N03	0	FPD20 / DFD09 / strap	R24	IO	HA08	D14	IO	HD53	AE09	IO	MD39	J07	P	VCCFP	E12	I	XIN

Center VCC25 Pins (44 pins): H8-19, J8,19, K8,19, L8,19, M8,19, N8,19, P8,19, R8,19, T8,19, V8,19, W8-19. Center GND Pins (37 pins): G13, L11-16, M11-16, N11-16, R11-16, R11-16, T11-16





## **Pin Descriptions**

**Table 4. Pin Descriptions** 

CPU cycles HA[31:3] are inputs. These signals are driven by the CLE266 North Bridge during cache snooping operations.   ADS# AA25   IO   Most CPU Data. These signals are connected to the CPU data bus.				CPU Interface
CPU cycles HA[31:3] are inputs. These signals are driven by the CLE266 North Bridge during cache snooping operations.   ADS# AA25   IO   Most CPU Data. These signals are connected to the CPU data bus.	Signal Name	Pin #	I/O	Signal Description
during cache snooping operations.	HA[31:3]#	(see pin list)	IO	<b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the CLE266 North Bridge
ADS#   AA25   10   Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.				during cache snooping operations.
BNR# R22				
Priority Agent Bus Request. The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The CLE266 North Bridge drives this signal to gain control of the processor bus.    DBSY# W24				
owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The CLE266 North Bridge drives this signal to gain control of the processor bus.  DBSY# W24 10 Data Bus Busy. Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.  DEFER# U23 10 Defer. A dynamic deferring policy is used to optimize system performance. The DEFER# signal is also used to indicate a processor retry response.  DRDY# Y26 10 Data Ready. Asserted for each cycle that data is transferred.  HIT# W23 10 Hit Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.  HITM# V23 1 Hit Modified. Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.  HLOCK# V25 1 Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.  RREQI4:0 # T25, V24, U26, T23, U24			Ю	requests. This signal is used to dynamically control the processor bus pipeline depth.
DEFER# U23 IO Defer. A dynamic deferring policy is used to optimize system performance. The DEFER# signal is also used to indicate a processor retry response.  DRDY# Y26 IO Data Ready. Asserted for each cycle that data is transferred.  HIT# W23 IO Hit. Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.  HITM# V23 I Hit Modified. Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.  HLOCK# V25 I Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.  HREQ[4:0]# T25, V24, U26, T23, U24   Clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.  HTRDY# W25 IO Host Target Ready. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]# Y25, V26, W26 IO Response Signals. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]# Response type Idle State	BPRI#	T26	IO	owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The CLE266 North Bridge drives this signal to gain control of the processor
DRDY# Y26 IO Data Ready. Asserted for each cycle that data is transferred.  HIT# W23 IO Hit. Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.  HITM# V23 I Hit Modified. Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.  HLOCK# V25 I Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.  HREQ[4:0]# T25, V24, U26, T23, U24 Eigenstand to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.  HTRDY# W25 IO Host Target Ready. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]# Y25, V26, W26 IO Response Signals. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]# Response type Oil Retry Response Oil Retry Response Oil Retry Response Oil Retry Response Oil Response Oil Retry Response Oil Reserved Oil Hard Failure Oil Hard Failure    Normal Without Data	DBSY#	W24	IO	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DRDY# Y26	DEFER#	U23	IO	<b>Defer</b> . A dynamic deferring policy is used to optimize system performance. The DEFER# signal is also used to indicate a processor retry response.
Also driven in conjunction with HITM# by the target to extend the snoop window.	DRDY#	Y26	IO	
HREQ[4:0]#  T25, V24, U26, T23, U24  HTREQ[4:0]#  W25  HOST Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.  Request Command. Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.  HTRDY#  W25  IO  Host Target Ready. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]#  Y25, V26, W26  Response Signals. Indicates the type of response per the table below:  RS[2:0]#  Response Type  000  Idle State  001  Response Type  100  Hard Failure  101  Normal Without Data  110  Implicit Writeback  111  Normal With Data  CPURST#  H24  O  CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.		W23	IO	
the negation of HLOCK# must be atomic.  HREQ[4:0]#  T25, V24, U26, T23, U24  Begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.  HTRDY#  W25  RS[2:0]#  Y25, V26, W26  RS[2:0]#  Y25, V26, W26  IO  Response Signals. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]#  Response Signals. Indicates the type of response per the table below:  RS[2:0]#  Response Signals. Indicates the type of response per the table below:  RS[2:0]#  Response type  O00  Idle State  O01  Response O10  Defer Response  O11  Reserved  100  Hard Failure  101  Normal Without Data  110  Implicit Writeback  111  Normal With Data  CPURST#  H24  O CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.	HITM#	V23	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
U24 clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.  HTRDY# W25 IO Host Target Ready. Indicates that the target of the processor transaction is able to enter the data transfer phase.  RS[2:0]# Y25, V26, W26 IO Response Signals. Indicates the type of response per the table below:  RS[2:0]# Response type  000 Idle State 001 Retry Response 010 Defer Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data  CPURST# H24 O CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.	HLOCK#	V25	I	<b>Host Lock</b> . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
RS[2:0]# Y25, V26, W26 IO Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type  000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data  CPURST# H24 O CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.	HREQ[4:0]#	U26, T23,	Ю	
RS[2:0]# Response type  000 Idle State  001 Retry Response  010 Defer Response  011 Reserved  100 Hard Failure  101 Normal Without Data  110 Implicit Writeback  111 Normal With Data  CPURST# H24 O CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.	HTRDY#	W25	IO	<b>Host Target Ready</b> . Indicates that the target of the processor transaction is able to enter the data transfer phase.
CPURST# H24 O CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.	RS[2:0]#	Y25, V26, W26	IO	RS[2:0]# Response type 000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback
	CPURST#	H24	О	CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground
	BREQ0#	AA26	О	Bus Request 0. Bus request output to CPU.


Note: Clocking of the CPU interface is performed with HCLK.

Note: Internal pullup resistors are provided on all GTL interface pins. If the CPU does not have internal pullups, the North Bridge internal pullups may be enabled to allow the interface to meet GTL bus interface specifications (see strap descriptions).





The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX and NLX) were also considered and can typically follow the same general component placement.



				V-Link Inter	face					
Signal Name	Pin#	I/O	Signal Do	escription						
VAD7,	V2	IO	Address/	Data Bus.						
VAD6,	V1	IO								
VAD5,	R1	IO								
							SB			
VAD4,	V3	IO	Strap	<u>Function</u>	Setting (L=strap low, H=strap high)	Register	<u>Pin</u>			
VAD3 / strap,	R4	IO	VAD3	GTL Pullup Enable	L=Disable, H=Enable	Rx50[6]	SA19			
VAD2 / strap,	U1	IO	VAD2	IOQ Depth	L=1-Level, H=8-Level	Rx50[7]	SA18			
VAD1 / strap,	P3	IO	VAD1	CPU FSB Clock Msb	LL=66 MHz, LH=100 MHz	Rx54[7]	SA17			
VAD0 / strap	P1	IO	VAD0	CPU FSB Clock Lsb	Hx=133 MHz	Rx54[6]	SA16			
VLPAR	U3	IO	Parity.							
VBE#	R5	IO	Byte Ena	ıble.						
VUPCMD	T5	I	Comman	nd from Client-to-Host.						
VUPSTB	T2	I	Strobe fr	om Client-to-Host.						
VUPSTB#	T1	I	Complen	nent Strobe from Client	-to-Host.					
VDNCMD	T3	О	Comman	nd from Host-to-Client.						
VDNSTB	R2	О	Strobe fr	Strobe from Host-to-Client.						
VDNSTB#	R3	О	Complen	nent Strobe from Host-t	o-Client.					





	DDR Synchro	nou	s DRAM Memory Interface
Signal Name	Pin #	I/O	Signal Description
MD[63:0]	(see pinout tables)	Ю	<b>Memory Data.</b> These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Rx6D[1-0].
MA[14-0]	AC19, AC17, AD6, AB6, AC6, AB17, AC16, AB16, AD14, AC14, AC13, AB13, AC11, AD11, AD10	O	<b>Memory Address.</b> DRAM address lines. Output drive strength may be set by Device 0 Rx6C[7-6].
CS[3:0]#	W4, AC3, Y3, AA4	О	<b>Chip Select.</b> Chip select of each bank. Output drive strength may be set by Device 0 Rx6D[3-2].
DQM[7:0]	AB2, AF3, AF7, AE11, AC15, AF18, AD22, AD25	О	<b>Data Mask.</b> Data mask of each byte lane. Output drive strength may be set by Device 0 Rx6D[5-4].
DQS[7:0]#	AB1, AE3, AD7, AF11, AD15, AE18, AF22, AD26	Ю	<b>DDR Data Strobe.</b> Data strobe of each byte lane. Output drive strength may be set by Device 0 Rx6C[3-2].
SRAS#	AD5	О	<b>Row Address Command Indicator.</b> Output drive strength may be set by Device 0 Rx6C[7-4].
SCAS#	AB4	О	<b>Column Address Command Indicator.</b> Output drive strength may be set by Device 0 Rx6C[7-4].
SWE#	AB5	О	<b>Write Enable Command Indicator.</b> Output drive strength may be set by Device 0 Rx6C[7-4].
CKE[3:0]	AD23, AC21, AC22, AC20	О	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems. See Device 0 Rx6B[4].

SMB / I2C Interface						
Signal Name	Pin #	I/O	Signal Description			
SPCLK[2:1]	A8, E9	Ю	<b>Serial Port (SMB/I2C) Clocks.</b> These are the clocks for serial data transfer. SPCLK1 is typically used for DDC communications with a CRT monitor. As an output, it is programmed via CRA0[0]. As an input, its status is read via CRA0[2]. In either case the serial port must be enabled by CRA0[4] = 1. SPCLK2 is typically used for $I^2C$ communications. As an output, it is programmed via CRB1[0]. As an input, its status is read via CRB1[2]. The port is enabled via CRB1[4] = 1.			
SPDAT[2:1]	C9, D9	Ю	<b>Serial Port (SMB/I2C) Data.</b> These are the data signals used for serial data transfer. SPDAT1 is typically used for DDC communications with a CRT monitor. As an output, it is programmed via CRA0[1]. As an input, its status is read via CRA0[3]. In either case the serial port must be enabled by CRA0[4] = 1. SPDAT2 is typically used for I <sup>2</sup> C communications. As an output, it is programmed via CRB1[1]. As an input, its status is read via CRB1[3]. The port is enabled via CRB1[4] = 1.			





	Digital Monitor (DVI) Interface				
Signal Name	Pin #	I/O	Signal Description		
<b>DVID11</b> / TVD11,	D6	O	Digital Monitor Data Out. Internally pulled down during reset		
<b>DVID10</b> / TVD10,	C6				
<b>DVID09</b> / TVD9,	A5				
<b>DVID08</b> / TVD8,	B5				
<b>DVID07</b> / TVD7,	C5				
<b>DVID06</b> / TVD6,	A4				
<b>DVID05</b> / TVD5,	B4				
<b>DVID04</b> / TVD4,	C4				
DVID03 / TVD3,	A3				
DVID02 / TVD2,	В3				
<b>DVID01</b> / TVD1,	A2				
DVID00 / TVD0	B2				
DVICLK / TVCLK	C2	O	Digital Monitor Clock Out. Internally pulled down during reset		
DVIHS / TVHS	B1	О	Digital Monitor Horizontal Sync. Internally pulled down during reset		
DVIVS / TVVS	A1	О	Digital Monitor Vertical Sync. Internally pulled down during reset		
DVIDE / TVBL#	D5	О	Digital Monitor Display Enable. Indicates valid data on DVID[11:0]. Internally		
			pulled down during reset		
DVIDET / NC	C1	Ι	<b>Digital Monitor Detect.</b> Rx?? will read 1 if a digital monitor is connected. Must be tied to GND if not used.		

	TV Encoder Interface			
Signal Name	Pin #	I/O	Signal Description	
<b>TVD11</b> / DVID11,	D6	О	TV Encoder Data. Internally pulled down during reset	
<b>TVD10</b> / DVID10,	C6			
<b>TVD9</b> / DVID09,	A5			
<b>TVD8</b> / DVID08,	B5			
<b>TVD7</b> / DVID07,	C5			
<b>TVD6</b> / DVID06,	A4			
<b>TVD5</b> / DVID05,	B4			
<b>TVD4</b> / DVID04,	C4			
<b>TVD3</b> / DVID03,	A3			
<b>TVD2</b> / DVID02,	В3			
<b>TVD1</b> / DVID01,	A2			
TVD0 / DVID00	B2			
TVCLKR / NC	C3	I	TV Encoder Clock In. Input clock from encoder. Internally pulled down.	
TVCLK / DVICLK	C2	О	V Encoder Clock Out. Output clock to TV encoder. Internally pulled down.	
TVHS / DVIHS	B1	0	TV Encoder Horizontal Sync. Internally pulled down during reset	
TVVS / DVIVS	A1	0	TV Encoder Vertical Sync. Internally pulled down during reset	
TVBL# / DVIDE	D5	О	TV Encoder Blanking. Internally pulled down during reset	





CRT Interface				
Signal Name	Pin #	I/O	Signal Description	
AR	C10	A	Analog Red. Analog red output to the CRT monitor.	
AB	A10	A	Analog Blue. Analog blue output to the CRT monitor.	
AG	B10	A	Analog Green. Analog green output to the CRT monitor.	
HSYNC	A9	О	Iorizontal Sync. Output to CRT.	
VSYNC	В9	О	Vertical Sync. Output to CRT.	
RSET	· · ·			

	Direct LCD Panel Interface						
Signal Name	Pin #	I/O	Signal Des	scription			
FPD23 / DFDET,	N4	О	Flat Panel	Data Out. Bits 8-22 als	o function as strap inputs that are s	sampled on the	
<b>FPD22</b> / DFD11 / strap,	N2	O			ps are defined per the table below.		
<b>FPD21</b> / DFD10 / strap,	N1	O			strap high $(4.7K\Omega \text{ to } 10K\Omega \text{ t } 3.3V)$	). See Design	
<b>FPD20</b> / DFD09 / strap,	N3	O	Guide for o	details.			
<b>FPD19</b> / DFD08 / strap,	M3	O					
<b>FPD18</b> / DFD07 / strap,	M1	O	Strap	<u>Function</u>	Setting	Register	
<b>FPD17</b> / DFD06 / strap,	M2	O	FPD22	Reserved for Test	Always Strap Low	_	
<b>FPD16</b> / DFD05 / strap,	M4	O					
<b>FPD15</b> / DFD04 / strap,	L1	O	FPD21-20	TV Mode	LL=PAL, LH=NTSC,	EXSR13[4:3]	
<b>FPD14</b> / DFD03 / strap,	L2	O			HL=PAL-N, HH=PAL-NC		
<b>FPD13</b> / DFD02 / strap,	L3	O	FPD19	TV # of Lines	L=525 Lines, H=625 Lines	EXSR12[6]	
<b>FPD12</b> / DFD01 / strap,	L4	O					
<b>FPD11</b> / DFD00 / strap,	K4	O	FPD18	DVI Port Configuration	L=DVI, H=TV	EXSR12[5]	
FPD10 / DFDE / strap,	K1	O	FPD17	Panel Interface Config	L=DVI / Capture, H=Panel	EXSR12[4]	
FPD9 / DFHS / strap,	K2	O	FPD16-13	Panel Type	Customer Defined (contact VIA)	EXSR12[3:0]	
FPD8 / DFVS / strap,	K3	O					
<b>FPD7</b> / CPD15,	J1	O	FPD12	Reserved for Test	Always Strap Low	_	
<b>FPD6</b> / CPD14,	J2	O	FPD11	Reserved for Test	Always Strap Low	_	
<b>FPD5</b> / CPD13,	H1	O	FPD10	Reserved for Test	Always Strap Low	_	
<b>FPD4</b> / CPD12,	H2	O	FPD9	Reserved for Test	Always Strap Low	_	
FPD3 / CPCK1,	Н3	O	FPD8	Reserved for Test	Always Strap Low	_	
<b>FPD2</b> / CPD11,	G1	O					
<b>FPD1</b> / CPD10,	G2	O					
<b>FPD0</b> / CPD09	G3	O					
FPVS / CPVS	F3	О		Vertical Sync. Internally	- A		
FPHS / CPHS	F2	О	Flat Panel	Horizontal Sync. Intern	ally pulled down.		
FPDE / CPD08	F1	O	Flat Panel	Data Enable. Internally	pulled down.		
FPCLK / DFCLK	J3	O	Flat Panel	Clock. Internally pulled	down during reset.		
ENVDD	G4	O		<b>Enable VDD.</b> This signal is driven high to initiate a flat panel power up sequence.			
ENVEE	G5	О	Enable VEE. This signal is driven high for a programmable time after ENVDD is				
			driven high	driven high during a flat panel power up sequence.			
ENBLT	H5	O	Enable Ba	cklight.			



	Video Capture Interface					
Signal Name	Pin #	I/O	Signal Description			
<b>CPD15</b> / FPD7,	J1	I	Flat Panel Data Out.			
<b>CPD14</b> / FPD6,	J2					
<b>CPD13</b> / FPD5	H1					
<b>CPD12</b> / FPD4,	H2					
<b>CPD11</b> / FPD2,	G1					
<b>CPD10</b> / FPD1,	G2					
<b>CPD09</b> / FPD0	G3					
CPD08 / FPDE	F1					
CPD07	F4					
CPD06	E4					
CPD05	E1					
CPD04	E2					
CPD03	D1					
CPD02	D2					
CPD01	D3					
CPD00	D4					
CPVS / FPVS	F3	I	Video Capture Vertical Sync. Internally pulled down.			
CPHS / FPHS	F2	I	Video Capture Horizontal Sync. Internally pulled down.			
CPCLK	E3	I	<b>Video Capture Clock 0.</b> Clock for capture data inputs 0-7 (or 0-15 when capture port is configured as 16-bit)			
CPCK1 / FPD3	Н3	I	<b>Video Capture Clock 1.</b> Clock for capture data inputs 8-15 when used as a second 8-bit capture port.			

Note: The Video Capture Port may always be used in 8-bit input mode. The "upper" data bits (CPD[15:8] may be used as a 16-bit extension or as a second 8-bit port if the 24-bit direct flat panel interface is not used.

	Alternate Digital Monitor (DVI) Interface					
Signal Name	Pin #	I/O	Signal Description			
<b>DFD11</b> / FPD22,	N2	О	Digital Monitor Data Out.			
<b>DFD10</b> / FPD21,	N1					
<b>DFD09</b> / FPD20,	N3					
<b>DFD08</b> / FPD19,	M3					
<b>DFD07</b> / FPD18,	M1					
<b>DFD06</b> / FPD17,	M2					
<b>DFD05</b> / FPD16,	M4					
<b>DFD04</b> / FPD15,	L1					
<b>DFD03</b> / FPD14,	L2					
<b>DFD02</b> / FPD13,	L3					
<b>DFD01</b> / FPD12,	L4					
<b>DFD00</b> / FPD11	K4					
DFCLK / FPCLK	J3	О	Digital Monitor Clock. Internally pulled down during reset.			
DFHS / FPD9	K2	О	Digital Monitor Horizontal Sync. Internally pulled down during reset			
DFVS / FPD8	K3	О	Digital Monitor Vertical Sync. Internally pulled down during reset			
<b>DFDE</b> / FPD10	K1	О	Digital Monitor Display Enable. Indicates valid data on DFD[11:0]. Internally pulled down			
			during reset			
DFDET / FPD23	N4	О	<b>Digital Monitor Detect.</b> Rx?? will read 1 if a digital monitor is connected. Must be tied to GND if not used.			

Note: All "DFxxx" pins perform the same function as the "DMxxx" pins (the other DVI interface muxed with the TV-out pins).





(	Clocks, Resets, Power Control, General Purpose I/O, Interrupts and Test				
Signal Name	Pin #	I/O	Signal Description		
HCLK	Y23	I	<b>Host Clock.</b> This pin receives the host CPU clock (100 / 133 MHz). This clock is used by all CLE266 logic that is in the host CPU domain.		
MCLK	AB23	О	<b>Memory (SDRAM)</b> Clock. Output from the internal clock generator to the external clock buffer.		
MCLKFB	AC23	I	Memory (SDRAM) Clock Feedback. Input from the external clock buffer.		
DCLKI	H4	I	<b>Dot Clock (Pixel Clock) In.</b> Used for external EMI reduction circuit if used. Loop back from DCLKO if external EMI reduction circuit not implemented.		
DCLKO	J4	О	<b>Dot Clock (Pixel Clock) Out.</b> Used for external EMI reduction circuit if used. Loop back to DCLKI if external EMI reduction circuit not implemented.		
XIN	E12	I	<b>Reference Frequency Input.</b> 14.31818 MHz reference clock input for the internal graphics controller Phase Locked Loops (PLLs). All internal graphics controller clocks are synthesized on chip using this frequency as a reference.		
RESET#	W3	I	<b>Reset.</b> When asserted low, this signal resets the internal logic of the chip and sets all register bits to their default values. The rising edge of this signal is used to sample all power-up strap options. Normally driven by the South Bridge.		
PWROK	W1	I	<b>Power OK.</b> When asserted high, this signal indicates that system voltages are correct and stable. Driven by on-board Power Good circuitry. Also connected to the chipset South Bridge.		
SUSST#	W2	I	Suspend Status. For implementation of the Suspend-to-DRAM feature.  Normally driven by the South Bridge. Connect to an external pullup if not used.		
INTA#	В6	О	<b>Interrupt.</b> PCI interrupt output (handled by the interrupt controller in the South Bridge)		
AGPBUSY#	B8	О	<b>AGP Interface Busy.</b> Connect to a South Bridge GPIO pin for monitoring the status of the internal AGP bus. See CLE266 Design Guide for details.		
GPIO0	D7	О	General Purpose Input / Output 0.		
GPIO1	E7	0	General Purpose Input / Output 1.		
GPIO2	D8	О	General Purpose Input / Output 2.		
GPIO3	E8	О	General Purpose Input / Output 3.		
AGPSTOP#	C8	I	<b>AGP Stop.</b> Assert low to stop the internal AGP interface (for power measurement only, not used in normal operation)		
AGPSTDBY	A7	I	<b>AGP Standby.</b> Assert high to put the internal AGP interface into standby mode (for power measurement only, not used in normal operation)		
AGPSUSP	C7	I	AGP Suspend. Assert high to put the internal AGP interface into suspend mode (for power measurement only, not used in normal operation)		
GCLK	P4	I	Graphics Clock. 66 MHz clock from system clock synthesizer.		
BISTIN	B7	I	BIST (Built-In-Self-Test) In. This pin is used for testing and must be tied low on all board designs.		
DFTIN	A6	I	<b>DFT (Design-For-Test) In.</b> This pin is used for testing and must be tied low on all board designs.		
NC	AB10, AC10		No Connect. Do not connect. Reserved for future use.		





	Power, Ground and Test				
Signal Name	Pin #	I/O	Signal Description		
VTT	(see pin list)	P	<b>Power</b> for <b>CPU I/O Interface Logic.</b> Voltage is CPU dependent. See CLE266 Design Guide for details.		
GTLVREF	E20, T22	P	<b>CPU Interface GTL+ Voltage Reference.</b> 2/3 VTT ±2% typically derived using a resistive voltage divider. See CLE266 Design Guide for details.		
VCCM	(see pin list)	P	Power for Memory I/O Interface Logic. 2.5 ±5%.		
MEMVREF	AB7, AB20	P	Memory Voltage Reference.		
VCCVL	P7, R7, T7, U5, V5	P	Power for V-Link I/O Interface Logic. 2.5V ±5%.		
VLCOMP	V4	I	V-Link P-Channel Compensation. Connect 70 Ω 1% resistor to ground.		
VLVREF	T4	P	<b>V-Link Voltage Reference.</b> 0.9V derived using a resistive voltage divider between VCC25 and ground (see Design Guide for details).		
VCC25	(see pin list)	P	Power for Internal Digital Logic. 2.5V ±5%.		
VSUS25	W5	P	uspend Power. 2.5V ±5%.		
VCCHCK	AA24	P	Power for Host CPU Clock DLL. 2.5V ±5%.		
VCCMCK	AB24	P	Power for Memory Clock DLL. 2.5V ±5%.		
VCCFP	(see pin table)	P	Power for Flat Panel, DVI, TV-Out and Video Capture Interfaces. 3.3V ±5%.		
VCCRGB	D10	P	Power for CRT RGB Outputs. 2.5V ±5%.		
VCCDAC	C11	P	Power for DAC Digital Logic. 2.5V ±5%.		
VCCPLL1	B12	P	Power for Graphics Controller PLL 1. 2.5V ±5%.		
VCCPLL2	D12	P	Power for Graphics Controller PLL 2. 2.5V ±5%.		
VCCPLL3	C13	P	Power for Graphics Controller PLL 3. 2.5V ±5%.		
GND	(see pin table)	P	Ground for Internal Digital Logic. Connect to primary PCB ground plane.		
GNDHCK	Y24	P	<b>Ground for Host CPU Clock Circuitry.</b> Connect to main ground plain through a ferrite bead.		
GNDMCK	AC24	P	<b>Ground for Memory Clock Circuitry.</b> Connect to main ground plain through a ferrite bead.		
GNDRGB	B11	P	Connection Point for RGB Load Resistors.		
GNDDAC	D11	P	Ground for DAC Digital Circuitry.		
GNDPLL1	A12	P	Ground for Graphics Controller PLL 1.		
GNDPLL2	C12	P	Ground for Graphics Controller PLL 2.		
GNDPLL3	A13	P	Ground for Graphics Controller PLL 3.		





## **REGISTERS**

## **Register Overview**

The following tables summarize the configuration and I/O registers. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO) and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 5. Registers

#### **I/O Ports**

Port #	I/O Port	<u>Default</u>	Acc
0022	PCI / AGP Arbiter Disable		RW
0CFB-0CF8		0000 0000	
0CFF-0CFC	Configuration Data	0000 0000	RW





## **Device 0 Registers - Host Bridge**

## **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3123	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	<b>W</b> 1
2F-2E	Subsystem ID	0000	<b>W</b> 1
30-33	-reserved-	00	_
34	Capability Pointer	A0	RO
35-3F	-reserved-	00	_

## **Device-Specific Registers**

Offset	V-Link Control	Default	Acc
40	V-Link Revision ID	00	RO
41	V-Link NB Capability	18	RO
42	V-Link NB Downlink Command	88	RW
44-43	V-Link NB Uplink Status	8280	RO
45	V-Link NB Bus Timer	44	RW
46	V-Link Misc NB Control	00	RW
47	V-Link Control	00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	18	RW
4A	V-Link SB Downlink Status	88	RO
4C-4B	V-Link SB Uplink Command	8280	RW
4D	V-Link SB Bus Timer	44	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW

Offset	<b>Host CPU Protocol Control</b>	Default	Acc
50	CPU Interface Request Phase Control	20	RW
51	CPU Interface Basic Control	00	RW
52	CPU Interface Advanced Control	00	RW
53	CPU Interface Arbitration Control	03	RW
54	CPU Miscellaneous Control	00	RW

## **Device-Specific Registers (continued)**

Offset	DRAM Control	Default	Acc
55	DRAM Control	00	RW
56-57	-reserved-	00	
58	MA Map Type	22	RW
59	-reserved-	00	
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E-5F	-reserved-	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for All Banks	<b>E4</b>	RW
65	DRAM Arbitration Timer	00	RW
66	DRAM Arbitration Control	00	RW
67	DRAM DQS/SDR/MD Read Delay	00	RW
68	DRAM DDR Control	00	RW
69	Extended SMRAM Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	00	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E-6F	-reserved-	00	

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	RW
72	-reserved-	00	
73	PCI Master Control 1	00	RW
74	-reserved-	00	_
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	_





## Device 0 Device-Specific Registers (continued)

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85	Write Policy	00	RW
86-87	-reserved-	00	_
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
8C-9F	-reserved-	00	_

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	C0	RO
A2	AGP Specification Revision	20	RO
A3	-reserved-	00	
A7-A4	AGP Status	1F00 0207	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	00	RW
AD	AGP Miscellaneous Control 1	02	RW
AE	AGP Miscellaneous Control 2	00	RW
AF-B3	-reserved-	00	

Offset	V-Link Control	Default	Acc
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Drive Control	00	RW
B6-B7	-reserved-	00	
В8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Drive Control	00	RW
BA-BB	-reserved-	00	

## **Device 0 Device-Specific Registers (continued)**

Offset	Power Management Control	Default	Acc
BC	Power Management Mode	00	RW
BD	DRAM Power Management	00	RW
BE	Dynamic Clock Stop	00	RW
BF	MA / SCMD Pad Toggle Reduction	00	RW
C0	Power Management Capability	01	RO
C1	Power Management Next Pointer	00	RO
C2	Power Management Capabilities I	02	RO
C3	Power Management Capabilities II	00	RO
C4	Power Management Control/Status	00	RW
C5	Power Management Status	00	RW
C6	PCI-to-PCI Bridge Support Extension	00	RW
C7	Power Management Data	00	RW
C8-DF	-reserved-	00	

Offset	Frame Buffer & High Memory Ctrl	Default	Acc
E0	CPU Direct Access FB Base	00	RW
E1	CPU Direct Access FB Size	00	RW
E2	VGA Arbitration Timer 1	00	RW
E3	UMA Control	00	RW
E4-E5	-reserved-	00	_
E6	SMM / APIC Decoding	01	RW
E7	-reserved-	00	_
E8	VGA Arbitration Timer 2	40	RW
E9-EF	-reserved-	00	_

Offset	Test, BIOS Scratch, Miscellaneous	Default	Acc
F7-F0	BIOS Scratch Registers	00	RW
F8-FB	-reserved-	00	_
FC-FF	Reserved (Do Not Program)	0000	RW





## **Device 1 Registers - PCI-to-PCI Bridge**

## **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	B091	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	0n	RO
9	Programming Interface	00	RO
A	Sub Class Code	04	RO
В	Base Class Code	06	RO
С	-reserved-	00	_
D	Latency Timer	00	RO
Е	Header Type	01	RO
F	-reserved- (Built In Self Test)	00	_
10-17	-reserved-	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-33	-reserved-	00	_
34	Capability Pointer	80	RO
	-reserved-	00	_
3F-3E	PCI-to-PCI Bridge Control	0000	RW

## **Device-Specific Registers**

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	20	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48	AGP Parity Error Control	00	RW
49-7F	-reserved-	00	_

Offset	Power Management	Default	Acc
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	-reserved-	00	_





## **Graphics Controller Registers**

## **PCI Configuration Space Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3122	RO
5-4	Command	0000	RW
7-6	Status	0230	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	03	RO
С	-reserved-	00	
D	Latency Timer	00	RO
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Memory Base 0	0000 0008	RW
17-14	Memory Base 1	0000 0000	RW
18-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	RO
2F-2E	Subsystem ID	0000	RO
30-33	-reserved-	00	
34	Capability Pointer	60	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RW
3E-3F	-reserved-	00	

## **PCI Configuration Space Device-Specific Registers**

Offset	Power Management Configuration	Default	Acc
40-5F	-reserved-	00	_
60	Capability ID	01	RO
61	Next Item Pointer	70	RO
63-62	Power Management Capabilities	0622	RO
65-64	Power Management Control / Status	0000	RW
67-66	Data + PM Control / Status BSE	0000	RO
68-6F	-reserved-	00	

Offset	AGP Configuration	<b>Default</b>	Acc
	Capability ID	02	RO
71	Next Item Pointer	00	RO
73-72	Revision Number	0020	RO
77-74	AGP Status	1F00 0207	RO
7B-78	AGP Command	0000 0000	RW
7C-FF	-reserved-	00	

## Memory Base 0

Up to 64 MB for the graphics and video playback buffer.

## **Memory Base 1**

16 MB for memory mapped I/O, 2D host Bitblt space and burst command area.

Offset Range	Memory Mapped I/O (0 to 2M-1)	Acc
0000-01FF	2D Engine Control	RW
0200-03FF	Video-related Engines Control	RW
0400-07FF	3D Engine Control	RW
0800-0BFF	Burst Command Area	RW
	DVD Engine (MPEG) Control	RW
0E00-0FFF	DMA / AGP Control	RW
1000-83BF	-reserved-	_
83Cx-83Dx	VGA Memory Mapped I/O	RW
83E0-FFFF	-reserved-	

Offset Range	2D Host Bitblt / Burst Command Area	Acc
2M to 4M-1	2D Host Bitblt Space	RW
4M to 8M-1	Burst Command Area	RW
8M to 16M-1	-reserved-	





## **VGA Registers**

Port	Index	General Registers	Acc
3C2	-	Miscellaneous Output	WO
3CC	-	Miscellaneous Output	RO
3C2	-	Input Status 0	RO
3?A	-	Input Status 1	RO
3C3	-	Video Subsystem Enable	RW
46E8	-	Video Adapter Enable	RW

In the port column above "?" = B for monochrome mode and D for color mode.

Port	Index	Attribute Controller Registers	Acc
3C0	-	Index	RW
3C1	00-0F	Color Palette	RW
3C1	10	Mode Control	RW
3C1	11	Overscan Color	RW
3C1	12	Color Plane Enable	RW
3C1	13	Horizontal Pixel Panning	RW
3C1	14	Color Select	RW
3C1	15-7F	-reserved-	

Port	Index	Sequencer Registers	Acc
3C4	-	Index	RW
3C5	00	Reset	RW
3C5	01	Clocking Mode	RW
3C5	02	Map Mask	RW
3C5	03	Character Map Select	RW
3C5	04	Memory Mode	RW
3C5	05-0F	-reserved-	
3C5	10-7F	(extended registers - see next page)	

Port	Index	Graphics Controller Registers	Acc
3CE	-	Index	RW
3CF	00	Set / Reset	RW
3CF	01	Set / Reset Enable	RW
3CF	02	Color Compare	RW
3CF	03	Data Rotate	RW
3CF	04	Read Map Select	RW
3CF	05	Mode	RW
3CF	06	Miscellaneous	RW
3CF	07	Color Don't Care	RW
3CF	08	Bit Mask	RW
3CF	09-1F	-reserved-	
3CF	20-7F	(extended registers - see next page)	

Refer to any VGA book or technical reference for detailed descriptions of the bits of the above VGA-standard registers.

Port	Index	CRT Controller Registers	Acc
3?4	-	Index	RW
3?5	00	Horizontal Total	RW
3?5	01	Horizontal Display End	RW
3?5	02	Start Horizontal Blank	RW
3?5	03	End Horizontal Blank	RW
3?5	04	Start Horizontal Retrace	RW
3?5	05	End Horizontal Retrace	RW
3?5	06	Vertical Total	RW
3?5	07	Overflow	RW
3?5	08	Preset Row Scan	RW
3?5	09	Max Scan Line	RW
3?5	0A	Cursor Start	RW
3?5	0B	Cursor End	RW
3?5	0C	Start Address High	RW
3?5	0D	Start Address Low	RW
3?5	0E	Cursor Location High	RW
3?5	0F	Cursor Location Low	RW
3?5	10	Vertical Retrace Start	RW
3?5	11	Vertical Retrace End	RW
3?5	12	Vertical Display End	RW
3?5	13	Offset	RW
3?5	14	Underline Location	RW
3?5	15	Start Vertical Blank	RW
3?5	16	End Vertical Blank	RW
3?5	17	CRTC Mode Control	RW
3?5	18	Line Compare	RW
3?5	19-31	-reserved-	
3?5	32-7F	(extended registers - see next page)	

In the port column above "?" = B for monochrome mode and D for color mode.

Refer to any VGA book or technical reference for detailed descriptions of the bits of the above VGA-standard registers.





## **VGA Extended Registers**

Port	Index	Extended Sequencer Registers	Acc
3C5	10	Extended Register Unlock	RW
3C5	11	Configuration 0	RO
3C5	12	Configuration 1	RO
3C5	13	Configuration 2	RO
3C5	14	Memory Clock DPA 0	RW
3C5	15	Display Mode Control	RW
3C5	16	Display FIFO Threshold Control	RW
3C5	17	Display FIFO Control	RW
3C5	18	Display Arbitor Control 0	RW
3C5	19	Clock Control	RW
3C5	1A	PCI Bus Control	RW
3C5	1B	Power Management Control 0	RW
3C5	1C	Horiz Display Quadword Count Data	RW
3C5	1D	Horiz Display Quadword Count Control	RW
3C5	1E	Power Management Control	RW
3C5	1F	Memory Control 0	RW
3C5	20	Typical Arbiter Control 0	RW
3C5	21	Typical Arbiter Control 1	RW
3C5	22	Display Arbiter Control 1	RW
3C5	23	Memory Control 1	RW
3C5	24	Memory Control 2	RW
3C5	25	General Purpose I/O Port	RW
3C5	26	IIC Serial Port Control 0	RW
3C5	27	Memory Control 3	RW
3C5	28	Memory Control 4	RW
3C5	29	Memory Control 5	RW
3C5	2A	MCK De-skew Control 0	RW
3C5	2B	MCK De-skew Control 1	RW
3C5	2C	General Purpose I/O Port	RW
3C5	2D	Power Management Control 1	RW
3C5	2E	Power Management Control 2	RW
3C5	2F	PCI Config Memory Base Shadow 0	RW
3C5	30	PCI Config Memory Base Shadow 1	RW
3C5	31	IIC Serial Port Control 1	RW
3C5	32	SPR 1	RW
3C5	33	SPR 2	RW
3C5	34	SPR 3	RW
3C5	36-35	Subsystem Vender ID	RW
3C5	38-37	Subsystem ID	RW
3C5		BIOS Reserved Register 1-0	RW
3C5	3F-3B	-reserved-	
3C5	40	AGP Pad Control 1	RW
3C5	41	Typical Arbitor Control 1	RW
3C5	42	Typical Arbitor Control 2	RW
3C5	43		17.44
$\mathcal{S}$	43	-reserved-	

("3C5" Sequencer Extended Registers table continued at top of next column)

Port	Index	<b>Extended Sequencer Regs (continued)</b>	Acc
3C5	44	LCDCK Clock Synth D Value (def=C3h)	RW
3C5	45	LCDCK Clock Synth N Value (def=2Ah)	RW
3C5	46	VCK Clock Synthesizer D Value (C3h)	RW
3C5	47	VCK Clock Synthesizer N Value (2Ah)	RW
3C5	48	ECK Clock Synthesizer D Value (47h)	RW
3C5	49	ECK Clock Synthesizer N Value (6Ah)	RW
3C5	4A	MCK Clock Synthesizer D Value	RW
3C5	4B	MCK Clock Synthesizer N Value	RW
3C5	4C-7F	-reserved-	

Port	Index	<b>Extended Graphics Controller Regs</b>	Acc
3CF	20	Offset Register Control	RW
3CF	21	Offset Register A	RW
3CF	22	Offset Register B	RW
3CF	23-7F	-reserved-	

Port	Index	Extended CRT Controller Regs	Acc
3?5	32	Mode Control	RW
3?5	33	HSYNC Adjuster	RW
3?5	34	Starting Address Overflow	RW
3?5	35	Extended Overflow	RW
3?5	36	Power Mgmt Control 3 (Monitor Control)	RW
3?5	37	-reserved-	
3?5	38	Signature Data Register B0	RW
3?5	39	Signature Data Register B1	RW
3?5	3A	Signature Data Register B2	RW
3?5	3F-3B	BIOS Reserved Register 6-2	RW
3?5	40	Test Mode Control 0	RW
3?5	41-45	-reserved-	
3?5	46	Test Mode Control 1	RW
3?5	47	Test Mode Control 2	RW
3?5	48	Test Mode Control 3	RW
3?5	49-7F	-reserved-	_





## **2D** Graphics Engine Registers

Offset	2D Graphics Engine Registers	Acc
0000	GE Command	RW
0004	GE Mode / Status	RW
0008	BitBLT Source Address	RW
000C	BitBLT Destination Address	RW
0010	Dimension	RW
0014	Pattern Address	RW
0018	FG Color or Destination Color Key	RW
001C	BG Color or Source Color Key	RW
0020	Scissors Top and Left Limit	RW
0024	Scissors Bottom and Right Limit	RW
0028	Offset	RW
002C	Direct3D Control	RW
0030	Source Map Base Address	RW
0034	Destination Map Base Address	RW
0038	Pitch	RW
003C	Mono Pattern Data Port 0	WO
0040	Mono Pattern Data Port 1	WO
0044	-reserved-	
0100-01FF	Color Pattern RAM Ports 0-63	WO

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1.





## **Video Engine Registers**

Offset	Video Playback & Blending Registers	Acc
0200	Interrupt Flags & Masks Control	RW
0204	Ram Table & Address Flip Status	RO
0208	Alpha Win & HI H & V Start	RW
020C	Alpha Win H & V End & HI Center Offset	RW
0210	Alpha Window Control	RW
0214	CRT Starting Address	RW
0218	Second Display Start Address	RW
021C	Alpha Stream Frame Buffer Stride	RW
0220	CRT Color Key	RW
0224	Alpha Win & HI FB Start Address	RW
0228	Chroma Key Lower Bound	RW
022C	Chroma Key Upper Bound	RW
0230	Video Stream 1 Control	RW
0234	Video Win 1 Fetch Count.	RW
0238	Video Win 1 FB Y Start Address 1	RW
023C	Video Win 1 FB Stride	RW
0240	Video Win 1 H & V Start	RW
0244	Video Win 1 H & V End	RW
0248	Video Win 1 FB Y Start Address 2	RW
024C	Video Win 1 Display Zoom Control	RW
0250	Video Win 1 Minify & Interpolation Ctrl	RW
0254	Video Win 1 FB Y Start Address 0	RW
0258	Video 1 FIFO Depth / Threshold Control	RW
025C	Video Win 1 FB Y Start Address 3	RW
0260	HI Control	RW
0264	Second Display Color Key	RW
0268	V3 & Alpha Win FIFO Depth & Thr Ctrl	RW
026C	V1 Source Image Line Count	RW
0270	HI Transparent Color	RW
0274	V1 Display Temporary Zoom Control	RW
0278	V3 & Alpha Win FIFO Depth / Thr Ctrl	RW
027C, 0280	-reserved-	_
0284	V1 CSC & Enhancement Control (I)	RW
0288	V1 CSC & Enhancement Control (II)	RW
028C	V1 FB U Start Address 0	RW
0290, 0294	-reserved-	
0298	Compose Outputs Mode Select	RW
029C	-reserved-	
02A0	V3 Control	RW
02A0 02A4	V3 Frame Buffer Starting Address 0	RW
02A4 02A8	V3 Frame Buffer Starting Address 1	RW
02AC	V3 Frame Buffer Stride	RW
02AC 02B0	V3 Horizontal and Vertical Start	RW
02B0 02B4	V3 Horizontal and Vertical Start V3 Horizontal and Vertical End	RW
02B4 02B8	V3 & Alpha Window Fetch Count	RW
02BC	V3 Display Zoom Control 1	
02BC 02C0	V3 Minify & Interpolation Control	RW
		RW
02C4	V3 CSC & Enhancement Control (I)	RW
02C8	V3 CSC & Enhancement Control (II)	RW
02CC	V3 Display Temporary Zoom Control	RW

Offset	Video Playback & Blending Regs (cont)	Acc
02D0	Graphics Hardware Cursor Mode Control	RW
02D4	Graphics Hardware Cursor Position	RW
02D8	Graphics Hardware Cursor Origin	RW
02DC	Graphics Hardware Cursor FG Color	RW
02E0	Graphics Hardware Cursor BG Color	RW
02E4	Video Window 1 FB U Start Address 1	RW
02E8	Video Window 1 FB U Start Address 2	RW
02EC	Video Window 1 FB U Start Address 3	RW
02F0	Video Window 1 FB V Start Address 0	RW
02F4	Video Window 1 FB V Start Address 1	RW
02F8	Video Window 1 FB V Start Address 2	RW
02FC	Video Window 1 FB V Start Address 3	RW

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1. FG = Foreground, BG = Background, Win = Window, FB = Frame Buffer, CSC = Color Space Conversion, Thr = Threshold





## **Video Engine Registers (continued)**

Offset	Video Capture Engine & HQV Regs	Acc
0300	C0 Interrupt Flags and Masks Control	RW
0304	C1 Interrupt Flags and Masks Control	RW
0308, 030C	-reserved-	
0310	C0 Interface Control	RW
0314	C0 Video H Range (CCIR601 only)	RW
0318	C0 Video V Range (CCIR601 only)	RW
031C	C0 Scaling Control	RW
0320	C0 VBI Data Horizontal Range	RW
0324	C0 VBI Data Vertical Range	RW
0328	C0 VBI Memory Starting Address	RW
032C	C0 VBI Memory Stride	RW
0330	C0 Ancillary Data Count Setting	RW
0334	C0 Max Count of Active Video Data	RW
0338	C0 Max VBI or ANC Memory Data Count	RW
033C	C0 Capture Data Count	RO
0340	C0 Video Capture Data 1st FB Start Addr	RW
0344	C0 Video Capture Data 2nd FB Start Addr	RW
0348	C0 Video Capture Data 3rd FB Start Addr	RW
034C	-reserved-	—
0350	C0 Active Video Data Memory Stride &	RW
	Coring Function	
0354	C1 Interface Control	RW
0358-377	-reserved-	
0378	C1 Max Count of Active Video Data	RW
037C	-reserved-	
0380	C1 Capture Data Count	RW
0384	C1 Video Capture Data 1st FB Start Addr	RW
0388	C1 Video Capture Data 2nd FB Start Addr	RW
038C	C1 Active Video Data Memory Stride &	RW
	Coring function	
0390-3BF	-reserved-	—
03C0	Sub-picture FB Stride & Control	RW
03C4	Sub-picture FB Start Address	RW
03C8	Sub-picture 4 X 16 RAM Table Write Ctrl	RW
03CC	Sub-picture RAM Table Read Data	RO
03D0	HQV Stream Control / Status	RW
03D4	HQV SW Source Data Start Address 0 (Y)	
03D8	HQV SW Source Data Start Address 1 (U)	
03DC	HQV SW Source Data Start Address 2 (V)	RW
03E0	HQV Source Data Line Count & Fetch	RW
	Count Per Line	
03E4	HQV Filter Control	RW
03E8	HQV Minify Control	RW
03EC	HQV Destination Data Start Address 0	RW
03F0	HQV Destination Data Start Address 1	RW
03F4	HQV Destination FB Stride	RW
03F8	HQV Source FB Stride	RW
03FC	-reserved-	

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1. FB = Frame Buffer, C0 = Capture 0, C1 = Capture 1, HQV = High Quality Video, VBI = Vertical Blanking Interval

#### **3D Engine Registers**

Offset	3D Graphics Engine Registers	Acc
(see CLE2	266 graphics programming manual for detail	s)

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1.





## **DVD Engine Registers**

Offset	DVD Engine (MPEG) Regs	Default	Acc
0C00	Picture Description	0000 0000	RW
0C04	Macroblock Description	0000 0000	RW
0C08	Null	xxxx xxxx	W
0C0C	MPEG Control	0000 0000	RW
0C10	Motion Vector 0	xxxx xxxx	W
0C14	Motion Vector 1	XXXX XXXX	W
0C18	Motion Vector 2	xxxx xxxx	W
0C1C	Motion Vector 3	xxxx xxxx	W
0C20	Buffer 0 Y Base Address	XXXX XXXX	W
0C24	Buffer 0 Cb Base Address	xxxx xxxx	W
0C28	Buffer 0 Cr Base Address	xxxx xxxx	W
0C2C	Buffer 1 Y Base Address	xxxx xxxx	W
0C30	Buffer 1 Cb Base Address	xxxx xxxx	W
0C34	Buffer 1 Cr Base Address	XXXX XXXX	W
0C38	Buffer 2 Y Base Address	xxxx xxxx	W
0C3C	Buffer 2 Cb Base Address	xxxx xxxx	W
0C40	Buffer 2 Cr Base Address	xxxx xxxx	W
0C44	Buffer 3 Y Base Address	xxxx xxxx	W
0C48	Buffer 3 Cb Base Address	xxxx xxxx	W
0C4C	Buffer 3 Cr Base Address	xxxx xxxx	W
0C50	Line Offset	xxxx xxxx	W
0C54	MPEG Decoder Status	xxxx xxxx	RW
0C58	IDCT Block Data	XXXX XXXX	W
0C5C	Quantizer Matrix Selection	xxxx xxxx	W
0C60	Quantizer Matrix Content	xxxx xxxx	W
0C64	Slice Bit Stream Content	xxxx xxxx	R
0C80-0C8C	IDCT Coefficients / Datum	xxxx xxxx	W
0C90	Slice Control 1	xxxx xxxx	W
0C94	Slice Control 2	xxxx xxxx	W
0C98	Slice Control 3	xxxx xxxx	W
0C9C	Slice Control 4	xxxx xxxx	W
0CA0	Slice Bit Stream	xxxx xxxx	W
0CA4-0DFF	-reserved-	_	

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1.

## **DMA** Controller Registers

Offset	DMA Controller Registers	Default	Acc
0E00-0E3F	-reserved-	_	
0E40	Channel 0 Memory Address	0000 0000	RW
0E44	Channel 0 Device Address	0000 0000	RW
0E48	Channel 0 Byte Count	0000 0000	RW
0E4C	Channel 0 Descriptor Pointer	0000 0000	RW
0E50	Channel 1 Memory Address	0000 0000	RW
0E54	Channel 1Device Address	0000 0000	RW
0E58	Channel 1Byte Count	0000 0000	RW
0E5C	Channel 1Descriptor Pointer	0000 0000	RW
0E60	Channel 2 Memory Address	0000 0000	RW
0E64	Channel 2 Device Address	0000 0000	RW
0E68	Channel 2 Byte Count	0000 0000	RW
0E6C	Channel 2 Descriptor Pointer	0000 0000	RW
0E70	Channel 3 Memory Address	0000 0000	RW
0E74	Channel 3 Device Address	0000 0000	RW
0E78	Channel 3 Byte Count	0000 0000	RW
0E7C	Channel 3 Descriptor Pointer	0000 0000	RW
0E80	Channel 0 Mode	0000 0000	RW
0E84	Channel 1 Mode	0000 0000	RW
0E88	Channel 2 Mode	0000 0000	RW
0E8C	Channel 3 Mode	0000 0000	RW
0E90	Channel 0 Command / Status	0000 0000	RW
0E94	Channel 1 Command / Status	0000 0000	RW
0E98	Channel 2 Command / Status	0000 0000	RW
0E9C	Channel 3 Command / Status	0000 0000	RW
0EA0	Priority Type	0000 0000	RW
0EA4-0FFF	-reserved-		

All registers above are 32-bit memory mapped with offsets relative to Memory Base 1. Channels 2 and 3 are currently reserved.





## Miscellaneous I/O

One I/O port is defined: Port 22.

Port 22	2 – PCI / AGP Arbiter DisableRW
7-2	Reserved always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals.
	including PREQ#
- TOTA :	

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

## **PCI Configuration Space I/O**

All registers (listed above in the "register summary" section of this document) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CI	FB-CF8 - Configuration AddressRW
31	Configuration Space Enable
	0 Disabled default
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	<b>Reserved</b> always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	<b>Device Number</b>
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
10-8	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions (only function 0 is
	defined).
7-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
1-0	Fixed always reads 0
Port CFF-CFC - Configuration DataRW	

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.





## **Device 0 Register Descriptions**

### **Device 0 Host Bridge Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through 0CF8 / 0CFC with bus number, function number and device number equal to zero.

Device (	0 Offs	et 1-0 - Vendor ID (1106h)RO
15-0		ode (reads 1106h to identify VIA Technologies)
Device	0 Offs	et 3-2 - Device ID (3123h)RO
15-0		ode (reads 3123h to identify the CLE266 North
10 0		ge chip)
Dovice	n Offs	et 5-4 –Command (0006h)RW
15-10		
9		Back-to-Back Cycle EnableRO
9	rast ()	Fast back-to-back transactions only allowed to
	U	the same agentdefault
	1	Fast back-to-back transactions allowed to
	1	different agents
8	CEDI	R# EnableRO
o	SEKI 0	SERR# driver disabled default
	1	SERR# driver enabled
	-	R# is used to report ECC errors)
7		ess / Data SteppingRO
,	Auui 0	Device never does steppingdefault
	1	Device always does stepping
6	-	y Error ResponseRW
U	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	-	Palette SnoopRO
3	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	-	ory Write and Invalidate CommandRO
•	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Spec	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI 1	Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	space RO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Device	0 Offset 7-6 – Status (0210h)RWC
15	Detected Parity Error
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
1.1	(command register bit-6)write one to clear
14	Signaled System Error (SERR# Asserted)
13	always reads 0 Signaled Master Abort
13	0 No abort received
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
10.0	0 Target Abort never signaled
10-9	DEVSEL# Timing 00 Fast
	01 Medium always reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
	0 No data parity error detected default
	1 Error detected in data phase. Set only if error
	response enabled via command bit- $6 = 1$ and
	The CLE266 was initiator of the operation in
	which the error occurred
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Features always reads 0
5	66MHz Capable always reads 0
4	Supports New Capability list always reads 1
3-0	Reservedalways reads 0
Dovidos	0 Offset 9 Davision ID (0mh)
	0 Offset 8 - Revision ID (0nh)RO
7-0	Chip Revision Codealways reads 0nh
<b>Device</b>	0 Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
Davis	0 Officet A. Sub-Class Code (00b)
	0 Offset A - Sub Class Code (00h)RO
7-0	Sub Class Codereads 00 to indicate Host Bridge
Device	0 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
ъ.	_
	0 Offset D - Latency Timer (00h)RW
Specifie	es the latency timer value in PCI bus clocks.
7-3	<b>Guaranteed Time Slice for CPU</b> default=0
2-0	Reserved (fixed granularity of 8 clks) always read 0
	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read
	back in Offset 75 bits 5-4 (PCI Arbitration 1).





## **Device 0 Host Bridge Header Registers (continued)**

Device	0 Offset E - Header Type (00h)RO
7-0	Header Type Code reads 00: single function
Device	0 Offset F - Built In Self Test (BIST) (00h)RO
7	BIST Supportedreads 0: no supported functions
6-0	<b>Reserved</b> always reads 0

## <u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h) ......RW

31-28 Upper Programmable Base Address Bits ...... def=0
27-20 Lower Programmable Base Address Bits ...... def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) <u>6</u> <u>5</u> <u>4</u> (Gr Aper Size) RW RW RW RW RW RW RW 1M RWRWRWRWRWRW 0 2MRWRWRWRWRW 0 4M RW RW RW RW RW 0 0 8M RWRWRWRW 0 0 16M RWRWRW 0 0 0 0 32M RWRW 0 0 0 0 0 64M RW 0 0 0 0 0 128M 0 0 0 0 0 0 0 256M

19-0 Reserved always reads 00008

Note: The locations in the address range defined by this register are prefetchable.

#### **Device 0 Host Bridge Header Registers (continued)**

**15-0** Subsystem ID .......default = 0 This register may be written once and is then read only.

Device 0 Offset 34 - Capability Pointer (A0h).....RO

Contains a byte offset from the start of configuration space.

7-0 AGP Capability List Pointer ...... always reads A0h





## **Device 0 Host Bridge Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### V-Link Control

<b>Device</b>	0 Offset 40 – V-Link Specification ID (00h)RO	<b>Device 0 Offset 45 –NB V-Link Bus</b>	Timer (44h) RW
7-0	Specification Revision always reads 00	7-4 Timer for Normal Priority	Requests from SB
		0000 Immediate	
ъ .	0.000 (44 ND VII C 199 (401) DO	0001 1*4 VCLKs	
	0 Offset 41 – NB V-Link Capability (18h)RO	0010 2*4 VCLKs	
7-6	<b>Reserved</b> always reads 0	0011 3*4 VCLKs	
5	16-bit Bus Width SupportedRO	0100 4*4 VCLKs	default (both timers)
	0 Not Supporteddefault	0101 5*4 VCLKs	
	1 Supported	0110 6*4 VCLKs	
4	8-Bit Bus Width SupportedRO	0111 7*4 VCLKs	
	0 Not Supported	1000 8*4 VCLKs	
	1 Supporteddefault	1001 16*4 VCLKs	
3	4x Rate SupportedRO	1010 32*4 VCLKs	
	0 Not Supported	1011 64*4 VCLKs	
	1 Supporteddefault	11xx Own the bus for as lor	
2	2x Rate SupportedRO	3-0 Timer for High Priority Re	quests from SB
	0 Not Supporteddefault	0000 Immediate	
	1 Supported	0001 1*2 VCLKs	
		0010 040 1701 17	
1-0	<b>Reserved</b> always reads 0	0010 2*2 VCLKs	
1-0	Reserved always reads 0	0011 3*2 VCLKs	
	·	0011 3*2 VCLKs 0100 4*2 VCLKs	default (both timers)
<b>Device</b>	0 Offset 42 – NB Downlink Command (88h)RW	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs	default (both timers)
Device 7-4	0 Offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs	default (both timers)
<b>Device</b>	0 Offset 42 – NB Downlink Command (88h)RW	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs	default (both timers)
Device 7-4 3-0	Doc offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8  DnCmd Write Buffer Size (doublewords) def = 8	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs	default (both timers)
Device 7-4 3-0 Device	O Offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8  DnCmd Write Buffer Size (doublewords) def = 8  O Offset 44-43 – NB Uplink Status (8280h)RO	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs	default (both timers)
Device 7-4 3-0 Device 15-12	O Offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8  DnCmd Write Buffer Size (doublewords) def = 8  O Offset 44-43 – NB Uplink Status (8280h)RO  UpCmd P2C Write Buffer Size (max lines) def = 8	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs 1010 32*2 VCLKs	default (both timers)
Device 7-4 3-0  Device 15-12 11-8	Dock do Offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8  DnCmd Write Buffer Size (doublewords) def = 8  D Offset 44-43 – NB Uplink Status (8280h)RO  UpCmd P2C Write Buffer Size (max lines) def = 8  UpCmd P2P Write Buffer Size (max lines) def = 2	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs 1010 32*2 VCLKs	
Device 7-4 3-0 Device 15-12	O Offset 42 – NB Downlink Command (88h)RW  DnCmd Max Request Depth (0=1 DnCmd) def = 8  DnCmd Write Buffer Size (doublewords) def = 8  O Offset 44-43 – NB Uplink Status (8280h)RO  UpCmd P2C Write Buffer Size (max lines) def = 8	0011 3*2 VCLKs 0100 4*2 VCLKs 0101 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs 1010 32*2 VCLKs	





<b>Device</b>	0 Offs	et 46 – NB V-Link Misc Control (00h)RW	
7	Downstream High Priority		
	0	Disable High Priority Down Commandsdef	
	1	Enable High Priority Down Commands	
6		nlink Priority	
	0	Treat Downlink Cycles as Normal Priority.def	
- 4	1	Treat Downlink Cycles as High Priority	
5-4		bine Multiple STPGNT Cycles into V-Link	
		mand	
	00 01	1 , 1	
	10		
	11	4 commands per V-Link command	
3-2		nk Master Access Ordering Rules	
· -	00	High priority read, pass normal read (not pass	
		write)default	
	01	Read (high/normal) pass write (HR>LR>W)	
	1x	Read / write in order	
1-0	Rese	rved always reads 0	
		et 47 – V-Link Control (00h)RW	
	0 Offse	•	
Device	0 Offse Rese	et 47 – V-Link Control (00h)RW	
Device 7-6	0 Offse Rese	ved	
Device 7-6	0 Offse Reser C2P Flush	rved always reads 0 Read L1 Ready Returned After P2C Write Disable default	
Device 7-6 5	O Offso Reser C2P Flush 0	rved always reads 0 Read L1 Ready Returned After P2C Write Disable default Enable	
Device 7-6 5 4-3	0 Offse Reser C2P Flush 0 1 Reser	rved always reads 0 Read L1 Ready Returned After P2C Write Disable default Enable rved always reads 0	
Device 7-6 5	O Offse Reser C2P Flush 0 1 Reser Auto-	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0  Disconnect	
Device 7-6 5 4-3	Reser C2P Flush 0 1 Reser Auto	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0  Disable default Enable rved always reads 0  Disconnect Disable default	
Device 7-6 5 4-3 2	O Offso Reser C2P Flush 0 1 Reser Auto- 0 1	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0  Disable default Enable rved always reads 0  Disable default Enable rved default Enable	
Device 7-6 5 4-3	O Offso Reser C2P Flush 0 1 Reser Auto 0 1 V-Lin	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0 -Disconnect Disable default Enable hk Disconnect Cycle for HALT cycle	
Device 7-6 5 4-3 2	O Offse Reser C2P Flush 0 1 Reser Auto 0 1 V-Lin 0	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0 -Disconnect Disable default Enable bis Disconnect Cycle for HALT cycle Disable default	
Device 7-6 5 4-3 2	O Offso Reser C2P Flush 0 1 Reser Auto 0 1 V-Lin 0	rved always reads 0  Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0  -Disconnect Disable default Enable hk Disconnect Cycle for HALT cycle Disable default Enable	
Device 7-6 5 4-3 2	0 Offse Reser C2P Flush 0 1 Reser Auto 0 1 V-Lin 0 1	rved always reads 0  Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0  -Disconnect Disable default Enable nk Disconnect Cycle for HALT cycle Disable default Enable nk Disconnect Cycle for STPGNT Cycle	
Device 7-6 5 4-3 2	O Offso Reser C2P Flush 0 1 Reser Auto 0 1 V-Lin 0	rved always reads 0 Read L1 Ready Returned After P2C Write  Disable default Enable rved always reads 0 -Disconnect Disable default Enable nk Disconnect Cycle for HALT cycle Disable default Enable nk Disconnect Cycle for STPGNT Cycle	

Device	O Offset 48 – NB/SB V-Link Configuration (18h)RW
7	<b>Reserved</b> always reads 0
6	Rest Bus Width Supported
	0 Not Supporteddefault
	1 Supported
5	16-bit Bus Width Supported
	0 Not Supporteddefault
	1 Supported
4	8-Bit Bus Width Supported
	0 Not Supported
	1 Supported default
3	4x Rate Supported
	0 Not Supported
	1 Supported default
2	2x Rate Supported
	0 Not Supporteddefault
	1 Supported
1-0	<b>Reserved</b> always reads 0





	0 Offset 49 – SB V-Link Capability (18h)RO
7-6 -	Reserved always reads 0
5	16-bit Bus Width SupportedRO
	0 Not Supporteddefault
	1 Supported
4	8-Bit Bus Width SupportedRO
	0 Not Supported
•	1 Supported default
3	4x Rate SupportedRO
	0 Not Supported
•	1 Supported default
2	2x Rate SupportedRO
	0 Not Supporteddefault
1.0	1 Supported
1-0	<b>Reserved</b> always reads 0
Device	0 Offset 4A – SB Downlink Status (88h)RO
7-4	<b>DnCmd Max Request Depth</b> (0=1 DnCmd) def = 8
3-0	<b>DnCmd Write Buffer Size</b> (doublewords) def = 8
	Differing Witte Builer Size (double words) doi: 0
<b>Device</b>	<u> 0 Offset 4C-4B – SB Uplink Command (8280h).RW</u>
15-12	<b>UpCmd P2C Write Buffer Size</b> (max lines) def = 8
11-8	<b>UpCmd P2P Write Buffer Size</b> (max lines) def = 2
7-4	<b>UpCmd Max Request Depth</b> (0=1 UpCmd) def = 8
3-0	<b>Reserved</b> always reads 0
Dovice	0 Offset 4D – SB V-Link Bus Timer (44h)RW
7-4	Timer for Normal Priority Requests from SB
/ <del></del>	0000 Immediate
	0001 1*4 VCLKs
	0010 2*4 VCLKs
	0011 3*4 VCLKs
	0100 4*4 VCLKsdefault (both timers)
	0101 5*4 VCLKs
	0110 6*4 VCLKs
	0111 7*4 VCLKs
	1000 8*4 VCLKs
	1001 16*4 VCLKs
	1001 16*4 VCLKs 1010 32*4 VCLKs
	1010 32*4 VCLKs
	1010 32*4 VCLKs 1011 64*4 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request <b>Timer for High Priority Requests from SB</b>
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request <b>Timer for High Priority Requests from SB</b> 0000 Immediate
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request <b>Timer for High Priority Requests from SB</b> 0000 Immediate 0001 1*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request  Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0110 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0110 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0110 4*2 VCLKs
3-0	1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request  Timer for High Priority Requests from SB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0110 4*2 VCLKs 0110 5*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs

ty (00h)RW
default
default
always reads 0
default
always reads 0
default
default
default
ntrol (00h) RW
rity
mmands default
nmands
always reads 0
ycle Write Flush
)
default





#### **Host CPU Control**

<b>Device</b>	0 Offset 50 - Request Phase Control (00h)RW	<b>Device</b>	0 Offset 52 - CPU Interface Advanced Ctrl (00h)RW
7	CPU Hardwired IOQ (In Order Queue) Size	7	CPU RW DRAM 0WS for Back-to-Back Pipeline
	Default via VAD2 from strap on South Bridge LA18.		Access
	0 1-Level		0 Disabledefault
	1 8-Level		1 Enable
6	GTL Pullup	6	HREQ / HPRI
	Default via VAD3 from strap on South Bridge LA19.		0 Disabledefault
	0 Disable		1 Enable
	1 Enable	5	GTL POS
5	GTL Always Pullup Mode		0 Disable default
	0 Disable		1 Enable
	1 Enabledefault	4	Dynamic Snoop Stall for CPU FIFO Full
4-0	Dynamic Defer Snoop Stall Count		0 Disable default
D	0 Office 51 CDU Leading Deads Constant (00h) DW		1 Enable
	0 Offset 51 – CPU Interface Basic Control (00h)RW	3	Write Retire Policy After 2 Writes
7	Add 1T Delay for CPU-to-Memory Requests		0 Disabledefault
	0 Disabledefault		1 Enable
_	1 Enable	2	133 / 100 DADS Fast Conversion
6	Read Around Write		0 Disabledefault
	0 Disabledefault		1 Enable
_	1 Enable	1	Consecutive Speculative Read
5	DRQ Control		0 Disabledefault
	0 Non pipelined default		1 Enable
	1 Pipelined	0	Speculative Read
4	CPU to PCI Read Defer		0 Disabledefault
	0 Disabledefault		1 Enable
	1 Enable	Dovido	0 Offset 52 CDI Arbitration Control (02h) DW
3	Two Defer / Retry Entries		0 Offset 53 – CPU Arbitration Control (03h) RW
	0 Disabledefault	7-4	Host Timer default = 0
•	1 Enable	3-0	<b>BPRI Timer</b> (units of 4 HCLKs)default = 3
2	Two Defer / Retry Entries Shared	Device	0 Offset 54 – CPU Miscellaneous Control (00h) RW
	0 Each entry is dedicated to 1 CPUdefault	7-6	CPU Frequency (VAD1-0 strap from South Bridge
4	1 Each entry is shared by 2 CPUs	7-0	pins SA[16-17])
1	PCI Master Pipelined Access		00 -reserved-
	0 Disabledefault 1 Enable		01 100
0			1x 133
0	Dual Processor Mode Enhancement	5	SDRAM Burst Length of 8
	0 Disabledefault	3	0 Disabledefault
	1 Enable		1 Enable
		4-3	Reservedalways reads 0
		4-3	nesci veuaiways leads 0

**AGP Capability Header Support** 

Enable

Reserved

1-0

0 Disable.....default

.....always reads 0





### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the CLE266 BIOS porting guide for details).

Table 6. System Memory Map

Space	Start	<u>Size</u>	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Device	0 Offset 55 – DRAM Control (00h)RW
7	<b>0WS Back-to-Back Write to Different DDR Bank</b>
	0 Disabledefault
	1 Enable
6	Reserved always reads 0
5	DQS Input DLL Adjustment
	0 Disabledefault
	1 Enable
4	DQS Output DLL Adjustment
	0 Disabledefault
	1 Enable
3	DQM Removal (Always Perform 4-Burst RW)
	0 Disabledefault
	1 Enable
2	DQS Output
	0 Disabledefault
	1 Enable
1	Auto Precharge for TLB Read or CPU WriteBack
	0 Disabledefault
	1 Enable
0	Write Recovery Time
	0 1Tdefault
	1 2T





Device	0 Offset 58 - DRAM MA Map Type (22h)RW
7-5	Bank 1/0 MA Map Type (see Table 7 below)
4	Bank 1/0 1T Command Rate
	0 2T Commanddefault
	1 1T Command
3-1	Bank 3/2 MA Map Type (see Table 7 below)
0	Bank 3/2 1T Command Rate
	0 2T Commanddefault
	1 1T Command

## Table 7. MA Map Type Encoding

000	<u>16Mb</u>	8-bit, 9-bit, 10-bit Column Address
001	64/128Mb	8-bit Column Addressdefault
010	64/128Mb	9-bit Column Address
011	64/128Mb	10/11-bit Column Address
100		-reserved-
101	<u>256Mb</u>	8-bit Column Address
110	256Mb	9-bit Column Address
111	<u>256Mb</u>	10/11-bit Column Address

## **Device 0 Offset 5F-5A – DRAM Row Ending Address:**

Offset 5A - Bank 0 Ending (HA[31:24]) (01h)	RW
Offset 5B - Bank 1 Ending (HA[31:24]) (01h)	RW
Offset 5C - Bank 2 Ending (HA[31:24]) (01h)	RW
Offset 5D – Bank 3 Ending (HA[31:24]) (01h)	RW

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device	0 Offset 60 – DRAM Type (00h)	RW
7-4	Reserved	
3-2	DRAM Type for Bank 3/2	•
	00 SDR SDRAM	default
	01 -reserved-	
	10 DDR SDRAM	
	11 -reserved-	
1-0	DRAM Type for Bank 1/0	
	00 SDR SDRAM	default
	01 -reserved-	
	10 DDR SDRAM	
	11 -reserved-	

Table 8. Memory Address Mapping Table

**SDR / DDR SDRAM** (x4 DRAMs supported by SDR only)

ĺ	MA:	<u>14</u>	13	12	11	10	9	8	7	6	<u>5</u>	4	3	2	1	0	
	16Mb		24		13	12	11	14	22	21	20	19	18	17	16	15	12 row
	(000)				13	PC	24	23	10	9	8	7	6	5	4	3	10,9,8 col
I	64/128Mb																x16 (14,8)
	2K page	14	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (14,8)
	001		27	14	13	PC	26	25	10	9	8	7	6	5	4	3	x8 (14,9)
	4K page	14	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (14,9)
	010		27	14	13	PC	26	11	10	9	8	7	6	5	4	3	x4 (14,10)
	8K page	14	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x8 (14,10)
ı	011		27	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (14,11)
	256Mb																
	2K page	25	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (15,8)
	101		27	14	13	PC	26	25	10	9	8	7	6	5	4	3	
	4K page	26	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (15,9)
	110		27	14	13	PC	26	11	10	9	8	7	6	5	4	3	
	8K page	27	26	14	13	25	24	23	22	21	20	19	18	17	16	15	\ / /
ı	111		28	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (15,11)





<b>Device</b>	0 Offs	et 61 - Shadow RAM Control 1 (00h)RW
7-6	CC00	00h-CFFFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
5-4		0h-CBFFFh
		Read/write disabledefault
		Write enable
		Read enable
	11	Read/write enable
3-2		0h-C7FFFh
		Read/write disabledefault
	01	Write enable
		Read enable
	11	Read/write enable
1-0		0h-C3FFFh
		Read/write disabledefault
		Write enable
		Read enable
	11	Read/write enable
		Troud Wille Chapte
<b>Device</b>		et 62 - Shadow RAM Control 2 (00h)RW
Device 7-6	0 Offse	et 62 - Shadow RAM Control 2 (00h)RW
	0 Offse	et 62 - Shadow RAM Control 2 (00h)RW
	0 Offse DC00	et 62 - Shadow RAM Control 2 (00h)RW
	0 Offse DC00 00 01	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault
	0 Offse DC00 00 01 10	et 62 - Shadow RAM Control 2 (00h)RW 00h-DFFFFh Read/write disabledefault Write enable
	0 Offso 00 00 01 10 11 D800	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-DBFFFh
7-6	0 Offse 00 01 10 11 <b>D800</b> 00	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-DBFFFh  Read/write disabledefault
7-6	0 Offse 00 01 10 11 <b>D800</b> 00	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-DBFFFh  Read/write disabledefault  Write enable
7-6	0 Offse 00 01 10 11 <b>D800</b> 00	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disable default  Write enable  Read enable  Read/write enable  0h-DBFFFh  Read/write disable default  Write enable  Read enable  Read enable
7-6	0 Offse 00 00 01 10 11 <b>D800</b> 00 01	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-DBFFFh  Read/write disabledefault  Write enable
7-6	0 Offso 00 01 10 11 D800 00 01 10 11 D400	et 62 - Shadow RAM Control 2 (00h)RW  O0h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  Oh-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read enable  Read enable  Read/write enable  Oh-D7FFFh
7-6 5-4	0 Offso 00 01 10 11 D800 00 01 10 11 D400	et 62 - Shadow RAM Control 2 (00h)RW  D0h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  Oh-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read enable  Read enable  Read/write enable
7-6 5-4	0 Offso 00 01 10 11 D800 00 01 10 11 D400	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write disabledefault  Write enable  Read/write disabledefault  Write enable  Read enable  Read enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable
7-6 5-4	0 Offse 00 01 10 11 00 01 10 11 00 01 11 00 01 11 1	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  0h-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read enable  Read/write disabledefault  Write enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write disabledefault  Write enable  Read/write disabledefault
7-6 5-4 3-2	0 Offse 00 01 10 11 00 01 10 11 00 01 11 00 01 11 1	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  0h-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read enable  Read/write disabledefault  Write enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write enable  Read enable  Read enable  Read enable  Read/write enable
7-6 5-4	0 Offse 00 01 10 11 00 01 10 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 11 00 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 01 10 10	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  0h-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write enable  Read enable  Read/write enable  Read/write enable
7-6 5-4 3-2	0 Offso 00 01 10 11 D800 00 01 10 11 D400 01 10 11 D000 00	et 62 - Shadow RAM Control 2 (00h)RW  D0h-DFFFFh  Read/write disabledefault  Write enable  Read enable  Read/write disabledefault  Write enable  Read enable  Read enable  Read write enable  Read/write enable  Oh-D7FFFh  Read/write disabledefault  Write enable  Read/write disabledefault  Write enable  Read/write disabledefault  Write enable  Read/write enable  Read/write enable  Read/write enable  Oh-D3FFFh  Read/write disabledefault
7-6 5-4 3-2	0 Offso 00 01 10 11 D800 01 10 11 D400 01 10 11 D000 01 00 01	et 62 - Shadow RAM Control 2 (00h)RW  00h-DFFFFh  Read/write disabledefault  Write enable  Read enable  0h-DBFFFh  Read/write disabledefault  Write enable  Read enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write enable  0h-D7FFFh  Read/write disabledefault  Write enable  Read/write enable  Read enable  Read/write enable  Read/write enable

<b>Device</b>	0 Offse	et 63 - Shadow RAM Control 3 (00h) RW
7-6	E000	Oh-EFFFFh
	00	Read/write disable default
	01	Write enable
	10	Read enable
	11	Read/write enable
5-4	F000	Oh-FFFFFh
	00	Read/write disable default
	01	Write enable
	10	Read enable
	11	Read/write enable
3-2	Mem	ory Hole
	00	Nonedefault
	01	512K-640K
	10	15M-16M (1M)
	11	14M-16M (2M)
1-0	SMI	Mapping Control
		SMM Non-SMM
		<u>Code</u> <u>Data</u> <u>Code</u> <u>Data</u>
	00	DRAM DRAM PCI PCI
	01	DRAM DRAM DRAM
	10	DRAM PCI PCI PCI
	11	DRAM DRAM DRAM

11 Read/write enable





<b>Device</b>	0 Offset 64 - DRAM Timing for All Banks (E4h)RW
7	Precharge Command to Active Command Period
	$0  T_{RP} = 2T$
	1 $T_{RP} = 3T$ default
6	Active Command to Precharge Command Period
	0  Tras = 5T
	1 $T_{RAS} = 6T$ def
5-4	CAS Latency
	<u>SDR</u> <u>DDR</u>
	00 1T -
	01 2T 2T
	10 3T 2.5Tdefault
	11 - 3T
3	Reserved always reads 0
2	ACTIVE to CMD
	0 2T
	1 3Tdefault
1-0	Bank Interleave
	00 No Interleavedefault
	01 2-way
	10 4-way
	11 Reserved
	For 16Mb SDRAMs bank interleave is always 2-way
Device	0 Offset 65 - DRAM Arbitration Timer (00h)RW
7-4	
3-0	<b>CPU Timer</b> (units of 4 MCLKs) default = 0
	0 Offset 66 - DRAM Arbitration Control (00h)RW
7	SDR – Feedback Clock Select
	DDR - DQS Input Delay Setting
	0 Auto (Rx67 reads DLL calibration result)def
	1 Manual (Rx67 reads DQS input delay)
6	Reserved always reads 0
5-4	
	00 Park at last bus ownerdefault
	01 Park at CPU
	10 Park at AGP
2.0	11 -reserved-
3-0	AGP / CPU Priority (units of 4 MCLKs)

<b>Device</b>	0 Offset 67 – DDR Strobe Input Delay (00h) RW
	SDR:
7-5	Reserved always reads 0
4	MD Latch Clock Select
	0 Internal clock default
	1 External feedback clock
3	<b>Reserved</b> always reads 0
2-0	MD Latch Delay
7-6	DDR: CS Early Clock Selectdefault = 0
	<b>DQS Input Delay</b> default = 0
	(if Rx66[7]=0, read DLL calibration result)
Device	0 Offset 68 – DDR Strobe Output Delay (00h) RW
7-0	<b>DDR DQS Output Delay</b> default = 0





Device	0 Offset 69 – DRAM Clock Select (00h)RW	Device 0 (	Offset 6A - Refresh Counter (00h)RW
7	CPU Operating Frequency Faster Than DRAM	7-0 R	Refresh Counter (in units of 16 MCLKs)
	0 CPU Same As or Equal to DRAMdefault		00 DRAM Refresh Disableddefault
	1 CPU Faster Than DRAM by 33 MHz		01 32 MCLKs
6	DRAM Operating Frequency Faster Than CPU		02 48 MCLKs
	0 DRAM Same As or Equal to CPUdefault		03 64 MCLKs
	1 DRAM Faster Than CPU by 33 MHz		04 80 MCLKs
			05 96 MCLKs
	<u>Rx54[7-6]</u> <u>Rx69[7-6]</u> <u>CPU / DRAM</u>		
	01 10 100/66	т	
	01 00 100 / 100		The programmed value is the desired number of 16-MCLK units minus one.
	01 01 100 / 133†	IV	TCLK units minus one.
	1x 00 133 / 133	Device 0 (	Offset 6B - DRAM Arbitration Control (00h) RW
	†Rx53[6] must also be set to 1 for DRAM > CPU		ast Read to Write turn-around
	All other bit combinations are not supported	, 1	0 Disabledefault
	•••		1 Enable
5	DRAM Controller Queue Greater Than 2	6 P	age Kept Active When Cross Bank
	0 Disabledefault	0 1	0 Disabledefault
	1 Enable		1 Enable
4	DRAM Controller Queue Not Equal to 4	5 B	Burst Refresh
	0 Disabledefault	3 1	0 Disabledefault
	1 Enable		1 Enable
3	DRAM 8K Page Enable	4 (	CKE Function
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
2	DRAM 4K Page Enable	3 (	CA22 / CA14 Swap
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable for performance enhancement
1	Reservedalways reads 0	2-0 S	DRAM Operation Mode Select
0	Multiple Page Mode		000 Normal SDRAM Mode default
	0 Disabledefault		001 NOP Command Enable
	1 Enable		010 All-Banks-Precharge Command Enable
			(CPU-to-DRAM cycles are converted
			to All-Banks-Precharge commands).
			011 MSR Enable
			CPU-to-DRAM cycles are converted to
			commands and the commands are driven on
			MA[14:0]. The BIOS selects an appropriate
			host address for each row of memory such that
			the right commands are generated on
			MA[14:0].

100 CBR Cycle Enable (if this code is selected, CAS-before-RAS refresh is used; if it is not

selected, RAS-Only refresh is used)

101 Reserved 11x Reserved





<u>Device</u>	0 Offset 6C - Drive Control 1 (00h)RW
7-6	SRAS#, SCAS#, SWE#, MA Drive
	00 Lowestdefault
	01
	10
	11 Highest
5-4	<b>Reserved</b> always reads 0
3-2	DDR DQS# Drive
	00 Lowestdefault
	01
	10
	11 Highest
1-0	MD/MECC/CAS/CKE Early Clock Select
	00 Latestdefault
	01
	10
	11 Earliest

Device	0 Offset 6D - Drive Control 2 (00h)RW
7-6	Early Clock Select for SCMD, MA Output (for 1T
	Command)
	00 Latestdefault
	01
	10
	11 Earliest
5-4	DQM Drive
	00 Lowest default
	01
	10
	11 Highest
3-2	CS# Drive
	00 Lowestdefault
	01
	10
	11 Highest
1-0	Memory Data Drive (MD, MECC)
	00 Lowestdefault
	01
	10
	11 Highest





## **PCI Bus Control**

These registers are normally programmed once at system initialization time.

Device	0 Offse	et 70 - PCI Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	Reser	ved always reads 0
5-4	PCI I	Master to DRAM Prefetch
	00	Always prefetchdefault
	x1	Never prefetch
	10	Prefetch only for Enhance command
3	Reser	
2	PCI I	Master Read Caching
	0	Disabledefault
	1	Enable
1		Transaction
		Disabledefault
	1	Enable
0	Reser	rved always reads 0
<b>Device</b>	0 Offse	et 71 - CPU to PCI Flow Control (48h)RWC
7	Retry	StatusRWC
	0	No retry occurreddefault
	1	Retry occurred
6	Retry	Timeout Action
	0	Retry forever (record status only)
	1	Flush buffer or return FFFFFFFh for reads
		default
5-4		Count and Retry Backoff
		Retry 2 times, backoff CPUdefault
	01	
	10	
_		Retry 64 times
3	PCI I	
		Disable
•	1	Enabledefault
2	Reser	, ea
1		patible Type#1 Configuration Cycles Disable (fixed AD31)default
	0	Enable
0	l IDSE	Enable  L Control
U	IDSE 0	AD11, AD12default
	1	AD30, AD31
	1	AD30, AD31

0 Offset 73 - PCI Master Control (00h)RW
<b>Reserved</b> always reads 0
PCI Master 1-Wait-State Write
0 Zero wait state TRDY# response default
1 One wait state TRDY# response
PCI Master 1-Wait-State Read
0 Zero wait state TRDY# response default
1 One wait state TRDY# response
WSC#
0 Disabledefault
1 Enable
<b>Reserved</b> always reads 0
PCI Master Broken Timer Enable
0 Disabledefault
1 Enable. Force into arbitration when there is no
FRAME# 16 PCICLK's after the grant.





Device	0 Offset 75 - PCI Arbitration 1 (00h)RW
7	Arbitration Mode
	0 REQ-based (arbitrate at end of REQ#)default
	1 Frame-based (arbitrate at FRAME# assertion)
6-4	Latency Timerread only, reads Rx0D bits 2:0
3	<b>Reserved</b> always reads 0
2-0	PCI Master Bus Time-Out
	(force into arbitration after a period of time)
	000 Disabledefault
	001 1x16 PCICLKs
	010 2x16 PCICLKs
	011 3x16 PCICLKs
	100 4x16 PCICLKs
	111 7x16 PCICLKs

CLE260	6 Version CD / CE North Bridge Data Sheet
Device	0 Offset 76 - PCI Arbitration 2 (00h)RW
7	I/O Port 22 Access
	0 CPU access to I/O address 22h is passed on to
	the PCI bus default
	1 CPU access to I/O address 22h is processed
_	internally
6	Reserved always reads 0
5-4	
	00 Disable
	01 Grant to CPU after every PCI master grant
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	Setting 01: the CPU will always be granted access
	after the current bus master completes, no matter how
	many PCI masters are requesting.
	Setting 10: if other PCI masters are requesting during
	the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes.
	Setting 11: if other PCI masters are requesting, the
	highest priority will get the bus next, then the next
	highest priority will get the bus, then the CPU will
	get the bus.
	In other words, with the above settings, even if
	multiple PCI masters are continuously requesting the
	bus, the CPU is guaranteed to get access after every

master grant (01), after every other master grant (10)

00 REQ4#.....default

0 Disable default

.....always reads 0

or after every third master grant (11).

Select REQn# to REQ4# mapping

**REQ4#** is High Priority Master

01 REQ0# 10 REQ1# 11 REQ2# Reserved

1 Enable

3-2





#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The on-chip TLB contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

Device (	0 Offset 83-80 - GART/TLB Control (00000000h) RW
31-16	<b>Reserved</b> always reads 0
15-8	Reserved (test mode status)RO
7	Flush Page TLB
	0 Disabledefault
	1 Enable
6-0	Reserved (always program to 0)RW
	or any master access to the Graphics Aperture range, rill not be performed.
Device (	Offset 84 - Graphics Aperture Size (00h)RW
7-0	<b>Graphics Aperture Size</b>
	00000000 256Mdefault
	10000000 128M
	11000000 64M
	11100000 32M
	11110000 16M
	11111000 8M
	11111100 4M
	11111110 2M
	11111111 1M
Offset 8	5 – Write Policy (00h) RW
7	<b>Reserved</b> always reads 0
6-4	Write Request Limitdefault = 0
3	DRAM Bus Float When Idle
	0 Disabledefault
	1 Enable
2-0	Write Request Basedefault = 0
Offset 8	B-88 - GA Translation Table Base (00000000h) RW
31-12	Graphics Aperture Translation Table Base.
	Pointer to the base of the translation table in system
	memory used to map addresses in the aperture range
	(the pointer to the base of the "Directory" table).
11-2	<b>Reserved</b> always reads 0
1	Graphics Aperture A[31:28]
	0 Disabledefault
	1 Enable
	Note: To disable the Graphics Aperture, set this bit to
	0 and set all bits of the Graphics Aperture Size to 0.

To enable the Graphics Aperture, set this bit to 1 and

program the Graphics Aperture Size to the desired

.....always reads 0

aperture size.

Reserved





## **AGP Control**

	O Offset A3-A0 - AGP Capability Identifier
(0020C)	·
	<b>Reserved</b> always reads 00
23-20	<b>Major Specification Revision</b> always reads 0010
	Major rev # of AGP spec to which device conforms
19-16	Minor Specification Revision always reads 0000
	Minor rev # of AGP spec to which device conforms
	Bits 23-16 indicate the device conforms to AGP 2.0
15-8	Pointer to Next Item always reads C0h (last item)
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)
Device (	0 Offset A7-A4 - AGP Status (1F000207h)RO
	Maximum AGP Requestsalways reads 1F†
31-24	
	Max # of AGP requests the device can manage (32)
22.10	† See also RxFC[1] and RxFD[2-0]
23-10	Reserved always reads 0
9	Supports Side Band Addressing always reads 1
8-6	Reserved always reads 0
5	<b>4G Supported</b> (can be written at RxAE[5]
4	<b>Fast Write Supported</b> (can be written at RxAE[4]
3	<b>Reserved</b> always reads 0
2	<b>4X Rate Supported</b> always reads 1
1	<b>2X Rate Supported</b> always reads 1
0	1X Rate Supportedalways reads 1
	O Offset AB-A8 - AGP Command (00000000h)RW  Request Denth (reserved for target) always reads 0s
31-24	Request Depth (reserved for target)always reads 0s
31-24 23-10	Request Depth (reserved for target)always reads 0s Reservedalways reads 0s
31-24	Request Depth (reserved for target)always reads 0s Reservedalways reads 0s Side Band Addressing Enable
31-24 23-10	Request Depth (reserved for target)always reads 0sReserved
31-24 23-10 9	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1Enable
31-24 23-10	Request Depth (reserved for target)always reads 0s Reserved
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved
31-24 23-10 9 8	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1EnableAGP Enabledefault0Disabledefault1EnableReservedalways reads 0s
31-24 23-10 9	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1EnableAGP Enabledefault1EnabledefaultReservedalways reads 0s4G Enable
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 EnableReservedalways reads 0s4G Enabledefault0 Disabledefault
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disabledefault1 Enabledefault
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disabledefault1 EnabledefaultFast Write Enable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 Enabledefault0 Disabledefault1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disabledefault1 EnableFast Write Enabledefault0 Disabledefault
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1Enable0Disabledefault1EnableReservedalways reads 0s4G Enabledefault0Disabledefault1EnableFast Write Enabledefault0Disabledefault1Enable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1Enable0Disabledefault1EnableReservedalways reads 0s4G Enabledefault0Disabledefault1EnableFast Write Enabledefault0Disabledefault1EnableReserveddefault1EnableReserveddefault
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target)always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0Disabledefault1EnableReservedalways reads 0s4G Enabledefault0Disabledefault1EnableFast Write Enabledefault0Disabledefault1EnableReserveddefault1EnableReserveddefault1Always reads 0s4X Mode Enable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 Enablealways reads 0sReservedalways reads 0s4G Enabledefault1 EnabledefaultFast Write Enabledefault0 Disabledefault1 EnabledefaultReservedalways reads 0s4X Mode Enabledefault0 Disabledefault
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault1 Enablealways reads 0sReservedalways reads 0s4G Enabledefault1 EnabledefaultFast Write Enabledefault0 Disabledefault1 EnabledefaultReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enabledefault
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disabledefault1 EnableAGP Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4G Enabledefault0 Disabledefault1 EnableFast Write Enabledefault0 Disabledefault1 EnableReservedalways reads 0s4X Mode Enabledefault0 Disabledefault1 Enable2X Mode Enable
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disable default1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disable default1 EnabledefaultFast Write Enabledefault0 Disable default1 EnabledefaultReservedalways reads 0s4X Mode Enabledefault0 Disable default1 Enabledefault2X Mode Enable default0 Disable default
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disable default1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disable default1 EnabledefaultFast Write Enabledefault0 Disable default1 EnabledefaultReserved always reads 0s4X Mode Enable default0 Disable default1 Enable2X Mode Enable default0 Disable default1 Enable default
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disable default1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disable default1 EnabledefaultFast Write Enabledefault0 Disable default1 EnabledefaultReserved always reads 0s4X Mode Enabledefault0 Disable default1 Enabledefault2X Mode Enable default0 Disable default1 Enable default
31-24 23-10 9 8 7-6 5	Request Depth (reserved for target) always reads 0sReservedalways reads 0sSide Band Addressing Enabledefault0 Disable default1 EnabledefaultReservedalways reads 0s4G Enabledefault0 Disable default1 EnabledefaultFast Write Enabledefault0 Disable default1 EnabledefaultReserved always reads 0s4X Mode Enable default0 Disable default1 Enable2X Mode Enable default0 Disable default1 Enable default

7	Reser	vedalways reads 0
6	AGP I	Read Synchronization
	0	Disabledefault
	1	Enable
5	AGP I	Read Snoop DRAM Post-Write Buffer
	0	Disabledefault
	-	Enable
4		<b>Q# Priority Becomes Higher When Arbiter is</b>
	Parke	d at AGP Master
	0	Disabledefault
	1	Enable
3	2X Ra	ite Supported
	0	Disabledefault
	1	Enable
2		/ Flush
	0	Disable - low priority requests may be
		executed out of orderdefault
	1	Enable – all normal priority AGP operations
		will be executed in order
1		Grant Parking Policy
	0	Non-Parking Grant – if GFRM# or GPIPE# is
		asserted, GGNT# is deasserteddefault
	1	Parking Grant – if GFRM# or GPIPE# is
		asserted, GGNT# is not de-asserted until
		GREQ# is deasserted or timeout
0		to PCI Master or CPU to PCI Turnaround
	Cycle	
	0	2T or 3T Timing default
	1	1T Timing





<u>Jevice</u>	U Uliset AD – AGP Misc Control I (U2n)KW
7-6	Reserved always reads 0
5	Input on AGP GD / GBE Pads
	0 Disabledefault
	1 Enable
4	Choose First or Last Ready of DRAM
	0 Last ready chosendefault
	1 First ready chosen
3-0	<b>AGP Data Phase Latency Timer</b> default = 02h

<b>Device</b>	0 Offset AE - AGP Misc Control 2 (00h)RW
7-6	Reservedalways reads 0
5	4G Supported
	0 4G not supporteddefault
	1 4G supported
4	Fast Write Supported
	0 Fast Write not supporteddefault
	1 Fast Write supported
3	Reservedalways reads 0
2	4X Rate Supported
	0 Disabledefault
	1 Enable
1-0	<b>Reserved</b> always reads 0





## V-Link Control

<u> 0 Offset B4 – V-Link NB Compensation Ctrl (00h)RW</u>	<b>Device</b>	0 Offset B8 – V-Link SB Compensation Ctrl (00h)RW
V-Link Autocomp Output Value always reads 0	7-6	V-Link Autocomp Output Valuealways reads 0
Pullup Compensation Selection	5	Pullup Compensation Selection
O Auto Comp (use values in bits 7-6)default		0 Auto Comp (use values in bits 7-6) default
1 Manual Comp (use values in bits 3-2)		1 Manual Comp (use values in bits 3-2)
Pulldown Compensation Selection	4	Pulldown Compensation Selection
0 Auto Comp (use values in bits 7-6)default		0 Auto Comp (use values in bits 7-6) default
1 Manual Comp (use values in bits 1-0)		1 Manual Comp (use values in bits 1-0)
<b>Pullup Compensation Manual Setting</b> def = 0	3-2	<b>Pullup Compensation Manual Setting</b> def = 0
<b>Pulldown Compensation Manual Setting</b> $def = 0$	1-0	<b>Pulldown Compensation Manual Setting</b> def = 0
0 Offset B5 – V-Link NB Drive Control (00h)RW	<b>Device</b>	0 Offset B9 - V-Link SB Drive Control (00h) RW
NB V-Link Strobe Pullup Manual Setting	7-6	SB V-Link Strobe Pullup Manual Setting
NB V-Link Strobe Pulldown Manual Setting	5-4	SB V-Link Strobe Pulldown Manual Setting
<b>Reserved</b> always reads 0	3-1	<b>Reserved</b> always reads 0
NB V-Link Slew Rate Control	0	SB V-Link Slew Rate Control
0 Disabledefault		0 Disabledefault
1 Enable		1 Enable
	V-Link Autocomp Output Value always reads 0 Pullup Compensation Selection  0 Auto Comp (use values in bits 7-6) default 1 Manual Comp (use values in bits 3-2) Pulldown Compensation Selection 0 Auto Comp (use values in bits 7-6) default 1 Manual Comp (use values in bits 1-0) Pullup Compensation Manual Setting def = 0 Pulldown Compensation Manual Setting def = 0 Pulldown Compensation Manual Setting def = 0 Offset B5 – V-Link NB Drive Control (00h)RW NB V-Link Strobe Pullup Manual Setting NB V-Link Strobe Pulldown Manual Setting Reserved	V-Link Autocomp Output Value always reads 0 Pullup Compensation Selection 0 Auto Comp (use values in bits 7-6)default 1 Manual Comp (use values in bits 3-2) Pulldown Compensation Selection 0 Auto Comp (use values in bits 7-6)default 1 Manual Comp (use values in bits 7-6)default 1 Manual Comp (use values in bits 1-0) Pullup Compensation Manual Settingdef = 0 Pulldown Compensation Manual Settingdef = 0 1-0 Offset B5 – V-Link NB Drive Control (00h)RW NB V-Link Strobe Pullup Manual Setting NB V-Link Strobe Pulldown Manual Setting Reserved





## **Power Management**

<b>Device</b>	e 0 Offset BC – Power Management	Mode (00h)RW
7	<b>Dynamic Power Management</b>	
	0 Disable	default
	1 Enable	
6-0	Reserved	always reads 0
<b>Device</b>	e 0 Offset BD – DRAM Power Mgm	t Mode (00h) RW
7	Reserved	
6	Dynamic CKE When DRAM Is I	
	0 Disable	default
_	1 Enable	<b>D</b> ( <b>D</b> ) ()
5	Dynamic DRAM I/O Pad Power-	` ,
	0 Disable	default
4.0	1 Enable	-1 1- 0
4-0	Reserved	always reads 0
<b>Device</b>	e 0 Offset BE – Dynamic Clock Stop	Control (00h)RW
7	Host CPU Interface Power Mana	gement
	0 Disable	default
	1 Enable	
6	System Memory Interface Power	
	0 Disable	default
	1 Enable	
5	V-Link Interface Power Manager	
	0 Disable	default
	1 Enable	
4	AGP Interface Power Manageme	
	0 Disable	derauit
2	1 Enable	alaa-a-a-a
3 2	ReservedGraphics Memory Interface Pow	
2	0 Disable	_
	1 Enable	deraurt
1	Configuration Registers Power M	Ianagement
	0 Disable	
	1 Enable	doitait
0	Reserved	always reads 0
Device	e 0 Offset BF – DRAM Pad Toggle F	eduction (AAh)RW
7	MA / SCMD Pin Toggle Reduction	
,	0 Disable	
	1 Enable (MA and S com	nand pins won't
	toggle if not accessed)	mana pino mon t
6	Slew Rate Control for MA / SCM	ID.
-	0 Disable	
	1 Enable	
5.0	Decompod	always rands 0

<b>Device</b>	0 Offset C0 – Power Management Capability IDRO
7-0	Capability IDalways reads 01h
<b>Device</b>	0 Offset C1 – Power Management Next Pointer. RO
7-0	Next Pointer always reads 00h ("Null" Pointer)
Device	0 Offset C2 – Power Mgmt Capabilities IRO
7-0	<b>Power Management Capabilities</b> always reads 02h
Device	0 Offset C3 – Power Mgmt Capabilities IIRO
7-0	<b>Power Management Capabilities</b> always reads 00h
<b>Device</b>	0 Offset C4 – Power Mgmt Control / Status RW
7-2	<b>Reserved</b> always reads 0
1-0	Power State
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot
Device	0 Offset C5 – Power Management Status RW
7-0	<b>Power Management Status</b> default = 00h
Device	0 Offset C6 – PCI-to-PCI Bridge Support Ext RW
7-0	<b>P2P Bridge Support Extensions</b> default = 00h
<b>Device</b>	0 Offset C7 – Power Management DataRW
7-0	<b>Power Management Data</b> default = 00h





#### Frame Buffer and High Memory Control

<b>Device</b>	0 Offset E0 - CPU Direct Access FB Base (00h) RW
7-1	CPU Direct Access FB Base Address[27:21] . def=0
0	CPU Direct Access Frame Buffer
	0 Disabledefault
	1 Enable
Device	0 Offset E1 – CPU Direct Access FB Size (00h)RW
7	Internal VGA
	0 Disabledefault
	1 Enable
6-4	Trume Burier Size
	000 Nonedefault
	001 -reserved-
	010 -reserved-
	011 8MB
	100 16MB
	101 32MB
	110 64MB
	111 -reserved-
	Note: For WHQL certified driver, the frame buffer
2.0	size is required to be 16MB or above.
3-0	CPU Direct Access FB Base Address[31:28] . def=0
<b>Device</b>	0 Offset E2 – VGA Arbitration Timer 1 (00h)RW
7-4	Times for Tromoved Tings Triolity Emplay
	<b>Requests</b> $def = 0$
3-0	
	lds above are defined in units of 16 memory (DRAM)
clocks.	(See also note under VGA Timer 2 description).
<b>Device</b>	0 Offset E3 – UMA Control (00h)RW

7-5	Reserved always reads 0
4	Frame Buffer Address Conversion
	0 Disabledefault
	1 Enable
	Setting this bit further optimizes the MA table for
	VGA frame buffer accesses according to the DRAM
	page size in use. Setting this bit should improve
	VGA performance especially in tiling address mode.
	This but cannot be used at the same time as CPU

corruption. **3-2 Reserved** ......always reads 0

Direct Access FB mode. If used, this bit must be set before enabling the internal VGA to prevent display

1-0 Frame Buffer Bank

Device	0 Offset E6 – SMM / APIC Decoding (01h) RW
7-6	Reservedalways reads 0
5	<b>Reserved (Do Not Program)</b> default = 0
4	I/O APIC Decoding
	0 FECxxxxx accesses go to PCIdefault
	1 FEC00000 to FEC7FFFF accesses go to PCI
	FEC80000 to FECFFFFF accesses go to AGP
3	MSI (Processor Message) Support
	0 Disable (master access to FEExxxxx will go to
	PCI)default
	1 Enable (master access to FEExxxxx will be
	passed to host side to do snoop)
2	Top SMM
	0 Disabledefault
	1 Enable
1	High SMM
	0 Disabledefault
	1 Enable
0	Compatible SMM
	0 Disable
	1 Enabledefault

# Pevice 0 Offset E8 – VGA Arbitration Timer 2 (40h)... RW 7-4 Timer for Promoted Low Priority Display Requests ......default = 0100b

**3-0** Timer for Promoted Low Priority Display ..def = 0 The fields above are defined in units of 16 memory (DRAM) clocks.

VGA timers 1 and 2 are access arbitration timers between the display engine and the graphics engine. Normally the display engine has lower priority than the graphics engine unless the display buffer is below the threshold level where display requests become high priority. The VGA Timers provide the ability to override this deault behavior. These bits should be set prior to turning on the VGA.

#### **BIOS Scratch**

Device 1 Offset 7-6 - Status (Primary Bus) (0230h).... RWC





## **Device 1 Register Descriptions**

#### **Device 1 PCI-to-PCI Bridge Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and <u>device number</u> equal to <u>one</u>.

<b>Device</b>	1 Offs	et 1-0 - Vendor ID (1106h)RO
15-0	ID C	<b>ode</b> (reads 1106h to identify VIA Technologies)
Device	1 Offs	et 3-2 - Device ID (B091h)RO
15-0	ID C	Code (reads B091h to identify the on-chip PCI-
	to-PC	CI Bridge device)
D	1 O.C.	4.5.4. C
		et 5-4 – Command (0007h)RW
	Rese	<i></i>
9		Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
	1	the same agent
	1	different agents
8	CEDI	R# EnableRO
0	9EK	SERR# driver disabled default
	1	SERR# driver enabled
	•	R# is used to report ECC errors)
7		ress / Data SteppingRO
	0	Device never does stepping default
	1	Device always does stepping
6	Parit	ry Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	Rese	<i></i>
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3		ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	1	Monitors special cycles
2		MasterRW
	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the secondary interfacedefault
1	Mom	nory SpaceRW
1	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	_	SpaceRW
v	0	Does not respond to I/O space
	1	Enable I/O space accessdefault
		1

Device	1 Offset 7-0 - Status (1 filliarly Dus) (023011) KWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort received
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target with Target-
	Abortwrite 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
10,	00 Fast
	01 Medium always reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b> always reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capable always reads 1
4	Supports New Capability list always reads 1
3-0	Reservedalways reads 0
	11002   04   10   10   10   10   10   10   10
<b>Device</b>	1 Offset 8 - Revision ID (0nh)RO
7-0	Chip Revision Codealways reads 0nh
Device	1 Offset 9 - Programming Interface (00h)RO
	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
Class C	• •
7-0	Interface Identifieralways reads 00
Device	1 Offset A - Sub Class Code (04h)RO
7-0	Sub Class Code .reads 04 to indicate PCI-PCI Bridge
ъ.	_
	1 Offset B - Base Class Code (06h)RO
7-0	<b>Base Class Code</b> reads 06 to indicate Bridge Device
Device	1 Offset D - Latency Timer (00h)RO
7-0	Reservedalways reads 0
7-0	arways reads 0
<b>Device</b>	1 Offset E - Header Type (01h)RO
7-0	Header Type Codereads 01: PCI-PCI Bridge





Device 1 Offset 18 - Primary Bus Number (00h)RW	Device 1 Offset 34 - Capability Pointer (80h)RO
7-0 Primary Bus Number default = 0	Contains a byte offset from the start of configuration space.
This register is read write, but internally the chip always uses bus 0 as the primary.	7-0 AGP Capability List Pointer always reads 80h
Device 1 Offset 19 - Secondary Bus Number (00h)RW         7-0 Secondary Bus Number	Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control (0000h)
Device 1 Offset 1C - I/O Base (F0h)         RW           7-4         I/O Base AD[15:12]         default = 1111b           3-0         I/O Addressing Capability         default = 0           Device 1 Offset 1D - I/O Limit (00h)         RW           7-4         I/O Limit AD[15:12]         default = 0           3-0         I/O Addressing Capability         default = 0           Device 1 Offset 1F-1E - Secondary Status         RO           15-0         Secondary Status         RV           Addressing Capability         RO           Device 1 Offset 1F-1E - Secondary Status         RO           15-0         Secondary Status         RO           Addressing Capability         RO           15-0         Secondary Status         RO           Addressing Capability         RO           15-0         Secondary Status         RO           15-0         Secondary Status         Ro           15-0         Secondary Status         Ro	memory space; if not, the VGA will use those addresses to emulate MDA modes.  2 Block / Forward ISA I/O Addresses  0 Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-1D)  default  1 Do not forward I/O accesses to the AGP bus that are in the 100-3FFh address range even if they are in the range defined by the I/O Base and I/O Limit registers.  1-0 Reserved
Device 1 Offset 21-20 - Memory Base (FFF0h)RW           15-4         Memory Base AD[31:20]default = FFFh           3-0         Reserved         always reads 0           Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW           15-4         Memory Limit AD[31:20]default = 0           3-0         Reserved         always reads 0	
Device 1 Offset 25-24 - Prefetchable Memory Base (FFF0h)	





## **Device 1 PCI-to-PCI Bridge Device-Specific Registers**

### **Internal AGP Bus Control**

<b>Device</b>	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	Reserved always reads 0
5	CPU-AGP One Wait State Burst Write
	0 Disabledefault
	1 Enable
4-3	Read Prefetch Control
	00 Always prefetchdefault
	10 Prefetch only for "Enhance" command
	x1 Prefetch Disable
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable

Table 9. VGA / MDA Memory / IO Redirection

3E[3]	40[2]	<u>VGA</u>	<b>MDA</b>	Axxxx,	<u>B0000</u>	<u>3Cx,</u>	
<b>VGA</b>	<b>MDA</b>	<u>is</u>	<u>is</u>	B8xxx	-B7FFF	<u>3Dx</u>	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

<b>Device</b>	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
	0 No retry occurred default
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
	0 Disable
	1 Enabledefault
2	<b>Reserved</b> always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
	Buffered Read Data
	0 Disabledefault
	1 Enable
0	AGP Read Bursting
	0 Disabledefault
	1 Enable





Device	1 Offset 42 - AGP Master Control (00h)RW	Device	1 Offset 45	– Fast Writ	te Control (72h)RW
7	AGP Performance Enhancement	7			ele to be QW Aligned
,	0 Disabledefault	,	(if Rx45[6	•	ne to be & Williams
	1 Enable			-	default
6	AGP Master One Wait State Write		1 Ena		deluait
U	0 Disabledefault	6			Transactions Into One Fast
	1 Enable	U		rst Transact	
5	AGP Master One Wait State Read		0 Dis		1011
3					default
		_			
4	1 Enable	5			Write Cycles To Memory
4	Break Consecutive PCI Master Accesses				t Write Burst Cycles
	0 Disabledefault		(if Rx45[6	-	
•	1 Enable		0 Dis		1.0.1
3	Dynamic AGP Mem Read Ready Head-Tail Select				default
	0 Disable (use tail to return data)default	4			CPU Write Cycles To
	1 Enable (dynamically use head or tail to return				ry Offset 27-24 Into Fast
	data)			• \	f Rx45[6] = 0)
2	Claim I/O R/W and Memory Read Cycles		0 Dis		
	0 Disabledefault				default
	1 Enable	3			always reads 0
1	Claim Local APIC FEEx xxxx Cycles	2			Max (No Slave Flow Control)
	0 Disabledefault				default
	1 Enable		1 Ena		
0	Support Host CPU Snoop Cycles at 2T Rate	1	Fast Writ	e Fast Back	to Back
	0 Disabledefault			able	
	1 Enable				default
		0			ck 1 Wait State
			0 Dis	able	default
Device	1 Offset 43 - AGP Master Latency Timer (22h) RW		1 Ena	ıble	
7-4	Host to AGP Time slot	Rx45	CPU Write	CPU Write	
	0 Disable (no timer)	Bits	Address	Address	
	1 16 GCLKs	<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
	2 32 GCLKsdefault	$\frac{71}{x1xx}$	-	<u> </u>	QW aligned, burstable
		0000	_	=	DW aligned, nonburstable
	F 240 GCLKs	x010	0	0	n/a
3-0	AGP Master Time Slot	0010	0	1	DW aligned, non-burstable
	0 Disable (no timer)	x010	1	-	QW aligned, burstable
	1 16 GCLKs	x001	0	0	-,
	2 32 GCLKsdefault	x001	U	1	n/a QW aligned, burstable
			- 1		· • · · · · · · · · · · · · · · · · · ·
	F 240 GCLKs	0001	1	0	DW aligned, non-burstable
		x011	0	0	n/a OW aligned burgtable
		x011	1	- 1	QW aligned, burstable
		x011	0	1	QW aligned, burstable
		1000	-	- 1	QW aligned, non-burstable
		1010	0	1	QW aligned, non-burstable
		1001	1	0	QW aligned, non-burstable





## 

#### **Power Management**

<b>Device</b>	<u> 1 Offset 80 – Capability ID (01h) .</u>	RO
7-0	Capability ID	always reads 01h
Device	1 Offset 81 – Next Pointer (00h)	RO
	Next Pointer: Null	
Device	1 Offset 82 – Power Mgmt Capab	ilities 1 (02h) RO
7-0	Power Mgmt Capabilities	always reads 02h
Device	1 Offset 83 – Power Mgmt Capab	ilities 2 (00h) RO
	Power Mgmt Capabilities	
7-0	Tower Mgmt Capabinties	aiways icads ooii
	1.00	(001)
	<u> 1 Offset 84 – Power Mgmt Ctrl/St</u>	
	Reserved	always reads 0
1-0	Darrian C4a4a	
	Power State	1.0.1
	00 D0	default
	00 D0 01 -reserved-	default
	00 D0 01 -reserved- 10 -reserved-	default
	00 D0 01 -reserved-	default
<b>Device</b>	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot	
	00 D0 01 -reserved- 10 -reserved-	(00h)RO
7-0	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot 1 Offset 85 – Power Mgmt Status Power Mgmt Status	(00h)RO
7-0 Device	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot  1 Offset 85 – Power Mgmt Status Power Mgmt Status 1 Offset 86 – P2P Br. Support Ext	(00h)ROdefault = 00 tensions (00h). RO
7-0 Device	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot 1 Offset 85 – Power Mgmt Status Power Mgmt Status	(00h)ROdefault = 00 tensions (00h). RO
7-0 <u>Device</u> 7-0	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot  1 Offset 85 – Power Mgmt Status Power Mgmt Status  1 Offset 86 – P2P Br. Support Ext P2P Bridge Support Extensions	(00h)ROdefault = 00 tensions (00h).ROdefault = 00
7-0  Device 7-0  Device	00 D0 01 -reserved- 10 -reserved- 11 D3 Hot  1 Offset 85 – Power Mgmt Status Power Mgmt Status 1 Offset 86 – P2P Br. Support Ext	(00h)ROdefault = 00 tensions (00h).ROdefault = 00 Data (00h)RO





# **FUNCTIONAL DESCRIPTION**

## **Integrated Graphics Controller**




Figure 4. Graphics Controller Internal Block Diagram

#### **Internal Architecture**

A high-level block diagram of the integrated graphics controller core is shown in Figure 4 above. This diagram is intended to be used for gaining an understanding of chip features and programming. It shows logical structure but is not intended to show actual internal implementation details.





## **Graphics Modes**

Mode support is influenced by:

- Amount, speed and bus width of video memory
- Display resolution and color depth
- Maximum refresh capability detected for the display devices
- · Panel Size
- Single IGA or Dual IGA setting
- SAMM setting

#### **Desktop Modes - Single Display**

LCD Single Display modes follow the 60Hz refresh column in the table below.

		CRT MAXIMUM REFRESH										
RESOLUTION	Врр	09	75	85	100	120						
640x480	8 16 32	\ \ \ \	\ \ \ \	\ \ \ \	\ \ \ \	√ √ √						
800x600	8 16 32	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √						
1024x768	8 16 32	√ √ √	√ √ √	$\sqrt{\frac{\sqrt{1}}{\sqrt{1}}}$	√1 √1							
1152x864	8 16 32	√ √ √	√ √ √									
1280x1024	8 16 32	√ √ √	√ √ √	$\sqrt{\frac{\sqrt{3}}{\sqrt{3}}}$								
1400x1050**	8 16 32	\[ \sqrt{\sqrt{\sqrt{\chi}}} \sqrt{\sqrt{\chi}} \]	√ √ √3	$ \begin{array}{c} \sqrt{}\\ \sqrt{1}\\ \sqrt{4} \end{array} $								

Table 10. Desktop Graphics Modes – Single Display

- \*\* = Mode available for systems where this LCD panel size is detected
- $\sqrt{\phantom{0}}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.





#### Desktop Modes - LCD VGA 640x480 Multiple Display

		LCD 8BPP				LCD 16BPP				LCD 32BPP						
		CRT MAXIMUM REFRESH				CRT MAXIMUM REFRESH				CRT MAXIMUM REFRESH						
CRT RESOLUTION	ВРР	09	75	85	100	120	09	75	85	100	120	09	75	85	100	120
640x480	8 16 32	√ √ √	√ √ √	√ √ √	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √ √	\ \ \ \	\ \ \ \	√ √ √	√ √ √	√ √ √	√ √ √	\ \ \ \
800x600	8 16 32	√ √ √	\ \ \ \	\ \ \ \	√ √ √	√ √	\ \ \ \	\ \ \ \	\ \ \ \	\[ \sqrt{1} \]	√ √	√ √ √	√ √ √	√ √ √	$\sqrt{}$	√ √1
1024x768	8 16 32	√ √ √	√ √ √	√ √ √1	√ √1		√ √ √	√ √ √	$\sqrt{\frac{}{\sqrt{1}}}$	√ √1		√ √ √	√ √ √	$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{1}$ $\sqrt{2}$	
1152x864	8 16 32	√ √ √	√ √ √1				√ √ √	√ √ √1				√ √ √	$\sqrt{\frac{1}{\sqrt{1}}}$			
1280x1024	8 16 32	√ √ √	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{4}$			√ √ √	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{4}$			$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{2}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$		
1400x1050	8 16 32	$\sqrt{1}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$					$\sqrt{2}$ $\sqrt{2}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$			

Table 11. Desktop Graphics Modes – LCD VGA 640x480 Multiple Display

- $\sqrt{\phantom{a}}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{5}$  = Mode and Motion Compensation available with LCD in standalone configuration only





#### Desktop Modes - LCD SVGA 800x600 Multiple Display

			L	CD 8BI	PP			LO	CD 16E	3PP			LO	CD 32B	BPP .	
		CF	RT MAX	XIMUM	REFRI	ESH	CF	RT MA	XIMUM	REFRE	ESH	CF	RT MA	XIMUM	REFRI	ESH
CRT RESOLUTION	ВРР	09	75	85	100	120	09	75	85	100	120	09	75	85	100	120
640x480	8 16 32	√ √ √	\ \ \ \	√ √ √	√ √ √	\ \ \ \	\ \ \ \	\ \ \ \	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √
800x600	8 16 32	√ √ √	\ \ \ \	\ \ \ \	\[ \sqrt{1} \]	√ √ √	\ \ \ \	\ \ \ \	√ √ √	\[ \sqrt{1} \]	√ √	√ √ √	√ √ √	√ √ √	$\sqrt{}$	√ √1
1024x768	8 16 32	√ √ √	√ √ √	√ √ √1	√ √1		√ √ √	√ √ √	$\sqrt{\frac{\sqrt{1}}{\sqrt{1}}}$	√ √1		√ √ √	√ √ √	$\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{2}$	
1152x864	8 16 32	√ √ √	$\sqrt{\frac{1}{\sqrt{1}}}$				√ √ √	$\sqrt{\frac{1}{\sqrt{1}}}$				√ √ √	$\sqrt{1}$ $\sqrt{1}$			
1280x1024	8 16 32	√ √ √	$\begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{1} \end{array}$	$ \begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{4} \end{array} $			√ √ √	$\begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{1} \end{array}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{4}$			$\sqrt{1}$ $\sqrt{1}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$		
1400x1050	8 16 32	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$			

Table 12. Desktop Graphics Modes - LCD SVGA 800x600 Multiple Display

- $\sqrt{\phantom{a}}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{5}$  = Mode and Motion Compensation available with LCD in standalone configuration only





#### Desktop Modes - LCD XGA 1024x768 Multiple Display

			L	CD 8BI	PP			LO	CD 16E	3PP			LO	CD 32B	BPP .	
		CF	RT MAX	XIMUM	REFRI	ESH	CF	RT MA	XIMUM	REFRE	ESH	CF	RT MA	XIMUM	REFRI	ESH
CRT RESOLUTION	ВРР	09	75	85	100	120	09	75	85	100	120	09	75	85	100	120
640x480	8 16 32	√ √ √	\ \ \ \	√ √ √	√ √ √	\ \ \ \	\ \ \ \	\ \ \ \	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √
800x600	8 16 32	√ √ √	√ √ √	√ √ √	√ √ √	√ √	√ √ √	√ √ √	√ √ √	\[ \sqrt{1} \]	√ √	√ √ √	√ √ √	√ √ √	√ √ √1	√ √1
1024x768	8 16 32	√ √ √	√ √ √	√ √ √1	√ √1		√ √ √	√ √ √	√ √ √1	√ √1		$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{2}$	
1152x864	8 16 32	√ √ √	$\begin{array}{c} \sqrt{} \\ \sqrt{1} \\ \sqrt{1} \end{array}$				√ √ √	$\sqrt{\frac{1}{\sqrt{1}}}$				$\sqrt{1}$ $\sqrt{1}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$			
1280x1024	8 16 32	$\sqrt{1}$ $\sqrt{1}$	$\begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{1} \end{array}$	$ \begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{4} \end{array} $			$\sqrt{1}$ $\sqrt{1}$	$\begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{1} \end{array}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{4}$			$\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{2}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$		
1400x1050	8 16 32	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$			

Table 13. Desktop Graphics Modes – LCD XGA 1024x768 Multiple Display

- $\sqrt{\phantom{a}}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{5}$  = Mode and Motion Compensation available with LCD in standalone configuration only





#### Desktop Modes - LCD SXGA 1280x1024 Multiple Display

			L	CD 8B	PP			LO	CD 16B	BPP			Lo	CD 32E	BPP	
		CF	RT MA	XIMUM	REFRE	ESH	CF	RT MA	XIMUM	REFRE	ESH	CF	RT MA	XIMUM	REFRE	ESH
CRT RESOLUTION	ВРР	09	75	85	100	120	09	75	85	100	120	09	75	85	100	120
640x480	8	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	$\frac{\sqrt{1}}{\sqrt{1}}$	$\sqrt{1}$	$\sqrt{1}$	$\sqrt{1}$	$\frac{\sqrt{1}}{\sqrt{4}}$
	32		√ √	√ √	√ √	√ √		√ √	√ √	√ √	√ √	$\sqrt{3}$	$\sqrt{3}$	$\sqrt{3}$	√4	$\sqrt{4}$
	8	$\sqrt{}$		$\sqrt{}$	V	V	$\sqrt{}$	$\sqrt{}$	<b>V</b>	V	V	$\sqrt{1}$	√1	√1	$\sqrt{3}$	$\sqrt{2}$
800x600	16	√		√	V	√1	√	√	√	V	√1	$\sqrt{3}$	√4	√4	√4	√4
	32	√	√	√	√1		√	√	√	√1		$\sqrt{3}$	√4	√4	√4	
1001 700	8	<b>√</b>	√ /	<b>√</b>	√1		<b>√</b>	√	√	√1		$\sqrt{1}$	$\sqrt{1}$	$\sqrt{2}$	√4	
1024x768	16	√ 	√1	$\sqrt{1}$	√1		√ 	$\sqrt{1}$	$\sqrt{1}$	√1		√4	√4	√4	√4	
	32	$\frac{\sqrt{1}}{}$	$\sqrt{1}$	$\sqrt{2}$			$\sqrt{1}$	$\sqrt{1}$	$\sqrt{2}$			$\frac{\sqrt{4}}{\sqrt{2}}$	$\sqrt{4}$	√4		
1152x864	8 16	$\sqrt{1}$	√1				$\sqrt{1}$	√1				$\frac{\sqrt{2}}{\sqrt{4}}$	√4			
11324004	32	$\sqrt{1}$	$\sqrt{2}$				$\sqrt{1}$	$\sqrt{2}$				$\sqrt{4}$	√4			
	8	$\sqrt{1}$	√1	√2			$\sqrt{1}$	$\sqrt{1}$	$\sqrt{2}$			√4	√4	√4		
1280x1024	16	√1	√2	√2			√1	$\sqrt{2}$	$\sqrt{2}$			√4	√4	√4		
	32	$\sqrt{2}$	√2	√4			$\sqrt{2}$	√2	√4			√4				
	8	$\sqrt{2}$	$\sqrt{2}$				$\sqrt{2}$	$\sqrt{2}$				√4	√4			
1400x1050	16	$\sqrt{2}$	√2				$\sqrt{2}$	√2				√4	√4			
	32	√4					√4									

Table 14. Desktop Graphics Modes – LCD SXGA 1280x1024 Multiple Display

- $\sqrt{}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{5}$  = Mode and Motion Compensation available with LCD in standalone configuration only





#### Desktop Modes - LCD SXGA+ 1400x1050 Multiple Display

Note: LCD at 32bpp is not supported with SXGA+ panels.

			L	CD 8B	PP			LO	CD 16B	BPP			LC	CD 32B	PP <sup>5</sup>	
		CF	RT MA	XIMUM	REFRI	ESH	CF	RT MA	XIMUM	REFRI	ESH	CF	RT MA	XIMUM	REFRE	ESH
CRT RESOLUTION	ВРР	09	60 75 85 100 120		09	75	85	100	120	09	75	85	100	120		
640x480	8 16 32	√ √ √	\ \ \ \	√ √ √	√ √ √	\ \ \ \	√ √ √	\ \ \ \	√ √ √	\ \ \ \	\ \ \ \					
800x600	8 16 32	√ √ √	\ \ \ \	√ √ √	$\sqrt{}$	√ √1	\ \ \ \	\ \ \ \	√ √ √	$\sqrt{}$	√ √1					
1024x768	8 16 32	$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{1}$ $\sqrt{2}$		$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{1}$ $\sqrt{2}$						
1152x864	8 16 32	$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{2}$				$\sqrt{\frac{1}{\sqrt{1}}}$	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{2}$								
1280x1024	8 16 32	$\sqrt{1}$ $\sqrt{1}$ $\sqrt{2}$	$\sqrt{1}$ $\sqrt{2}$ $\sqrt{2}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$			$ \begin{array}{c} \sqrt{1} \\ \sqrt{1} \\ \sqrt{2} \end{array} $	$\sqrt{1}$ $\sqrt{2}$ $\sqrt{2}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$							
1400x1050	8 16 32	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$				$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$	$\sqrt{2}$ $\sqrt{2}$ $\sqrt{4}$								

Table 15. Desktop Graphics Modes – LCD SXGA+ 1400x1050 Multiple Display

- $\sqrt{\phantom{a}}$  = Supported with DDR200 or DDR266: **Mode available and Overlay available**
- $\sqrt{1}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay available.
- $\sqrt{2}$  = DDR200: **Mode available**, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{3}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available, overlay available**.
- $\sqrt{4}$  = DDR200: Mode not available, overlay not available. DDR266: **Mode available**, overlay not available.
- $\sqrt{5}$  = Mode and Motion Compensation available with LCD in standalone configuration only





## **Graphics Modes That Allow LCD Centering and Expansion**

When the LCD resolution is smaller than the panel's native resolution, software and hardware may activate centering or expansion depending on the display setting, using the high quality interpolated scaler.

	L	CD NATIVI	E RESOLUTI	ON
RESOLUTION	LCD XGA 1024x768	LCD WXGA 1280x1024	LCD SXGA+ 1400x1050	LCD UXGA 1600x1200
640x480	CE	CE	CE	CE
640x480 800x600	CE CE	CE CE	CE CE	CE CE
800x600		CE	CE	CE

Table 16. Graphics Modes That Allow LCD Centering and Expansion

 $\mathbf{C}$  = Centered

**CE** = Centering and Expansion possible for LCD





#### **VGA Graphics Modes**

Legacy VGA modes may be supported by BIOS and DOS, but most are not enabled for drivers.

						CR	Γ Refi	RESH	
RESOLUTION	Врр	COLORS	Memory		09	70	75	85	100
40x25	c	16	text	0,1		√			
80x25	c	16	text	2,3		√			
320x200	2	4	2-bit planar	4,5		√			
640x200	1	2	1-bit planar	6		√			
80x25	bw	mono	text	7		√			
320x200	4	16	4-bit planar	0D		1			
640x200	4	16	4-bit planar	0E		√			
640x350	bw	mono	1-bit planar	0F		√			
640x350	4	16	4-bit planar	10		1			
640x480	1	2	2-bit planar	11	√				
640x480	4	16	4-bit planar	12	√				
320x200*	8	256	8-bit packed	13		√			
800x600**	4	16	4-bit planar	102	1		1	√	1

**Table 17. VGA Graphics Modes** 

 $\sqrt{}$  = Supported

\* = Legacy VGA Mode 13, 320x200x8 is used by DirectDraw

\*\* = Legacy VESA Mode 102, 800x600x4 is used by Windows XP

**bw** = Black and White

 $\mathbf{c} = \text{Color}$ 





## **Direct Draw Graphics Modes**

Overlay is enabled for all the Direct Draw modes listed below.

			CRT REFRESH
RESOLUTION	ВРР	Mode	85
320x200	8 16	13 10E	√ √
	32	10F	V
	8	131	<b>V</b>
320x240	16	133	<b>√</b>
	32 8	134 141	N al
400x300	16	143	<u>√</u>
	32	144	V
	8	151	√
512x384	16	153	<b>√</b>
	32 8	154	V
640x400	16	100 11D	٧ ما
0403400	32	11E	<u>√</u>

**Table 18. Direct Draw Graphics Modes** 

 $\sqrt{\phantom{a}}$  = Supported





## **Graphics Modes for TV Display**

Modes supported on TV using an external TV encoder:

		VT1	621	VT1	622	CH7 CH7		SAA SAA	
RESOLUTION	Врр	NTSC	PAL	NTSC	PAL	NTSC	PAL	NTSC	PAL
40x25_TEXT	c c	√ √	√ √	1	√ √	√ √	√ √	√ √	<b>√</b>
80x25_TEXT	c c bw	√ √ √	√ √ √	√ √ √	1 1	√ √ √	√ √	√ √ √	1
320x200	8	√	√	√	√	√	√	√	√
640x480	4 8 16 32	\ \ \ \ \	\ \ \ \ \ \	\ \ \ \ \	\ \ \ \ \	\ \ \ \ \	\ \ \ \	\ \ \ \ \	\ \ \ \ \
800x600	8 16 32	\ \ \ \	\ \ \ \	\ \ \ \	1 1	\ \ \ \	√ √	\ \ \ \	√ √
1024x768	8 16 32			\ \ \	1 1	\ \ \	√ √ √	\ \ \	√ √ √

Table 19. Graphics Modes for TV Display

 $\sqrt{\phantom{a}}$  = Supported

**bw** = Black and White

 $\mathbf{c} = \text{Color}$ 





## **Additional Graphics Modes for IA Devices**

These modes will be available for use in IA devices, but are not supported for PC configurations.

			CI Refi	RT RESH
RESOLUTION	Врр	Mode	09	75
	8	171	1	1
720x480	16	173	7	√
	32	175	7	√
	8	17C	√	√
720x576	16	17E	√	√
	32	17F	√	<b>√</b>
	8	15C	√	√
848x480	16	15D	√	√
	32	15F	√	√
	8	1A9	√	√
1024x512	16	1AA	√	√
	32	1AB	1	1

Table 20. Additional Graphics Modes for IA Devices

 $\sqrt{\phantom{a}}$  = Supported





# Flat Panel Display RGB Mapping

Table 21. FPD RGB Mapping

	18Bit	24Bit
<u>Pin</u>	<u>RGB</u>	<u>RGB</u>
FPD0		В0
FPD1		B1
FPD2	B2	<b>B2</b>
FPD3	В3	В3
FPD4	B4	B4
FPD5	B5	B5
FPD6	B6	B6
FPD7	<b>B</b> 7	<b>B</b> 7
FPD8		G0
FPD9		G1
FPD10	G2	G2
FPD11	G3	G3
FPD12	G4	G4
FPD13	G5	G5
FPD14	G6	G6
FPD15	<b>G</b> 7	<b>G</b> 7
FPD16		R0
FPD17		R1
FPD18	R2	R2
FPD19	R3	R3
FPD20	R4	R4
FPD21	R5	R5
FPD22	R6	R6
FPD23	R7	R7



# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

**Table 22. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit	Notes
$T_{C}$	Case operating temperature	0	85	°C	1
$T_{S}$	Storage temperature	-55	125	°C	1
$V_{\rm IN}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V <sub>OUT</sub>	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2.  $V_{RAIL}$  is defined as the  $V_{CC}$  level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only. AGP can be 1.5V (4x transfer mode) or 3.3V (2x transfer mode).

## **DC Characteristics**

 $T_C = 0-85$ °C,  $V_{RAIL} = V_{CC} \pm 5\%$ ,  $V_{CORE} = 2.5V \pm 5\%$ , GND=0V

Table 23. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input Low Voltage	-0.50	0.8	V	
$V_{ m IH}$	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
$V_{OL}$	Output Low Voltage	_	0.55	V	$I_{OL} = 4.0 \text{mA}$
$V_{OH}$	Output High Voltage	2.4	_	V	$I_{OH} = -1.0 \text{mA}$
$I_{\rm IL}$	Input Leakage Current	_	±10	uA	$0 < V_{\rm IN} < V_{\rm CC}$
$I_{OZ}$	Tristate Leakage Current	_	±20	uA	$0.55 < V_{OUT} < V_{CC}$

### **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 24. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
5.0V Power	4.75	5.25	Volts
3.3V Power (I/O Pads, VCCQ for 2x transfer mode)	3.135	3.465	Volts
2.5V Power (Internal Logic)	2.375	2.625	Volts
1.5V Power (VCCQ for 4x transfer mode)	1.425	1.575	Volts
Case Temperature	0	85	°C





# **MECHANICAL SPECIFICATIONS**




Figure 5. Mechanical Specifications – 548-Pin 27x27mm Ball Grid Array Package with 1mm Ball Pitch






Figure 6. Lead-Free Mechanical Specifications – 548-Pin 27x27mm Ball Grid Array Package with 1mm Ball Pitch