



# Data Sheet

# ProSavage PN133 North Bridge

Revision 1.53 December 10, 2004

VIA TECHNOLOGIES, INC.

#### **Copyright Notice:**

Copyright © 2000-2004VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2000-2004raphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

#### **Trademark Notices:**

VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596B, VT82C597, VT82C598, VT8501, VT82C680, VT82C685, VT82C686A, VT82C686B, VT82C697, VT82C596A, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT8231, VT8233, VT8363, VT8363A, VT8364, VT8365, VT8365A, VT8366, VT8601, VT8601A, VT8603, VT8604, VT8605, VT8606, VT8633, Mobile South, Super South, Apollo VP, Apollo VPX, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, Apollo ProPlus, Apollo Pro133, and Apollo ProMedia may only be used to identify products of VIA Technologies.

S3, S3 ON BOARD, S3d (design and word), Trio and ViRGE are registered trademarks of SONICblue, Incorporated.

The S3 Corporate Logo, Sight. Sound. Speed., S3TC, DuoView, and Streams Processor are trademarks of SONICblue Incorporated.

Savage, Savage3D, Savage4, Savage/MX, Savage2000, ProSavage, ProSavage4, ProSavage8, ProSavageDDR, Twister, TwisterK, TwisterK-DDR, TwisterT, TwisterT-DDR, and TwisterP4 are trademarks of S3 Graphics, Inc. Pentium™ and MMX<sup>TM</sup> are registered trademarks of Intel Corp.

Cyrix<sup>™</sup>, Cyrix6<sub>x</sub>86<sup>™</sup> and WinChip<sup>™</sup> are registered trademarks of VIA Technologies

Athlon™, AMD5<sub>k</sub>86™, AMD6<sub>k</sub>86™, AMD-K5™, and AMD-K6™ are registered trademarks of Advanced Micro Devices Corporation Windows 2000™. Windows ME™, Windows 98™, Windows 95™ and Plug and Play TM are registered trademarks of Microsoft Corporation

PCI™ is a registered trademark of the PCI Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corp.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

#### Offices:

VIA Technologies Incorporated Taiwan Office: 1st Floor, No. 531 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

**VIA Technologies Incorporated USA Office:** 940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com

1045 Mission Court Fremont, CA 94539 USA Tel: (510) 687-4900

Fax: (510) 687-4901

USA Office:

S3 Graphics Incorporated

Home Page: http://www.s3graphics.com



## **REVISION HISTORY**

Document Release	Date	Revision	Initials
1.0	9/26/00	Fixed document to conform to VIA data sheet format and revision numbering	DH
		Fixed revision history table	
		Fixed various typographical errors (pin names, text, table numbering, etc.)	
		Changed pin names for compatibility and consistency with other VIA products	
		Corrected feature bullets, overview text, and pin descriptions per engg review	
		Removed ambient temperature spec and added power characteristics table	
		Removed "Confidential – NDA Required" watermark for public release	
1.01	10/10/00	Removed "Preliminary" from document revision	DH
		Fixed formatting of ballout diagram (fixed partially obscured pin names)	
		Fixed MA2-4 strap descriptions in pin descriptions and functional description	
		Fixed typographical errors in VCCLPLL and VCCLVDS pin descriptions	
1.02	10/16/00	Fixed minor formatting problems in pinout tables	DH
1.1	10/23/00	Removed PC66 support from feature bullets & overview (not tested)	DH
		Added VCC3 on NC pins at E11 and F19	
1.2	11/7/00	Fixed product marking in Mechanical Spec	DH
1.21	12/14/00	Fixed misc formatting errors	DH
		Removed "sprite / full-scene antialiasing" from feature bullets & overview	
		Added power information to electrical specs	
		Added real "Twister" logo to marking / mechanical spec	
1.3	1/12/01	Updated copyright, trademarks, and page top logo for change of S3 to SONICblue	DH
		& S3 Graphics; Updated trademarks and product list	
		Removed revision history prior to first public 1.0 release	
		Added missing line in table of contents	
		Fixed typos in pinouts on pins E4, F11, & F15 & fixed MA8,12 strap definition	
		Fixed voltage specification typos in pin descriptions (changed all to $\pm 5\%$ )	
		Added NC pin description to pin description tables	
1.4	2/1/01	Updated cover page logo and part marking logo from S3 to S3 Graphics	DH
		Fixed VCCLPLL voltage and DFTIN & BISTIN connections in pin descriptions	
		Fixed Device 0 Rx70[4], A4[2-0], A8[1-0], AC[3], AE[3-2]	
	2/20/01	Added AC Timing Specs	
1.41	3/29/01	Updated title, feature bullets and overview; Fixed misc typos and updated logos	DH
1.42	5/3/01	Changed Device 0 Rx69[0] to reserved & updated table in same register bit-6	DH
1.43	5/16/01	Updated feature bullets & overview to add simultaneous display on CRT and FP	DH
1.44	7/2/01	Fixed cover logos and company addresses; Fixed Rx6A	DH
		Changed VIA Cyrix III to VIA C3; fixed fig 1 & CPU descriptions in Overview	
		Fixed pin names VCC/GNDALPLL, VCC/GNDALVDS, and VCC/GNDLVDS to	
4.45	0/10/01	match Design Guides and VT8606 TwisterT data sheet	5.77
1.45	9/18/01	Added S3 Graphics part number on cover & page headings; fixed part # in marking	DH
		Updated "Overview" to explain terminology and relationship of "Twister",	
		"PN133", "VT8603", and "86C380"	
1.46	10/5/01	Fixed check mark printout in Table 1 Supported CRT Screen Resolutions	DII
1.46	10/5/01	Removed VCM support from feature bullets, overview and block diagram	DH
1.5	12/5/01	Updated cover logo, added chipset name and reworded document description	DH
		Updated S3 to S3 Graphics, Savage4 to ProSavage4, DX7 to DirectX	
1.51	1/4/02	Updated Table 1; Fixed register #s and panel tables in Functional Description	DII
1.51	1/4/02	Changed package to HSBGA; Fixed block diagram; Removed DVI/TMDS intfc	DH
1.52	2/12/02	Added note to Device 1 Rx40[6]; Fixed "Savage4" references to be "ProSavage4"	DH
1.53	12/10/04	Updated package top marking in Mechanical Specifications	VL



## TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	
OVERVIEW	
High-Performance 3D Accelerator	
128-BIT 2D GRAPHICS ENGINE	
DVD PLAYBACK AND VIDEO CONFERENCING	
LCD AND FLAT PANEL MONITOR SUPPORT	
HIGH SCREEN RESOLUTION CRT SUPPORT	
PINOUTS	7
PIN DESCRIPTIONS	10
REGISTERS	19
REGISTER OVERVIEW	19
MISCELLANEOUS I/O	22
CONFIGURATION SPACE I/O	22
DEVICE 0 REGISTER DESCRIPTIONS	23
Device 0 Header Registers - Host Bridge	
Device 0 Configuration Registers - Host Bridge	24
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control	
Power Management Miscellaneous	
BIOS Scratch	
Timers	
Frame Buffer Control	
Back Door	40
DEVICE 1 REGISTER DESCRIPTIONS	41
Device 1 Header Registers - PCI-to-PCI Bridge	41
Device 1 Configuration Registers - PCI-to-PCI Bridge	
AGP Bus Control.	43
FUNCTIONAL DESCRIPTION - INTEGRATED GRAPHICS	45
CONFIGURATION STRAPPING	45
PCI CONFIGURATION AND INTEGRATED AGP	45
PCI Configuration	45
PCI Subsystem ID	
Integrated AGP	46
DISPLAY MEMORY	47



Interrupt Generation	47
DISPLAY INTERFACES  STN Panel Interfaces  TFT Panel Interfaces  Flat Panel LVDS Interface  CRT Interface  External TV Encoder Interface  I <sup>2</sup> C Serial Communications Port	48
STN Panel Interfaces	48
TFT Panel Interfaces	48
Flat Panel LVDS Interface	48
CRT Interface	48
External TV Encoder Interface	49
I <sup>2</sup> C Serial Communications Port	49
ZV-PORT INTERFACE	50
ELECTRICAL SPECIFICATIONS	54
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	
Power Characteristics	
AC TIMING SPECIFICATIONS	55
MECHANICAL SPECIFICATIONS	57



## LIST OF FIGURES

FIGURE 1. PROSAVAGE PN133 SYSTEM BLOCK DIAGRAM	4
FIGURE 2. VT8603 / TWISTER BALL DIAGRAM (TOP VIEW)	7
FIGURE 3. GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 4. EXTERNAL TV ENCODER INTERFACE	49
FIGURE 5. ZV-PORT INTERFACE	50
FIGURE 6. MECHANICAL SPECIFICATIONS - 552-PIN HSBGA BALL GRID ARRAY PACKAGE WITH HEAT	
SPREADER	57

## LIST OF TABLES

TABLE 1. SUPPORTED CRT SCREEN RESOLUTIONS	6
TABLE 2. VT8603 / TWISTER PIN LIST (NUMERICAL ORDER)	8
TABLE 3. VT8603 / TWISTER PIN LIST (ALPHABETICAL ORDER)	9
TABLE 4. VT8603 / TWISTER PIN DESCRIPTIONS	10
TABLE 5. VT8603 / TWISTER REGISTERS	
TABLE 6. SYSTEM MEMORY MAP	
TABLE 7. MEMORY ADDRESS MAPPING TABLE	26
TABLE 8. VGA/MDA MEMORY/IO REDIRECTION	43
TABLE 9. DEFINITION OF STRAPPING BITS AT THE RISING EDGE OF THE RESET SIGNAL	
TABLE 10. PCI SUBSYSTEM ID AND SUBSYSTEM VENDOR ID REGISTERS	46
TABLE 11. SUPPORTED FRAME BUFFER MEMORY CONFIGURATIONS	
TABLE 12. EXTERNAL TV ENCODER OUTPUT DATA FORMATS	
TABLE 13. STN FLAT PANEL DATA OUTPUTS	
TABLE 14. TFT FLAT PANEL DATA OUTPUTS (SR7D[3] = 0)	52
TABLE 15. TFT FLAT PANEL DATA OUTPUTS (SR7D[3] = 1)	53
TABLE 16. ABSOLUTE MAXIMUM RATINGS	54
TABLE 17. DC CHARACTERISTICS	
TABLE 18. POWER CHARACTERISTICS	55
TABLE 19. AC TIMING MIN / MAX CONDITIONS	55
TABLE 20. AC TIMING - CPU INTERFACE	56
TARLE 21 AC TIMING _ MEMORY INTERFACE	56



## PROSAVAGE PN133 CHIPSET

#### VT8603 / 86C380 "TWISTER" NORTH BRIDGE

Single-Chip SMA North Bridge with 133 / 100 / 66 MHz FSB for VIA C3 and Intel Celeron / Pentium III CPUs with Integrated ProSavage4 AGP 4x Graphics core plus Advanced Memory Controller supporting PC133 / PC100 SDRAM for Mobile PC Systems

#### PRODUCT FEATURES

#### • Defines Integrated Solutions for Value PC Mobile Designs

- High performance SMA North Bridge: Integrated VIA Pro133A and S3 Graphics' ProSavage4™ in a single chip
- 64-bit Advanced Memory controller supporting PC133 / PC100 SDRAM
- Combines with VIA VT82C686A/B PCI-ISA South Bridge for state-of-the-art power management
- Combines with VIA VT8231 PCI-LPC South Bridge for integrated LAN support

#### • High Performance CPU Interface

- Supports Socket-370 (VIA C3 and Intel Celeron and Pentium<sup>®</sup> III) processors
- 133 / 100 / 66 MHz CPU Front Side Bus (FSB)
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one output latch)
- Dynamic deferred transaction support

#### Advanced High-Performance DRAM Controller

- DRAM interface runs synchronous (100/100 or 133/133) mode or pseudo-synchronous (100/66, 100/133, 133/100) mode with FSB
- Concurrent CPU, AGP, and PCI access
- Supports PC133 and PC100 SDRAM memory types
- Support 3 DIMMs or 6 banks for up to 1.5 GB of DRAM (256Mb DRAM technology)
- 64-bit data width
- Supports maximum 8-bank interleave (8 pages open simultaneously); banks are allocated based on LRU
- SDRAM X-1-1-1-1-1-1 back-to-back accesses

#### Integrated ProSavage4 2D / 3D / Video Accelerator

- Optimized Shared Memory Architecture (SMA)
- Full internal AGP 4x performance
- Significant internal architectural upgrades from original S3 Graphics Savage4 standalone product
- 8 / 16 / 32 MB frame buffer using system memory
- Floating point triangle setup engine
- Single cycle 128-bit 3D architecture
- 8M triangles/second setup engine
- 140M pixels/second trilinear fill rate
- Microsoft DirectX texture compression
- Next generation, 128-bit 2D graphics engine
- High quality DVD video playback
- Flat panel monitor support
- 2D/3D resolutions up to 1920x1440



#### 3D Rendering Features

- Single-pass multiple textures
- Anisotropic filtering
- 8-bit stencil buffer
- 32-bit true color rendering
- Specular lighting and diffuse shading
- Alpha blending modes
- Massive 2K x 2K textures
- MPEG-2 video textures
- Vertex and table fog
- 16 or 24-bit Z-buffering
- Reflection mapping, texture morphing, shadows, procedural textures and atmospheric effects

#### 2D Hardware Acceleration Features

- ROP3 Ternary Raster Operation BitBLTs
- 8, 16, and 32 bpp mode acceleration

#### Motion Video Architecture

- High quality up/down scaler
- Planar to packed format conversion
- Motion compensation for full speed DVD playback
- Hardware subpicture blending and highlights
- Multiple video windows for video conferencing
- Contrast, hue, saturation, brightness and gamma controls
- ZV-Port Interface for display of video from an external source
- Digital output port for NTSC/PAL TV encoders

#### • Extensive LCD Support

- 36-bit DSTN/TFT flat panel interface with 256 gray shade support
- Integrated 2-channel 110 MHz LVDS interface
- Support for all resolutions up to 1600x1200
- Panel power sequencing
- Hardware Suspend/Standby control

#### Concurrent PCI Bus Controller

- PCI 2.2 compliant, 32-bit 3.3V PCI interface with 5V tolerant inputs
- Supports up to 5 PCI masters
- PCI to system memory data streaming support
- Delay transaction from PCI master accessing DRAM
- Symmetric arbitration between Host/PCI bus for optimized system performance

#### Advanced System Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and self-refresh power down
- Low-leakage I/O pads
- ACPI 1.0B and PCI Bus Power Management 1.1 compliant

#### • Full Software Support

- Drivers for major operating systems and APIs: [Windows® 9x, Windows NT 4.0, Windows 2000, Direct3D™, DirectDraw™ and DirectShow™, OpenGL™ ICD for Windows 9x, NT, and 2000]
- North Bridge/Chipset and Video BIOS support



#### • Additional Features

- Simultaneous display on CRT and LCD panel or on CRT and TV
- 250 MHz RAMDAC with Gamma Correction
- I<sup>2</sup>C Serial Bus and DDC Monitor Communications
- 2.5V Core and Mixed 3.3V/5V Tolerant and GTL+ I/O
- 35 x 35mm HSBGA (Ball Grid Array with Heat Spreader) package with 552 balls



#### **OVERVIEW**

Twister is a high performance, cost-effective and energy efficient SMA north bridge for the implementation of mobile personal computer systems with 133 MHz, 100 MHz and 66 MHz CPU host bus ("Front Side Bus") frequencies and based on 64-bit "P6 Bus" (Socket-370 VIA C3 and Intel Celeron and Pentium III) super-scalar processors. In VIA's product naming system, the Twister chip is part of a chipset also referred to as the "ProSavage PN133". The PN133 chipset includes the VT8603 "Twister" North Bridge and the VT8231 South Bridge. This document describes the Twister chip. The VT8231 South Bridge is described in a separate data sheet. The Twister chip is manufactured by S3 Graphics so is marked with the S3 Graphics part number (86C380) but is marketed by VIA so will be referred to by the VIA part number (VT8603) or simply "Twister" throughout this data sheet.




Figure 1. ProSavage PN133 System Block Diagram

Twister integrates VIA's VT82C694X system controller, S3 Graphics' 128-bit ProSavage4 2D/3D graphics accelerator and S3 Graphics' flat panel interfaces into a single 552 BGA package. The Twister SMA system controller provides superior performance between the CPU, DRAM and PCI bus with pipelined, burst, and concurrent operation.

Twister supports six banks of DRAMs up to 1.5Gbyte of system memory with 256Mbit DRAM technology. The DRAM controller supports standard PC133 and PC100 Synchronous DRAM (SDRAM). The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 133 / 100 MHz. The six banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller can run at either the host CPU Front Side Bus frequency (133 / 100 MHz) or pseudo-synchronous to the CPU FSB frequency (PC100 with the FSB at 133 MHz or PC133 with the FSB at 100 MHz) with built-in PLL timing control.

Twister supports a 32-bit 3.3 / 5V system bus (PCI) that is synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels



(doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

Twister also integrates S3 Graphics' 128-bit ProSavage4™ graphics accelerator into a single chip. Twister brings mainstream graphics performance to the Value PC with leading-edge 2D, 3D and DVD video acceleration into a cost effective package. Based on its capabilities, Twister is an ideal solution for the consumer, corporate mobile users and entry level professionals.

The industry's first integrated AGP 4X solution, Twister combines AGP 4X performance with Microsoft DirectX texture compression and massive 2Kx2K textures to deliver unprecedented 3D performance and image quality for the Value PC mobile market.

The 352-pin VT8231 BGA PCI-LPC bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.2 compliant). The VT8231 also includes an integrated Super I/O, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33 / 66 / 100 for 33 / 66 / 100 MB/sec transfer rate, integrated four USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, integrated AC-97 link for basic audio and HSP based modem functions, integrated hardware monitoring and OnNow / ACPI compliant advanced configuration and power management interface. The VT8231 also has an integrated MAC and 10Mbit PHY for LAN connection. It can bypass the internal PHY with external home PNA with a 1Mbit PHY or a 10/100Mbit PHY through the MII interface.

For sophisticated power management, Twister provides independent clock stop control for the CPU / SDRAM and PCI and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT8231 south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

#### **High-Performance 3D Accelerator**

Featuring a new super-pipelined 128-bit engine, Twister utilizes a single cycle architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including single-pass multitexturing, anisotropic filtering, and an 8-bit stencil buffer. Twister also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. Twister further enhances image quality with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. Twister's advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

#### 128-bit 2D Graphics Engine

Twister's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. Several enhancements have been made to the 2D architecture to optimize SMA performance and to provide acceleration in all color depths.

#### **DVD Playback and Video Conferencing**

Twister provides the ideal architecture for high quality MPEG-2 based DVD applications and video conferencing. For DVD playback, Twister's video accelerator offloads the CPU by performing the planar to packed format conversion and motion compensation tasks, while its enhanced scaling algorithm delivers incredible full-screen video playback. For video conferencing, Twister's multiple video windows enable a cost effective solution. The integrated ZV-Port allows display of video from an external source.

#### **LCD** and Flat Panel Monitor Support

Twister supports a wide variety of DSTN or TFT panels through a 36-bit interface. This includes support for VGA, SVGA, XGA, SXGA+, UXGA, and UXGA+ TFT color panels with 9-bit, 12-bit, 18-bit (both 1 pixel/clock and 2 pixels/clock), and 24-bit interfaces. Enhanced STN hardware with 256 gray scale support and advanced frame rate control to provide up to 16.7 million colors. Twister supports simultaneous display on CRT with LCD display or CRT with TV display. In addition, the integrated 2-channel LVDS interface can support another panel. All resolutions are supported up to 1280x1024.



## **High Screen Resolution CRT Support**

	System Memory Frame Buffer Size						
<b>Resolutions Supported</b>	8 MB	16/32 MB					
640x480x8/16/32	~	~					
800x600x8/16/32	~	~					
1024x768x8/16/32	~	~					
1280x1024x8	~	<b>'</b>					
1280x1024x16	~	<b>'</b>					
1280x1024x32	~	<b>'</b>					
1600x1200x8	~	~					
1600x1200x16	~	~					
1600x1200x32		~					
1920x1440x8		~					
1920x1440x16		<b>✓</b>					

**Table 1. Supported CRT Screen Resolutions** 



PINOUTS

Figure 2. VT8603 / Twister Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND RGB	X IN	X OUT	GND PLL1	VCC PLL2	HD62	HD57	HD63	GND	HD45	HD38	HD34	HD31	HD16	HD13	HD3	HD12	GND	CPU RST#	HA18	HA20	HA22	HA10	HA28	HA3	GND
В	GND DAC	GND	VCC PLL1	AGP BUSY#	GND PLL2	HD50	HD59	HD48	HD51	HD44	HD22	HD32	HD33	HD19	HD24	HD2	HD10	HD1	HA26	HA29	HA23	HA25	HA21	HA13	HA5	HA6
C	VCC DAC	RED	GOP0	STP AGP#	FP D35	HD60	HD55	GND	HD41	HD49	HD43	HD28	HD26	GND	HD20	HD9	HD5	HD4	GND	HA27	HA31	HA19	HA16	HA9	HA11	HA8
D	VCC RGB	BLUE	GREEN	GND	HD61	HD53	HD54	HD47	HD42	HD37	HD36	HD29	HD25	HD23	HD7	HD11	HD8	HD6	HD15	HA30	HA17	HA12	GND	HA4	HA14	BNR#
E	V SYNC	H SYNC	RSET	COMP	HD56	HD58	HD46	HD40	HD27	HD39	VCC 3	GTL REF	HD35	HD21	HD30	HD14	HD18	HD17	HD0	HA24	GTL REF	CPU RSTD#	HA7	HREQ 0#	HREQ 4#	BPRI#
F	EN VDD	SP DAT1	SP CLK1	STAND BY	SUS PEND	GND	VCC 3	HD52	VCC 25	VCC 3	DFT IN	VCC 3	GND	GND	BIST IN	GND	VCC 3	VCC 25	VCC 3	VCC 3	GND	HA15	HREQ 1#	HREQ 2#	HREQ 3#	DEFER#
G	FP GPIO	FPD0 TVD11	FP VS	FP CLK	FP HS	VCC 3	<b>G</b> 7	8	9	10	11	12	13	14	15	16	17	18	19	G20	VCC 3	HCLK	H LOCK#	HIT#	HT RDY#	HITM#
Н	FP D2	FPD1 TVD10	FP DE	FP D5	EN VEE	VCC 3	Н									CPU	Pins			Н	VCC A	VCC A	RS0#	GND	RS2#	DBSY#
J	FP D4	FP D3	FPD08 TVD9	FP D7	FP D11	VCC 25	J		VCC 3	VCC 3	VCC 25	VCC 25	VCC 3	VCC 3	VCC 25	VCC 25	VCC 3	VCC 3		J	VCC 25	MCLK	D RDY#	ADS#	BREQ 0#	GND
K	FP D12	FP D10	FP D13	FP D20	FPD16 TVCKR	FP D6	K		VCC 3									VCC 3		K	VCC 3	MCLK F	RS1#	PLL TST	MD1	MD32
L	FPD17 TVBLK#	FP D15	FP D18	VCC 3	FPD09 TVD8	FP D14	L		VCC 25		GND	VCC3	GND	GND	VCC3	GND		VCC 25		L	GND A	GND A	MD33	MD35	MD3	MD2
M	FP D23	SP CLK2	SP DAT2	FP D21	FP D22	FP D19	M	Flat	VCC 25		VCC3	GND	GND	GND	GND	VCC3		VCC 25		M	GND	MD34	MD0	MD5	MD36	MD4
N	ZV D14	ZV D13	GND	ZV D15	ZV D12	GND	N	Panel	VCC 3		GND	GND	GND	GND	GND	GND	1	VCC 3		N	GND	MD39	MD37	MD7	MD38	MD6
P	GND	ZV D9	ZV D10	ZV D11	ZV D8	GND	P	Pins	VCC 3		GND	GND	GND	GND	GND	GND		VCC 3		P	GND	MD12	MD8	MD41	MD9	MD40
R	ZV D6	ZV D4	ZV D7	ZV D5	ZV D3	ZV D0	R	I	VCC 25		VCC3	GND	GND	GND	GND	VCC3		VCC 3		R	N/C	MD44	MD10	MD43	MD11	MD42
Т	ZV D2	ZV D1	ZV HS	VCC3	FPD25 TVD4	FPD24 TVD6	Т		VCC 25		GND	VCC3	GND	GND	VCC3	GND	ı	VCC 25	DRAM	T	GND	MD15	MD13	MD46	MD14	MD45
U	ZV VS	FPD27 TVD7	ZV CLK	FPD26 TVD5	FPD33 TVD2	VCC 5	U		VCC 3									VCC 25	Pins	U	VCC 3	SCAS A#	MD47	SWE A#	SWEB# CKE2	SWEC# CKE0
v	FPD28 TVD0	FPD29 TVD1	FPD30 TVD3	FPD32 TVCLK	FPD34 TVHS	VCC 25	v		VCC 3	VCC 25	VCC 3	VCC 3	VCC 25	VCC 3	VCC 25	VCC 3	VCC 3	VCC 3		v	VCC 25	NC	DQM0 CAS0#	SCASC# CKE1	SCASB# CKE3	GND
w	VCCA LVDS	VCCA LVDS	FPD31 TVVS	Y1 P	INTA#	VCC 3	w			PCI	Pins								<b>L</b>	$\mathbf{w}$	CS5# RAS5#	NC	DQM1 CAS1#	GND		DQM4 CAS4#
Y	GNDA LVDS	VCC LVDS	GNDA LPLL	Y1 M	Y2 P	VCC 3	Y7	8	9	10	11	12	13	14	15	16	17	18	19	Y20	VCC 3	CS4# RAS4#	CS3# RAS3#	CS2# RAS2#	CS1# RAS1#	CS0# RAS0#
AA	GNDA LVDS	GND LVDS	Y0 P	Z2 P	Y2 M	GND	VCC 3	AD16	VCC 25	VCC 3	WSC#	GP OUT	GND	GND	GND	FP DET	VCC 3	VCC 25	MD58	VCC 3	GND	VSUS 25	MA0	SRAS A#	SRASB# CKE5#	
AB	YC P	VCCA LPLL	Y0 M	Z2 M	GNT 0#	AD30	AD25	AD21	DEV SEL#	PAR	C/BE 1#	AD10	AD7	AD5	PCLK	MD63	MD29	MD56	MD54	MD20	MD18	NC	MA1	MA4	MA3	MA2
AC	YC M	Z0 P	Z1 P	GND	REQ 0#	AD29	AD24	AD23	AD17	I RDY#	AD15	AD11	AD6	AD4	P REO#	MD31	MD60	MD25	MD23	MD52	MD49	SUSST#	GND	MA7	MA6	MA5
AD	ZC P	Z0 M	Z1 M	REQ 3#	REQ 1#	AD28	C/BE 3#	GND	C/BE 2#	T RDY#	AD14	AD9	GND	PWR OK	P GNT#	MD61	MD27	MD57	GND	MD21	MD50	MD16	DQM6 CAS6#	MA11 BA0	MA9	MA8
AE	ZC M	GNT X#	GNT 3#	REQ 2#	LOCK#	AD27	AD20	AD19		STOP#	AD13	AD8	AD2	AD1	PCI RST#	MD30	MD59	MD26	MD55	MD22	MD19	MD48	DQM3 CAS3#	MA12 BA1	MA13	MA10
AF	GND	REQ X#	GNT 2#	GNT 1#	AD31	AD26	AD22	AD18	GND	SERR#	AD12	C/BE 0#	AD3	AD0	PCK RUN#	MD62	MD28	GND	MD24	MD53	MD51	MD17	DQM7 CAS7#	DQM2 CAS2#	MA14	GND





Table 2. VT8603 / Twister Pin List (Numerical Order)

Pin#		Pin Name	Pin#		Pin Name	Pin		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin #		Pin Name
A01	P	GNDRGB	D03	Α	GREEN	G05	О	FPHS	P01	P	GND	Y23	О	CS3# / RAS3#	AC25	О	MA06
A02	I	XIN	D04	P	GND	G06	P	VCC3	P02	I	ZVD09	Y24	0	CS2# / RAS2#	AC26	0	MA05
A03 A04	O P	XOUT GNDPLL1	D05 D06		HD61 HD53	<b>G21</b> G22	P I	VCC3 HCLK	P03 P04	I	ZVD10 ZVD11	Y25 Y26	0	CS1# / RAS1# CS0# / RAS0#	AD01 AD02	A A	ZCP Z0M
A05	P	VCCPLL2	D07		HD54	G23	I	HLOCK#	P05	I	ZVD08	AA01	P	GNDALVDS	AD03		Z1M
A06	Ю	HD62	D08	Ю	HD47	G24	Ю	HIT#	P06	P	GND	AA02	P	GNDLVDS	AD04	I	REQ3#
A07	IO	HD57	D09	IO	HD42	G25		HTRDY#	P21	P	GND	AA03	A	YOP	AD05		REO1#
A08 A09	IO P	HD63 GND	D10 D11		HD37 HD36	G26 H01	O	HITM# FPD02	P22 P23	IO	MD12 MD08	AA04 AA05	A A	Z2P Y2M	AD06 AD07		AD28 C/BE3#
A10	IO	HD45	D11	IO	HD29	H02	ŏ	FPD02 FPD01 / TVD10	P24		MD41	AA06	P	GND	AD07		GND
A11	Ю	HD38	D13	IO	HD25	H03	О	FPDE	P25	Ю	MD09	AA07	P	VCC3	AD09	Ю	C/BE2#
A12		HD34	D14		HD23	H04	0	FPD05	P26	IO	MD40	AA08	IO	AD16	II		TRDY#
A13 A14		HD31 HD16	D15 D16	10	HD07 HD11	H05 H06	O P	ENVEE VCC3	R01 R02	I	ZVD06 ZVD04	AA09 AA10	P P	VCC25 VCC3	AD11 AD12		AD14 AD09
A15		HD13	D17		HD08	H21	P	VCCA	R03	I	ZVD07	AA11	O	WSC#	AD12		GND
A16	Ю	HD03	D18	Ю	HD06	H22	P	VCCA	R04	Ī	ZVD05	AA12	ŏ	GPOUT	AD14		PWROK
A17		HD12	D19	IO	HD15	H23	IO	RS0#	R05	I	ZVD03	AA13	P	GND	AD15		PGNT#
A18 A19	P O	GND CPURST#	D20 D21		HA30 HA17	<b>H24</b> H25	P IO	GND RS2#	R06 R21	I	ZVD00 NC	AA14	P P	GND GND	AD16 AD17		MD61 MD27
A20	Ю	HA18	D21		HA12	H26	IO	DBSY#	R21	Ю		<b>AA15</b> AA16	I	FPDET	AD17		MD57
A21		HA20	D23	P	GND	J01	О	FPD04	R23			AA17	P	VCC3	AD19	P	GND
A22		HA22	D24		HA04	J02	0	FPD03	R24	IO		AA18	P	VCC25	AD20		MD21
A23 A24		HA10 HA28	D25 D26		HA14 BNR#	J03 J04	0	FPD08 / TVD9 FPD07	R25 R26	IO	MD11 MD42	AA19 AA20	IO P	MD58 VCC3	AD21 AD22		MD50 MD16
A24 A25		HA03	E01	0	VSYNC	J05	o	FPD11	T01	I	ZVD02	AA21	P	GND	AD22	0	DOM6 / CAS6#
A26	P	GND	E02		HSYNC	J06	P	VCC25	T02	Ì		AA22		VSUS25	AD24		MA11 / BA0
B01	P	GNDDAC	E03	Α	RSET	J21	P	VCC25	T03	I		AA23	O	MA00	AD25	O	MA09
B02	P	GND VCCDLL1	E04	A	COMP	J22	0	MCLK	T04	P	VCC3	AA24	0	SRASA#	AD26		MA08
<b>B03</b> B04	P IO	VCCPLL1 AGPBUSY#	E05 E06	IO IO	HD56 HD58	J23 J24	IO IO	DRDY# ADS#	T05 T06	0	FPD25 / TVD4 FPD24 / TVD6	AA25 AA26	0	SRASB# / CKE5 SRASC# / CKE4	AE01 AE02	A O	ZCM GNTX#
B05	P	GNDPLL2	E07		HD46	J25	O	BREO0#	T21	P	GND	AB01	A	YCP	AE03	ŏ	GNT3#
B06	Ю	HD50	E08	Ю	HD40	J26	P	GND	T22	Ю	MD15	AB02	P	VCCALPLL	AE04	I	REQ2#
B07	IO	HD59	E09		HD27	K01	0	FPD12	T23	IO	MD13	AB03	A	YOM	AE05		LOCK#
B08 B09		HD48 HD51	E10 <b>E11</b>	IO P	HD39 VCC3	K02 K03	0	FPD10 FPD13	T24 T25	IO	MD46 MD14	AB04 AB05	A O	Z2M GNT0#	AE06 AE07	IO	AD27
B10		HD44	E12	P	GTLREF	K03	ŏ	FPD20	T26	Ю		AB06	Ю		AE08		AD19
B11		HD22	E13		HD35	K05	О	FPD16 / TVCLKR	U01	I	ZVVS	AB07		AD25	AE09	Ю	FRAME#
B12	IO	HD32	E14	IO	HD21	K06	0	FPD06	U02	O		AB08	IO	AD21	AE10		STOP#
B13 B14	IO IO	HD33 HD19	E15 E16	IO IO	HD30 HD14	<b>K21</b> K22	P I	VCC3 MCLKF	U03 U04	O	ZVCLK FPD26 / TVD5	AB09 AB10	IO	DEVSEL# PAR	AE11 AE12	IO	AD13 AD08
B15		HD24	E17		HD18	K23	Ю	RS1#	U05	ŏ	FPD33 / TVD2	AB11	IO	C/BE1#	AE13		AD02
B16	Ю	HD02	E18	Ю	HD17	K24	Ι	PLLTST	U06	P	VCC5	AB12	Ю	AD10	AE14		AD01
B17	IO	HD10	E19		HD00	K25	IO	MD01	U21	P	VCC3	AB13	IO	AD07	AE15	I	RESET#
B18 B19		HD01 HA26	E20 E21	IO P	HA24 GTLREF	K26	IO O	MD32 FPD17 / TVBLK#	U22 U23	IO		AB14 AB15	IO I	AD05 PCLK	AE16 AE17		MD30 MD59
B20		HA29	E22	o	CPURSTD#	L02	ő	FPD15	U24	0	SWEA#	AB16	IO	MD63	AE18	Ю	MD26
B21	Ю	HA23	E23		HA07	L03	O	FPD18	U25	O	SWEB# / CKE2	AB17		MD29	AE19	Ю	MD55
B22		HA25	E24		HREQ0#	L04	P	VCC3	U26		SWEC# / CKE0	AB18	IO	MD56	AE20		MD22
B23 B24		HA21 HA13	E25 E26		HREQ4# BPRI#	L05 L06	0	FPD09 / TVD8 FPD14	V01 V02	0	FPD28 / TVD0 FPD29 / TVD1	AB19 AB20	IO IO	MD54 MD20	AE21 AE22	IO	MD19 MD48
B25		HA05	F01	0	ENVDD	L21	P	GNDA	V02	o	FPD30 / TVD3	AB21		MD18	AE23		DQM3 / CAS3#
B26	IO	HA06	F02	-	SPDAT1	L22	P	GNDA	V04	ŏ		AB22	P	NC	AE24	ŏ	MA12 / BA1
C01	P	VCCDAC	F03	IO	SPCLK1	L23	IO	MD33	V05	0	FPD34 / TVHS	AB23	0	MA01	AE25	0	MA13
C02	A	RED GOP0	F04 F05		STANDBY	L24	IO	MD35	V06	P	VCC25	AB24		MA04 MA03	AE26	O D	MA10
C03 C04			F06					MD03 MD02	V21 V22	P P		AB25 AB26			AF01 AF02		GND REQX#
C05	Ю	FPD35	F07	P	VCC3	M01	О	FPD23	V23	O	DOM0 / CAS0#	AC01	Α	YCM	AF03	О	GNT2#
C06		HD60	F08		HD52			SPCLK2	V24	0	SCASC# / CKE1	AC02		ZOP	AF04		GNT1#
C07 C08		HD55 GND	F09 F10	P P	VCC25 VCC3	M03 M04		SPDAT2 FPD21	V25 V26	O P	SCASB# / CKE3 GND	AC03 AC04		Z1P GND	AF05		AD31 AD26
C08		HD41	F10	I	DFTIN	M04 M05		FPD21 FPD22	W01	P	VCCALVDS	AC04 AC05		REQ0#			AD26 AD22
		HD49	F12	P	VCC3	M06		FPD19	W02	P	VCCALVDS	AC06	Ю	AD29			AD18
C11		HD43	F13	P	GND	M21	P	GND	W03	o	FPD31 / TVVS	AC07		AD24	AF09	P	GND
C12 C13		HD28 HD26	<b>F14</b> F15	P I	GND BISTIN	M22		MD34 MD00	W04 W05		Y1P INTA#	AC08 AC09		AD17			SERR# AD12
C13		GND	F16	P	GND			MD00 MD05	W05 W06	P	VCC3			AD17 IRDY#	AF11 AF12		C/BE0#
C15	Ю	HD20	F17	P	VCC3	M25	Ю	MD36	W21	0	CS5# / RAS5#	AC11		AD15	AF13	Ю	AD03
C16		HD09	F18	P	VCC25			MD04	W22	P	NC	AC12		AD11			AD00
C17		HD05	F19	P	VCC3	N01	I	ZVD14	W23	O	DOM1 / CAS1#	AC14			AF15		PCKRUN#
C18 C19		HD04 GND	F20 F21		VCC3 GND	N02 N03	I P	ZVD13 GND	<b>W24</b> W25	P	GND DQM5 / CAS5#	AC14 AC15		AD04 PREQ#	AF16 AF17		MD62 MD28
		HA27	F22		HA15	N04	I	ZVD15	W26	ŏ	DQM4 / CAS4#			MD31	AF18		GND
C21	Ю	HA31	F23		HREQ1#	N05	I	ZVD12	Y01	P	GNDALVDS	AC17	Ю	MD60	AF19	Ю	MD24
C22		HA19	F24		HREQ2#	N06		GND	Y02	P	VCCLVDS	AC18					MD53
C23 C24		HA16 HA09	F25 F26		HREQ3# DEFER#	N21 N22	P IO	GND MD39	Y03 Y04	P A	GNDALPLL Y1M			MD23 MD52	AF21 AF22		MD51 MD17
C25		HA11	G01		FPGPIO	N23		MD37	Y05		Y2P	AC21		MD49	AF23	0	DQM7 / CAS7#
C26	Ю	HA08	G02	О	FPD0 / TVD11	N24	Ю	MD07	Y06	P	VCC3	AC22	I	SUSST#	AF24	O	DQM2 / CAS2#
D01		VCCRGB	G03		FPVS FPCL V			MD38	Y21		VCC3	AC23		GND MAO7	AF25		MA14
D02	Α	BLUE	G04	О	FPCLK	N26	Ю	MD06	Y22	О	CS4# / RAS4#	AC24	0	MA07	AF26	P	GND

Center VCC3 Pins: J9-10,13-14,17-18, K9,18, L12,15, M11,16, N9,18, P9,18, R11,16,18, T12,15, U9, V9,11-12,14,16-18

Center VCC25 Pins: J11-12,15-16, L9,18, M9,18, R9, T9,18, U18, V10,13,15

Center GND Pins: L11,13,14,16, M12-15, N11-16, P11-16, R12-15, T11, 13,14,16





Table 3. VT8603 / Twister Pin List (Alphabetical Order)

Pin #		Pin Name	Pin #		Pin Name	Pin#		Pin	Pin#		Pin Name	Pin #		Pin Names	Pin #		Pin Name
AF14	Ю	AD00	K01	О	FPD12	AB05	О	GNT0#	E08	Ю	HD40	AE18	Ю	MD26	F09	P	VCC25
AE14			K03	О	FPD13	AF04	O	GNT1#	C09		HD41			MD27	F18	P	VCC25
AE13		AD02	L06	О	FPD14	AF03	O	GNT2#	D09		HD42			MD28	J06	P	VCC25
AF13			L02		FPD15	AE03	0	GNT3#	C11		HD43			MD29	J21	P	VCC25
AC14 AB14		AD04 AD05	K05 L01	0	FPD16 / TVCLKR FPD17 / TVBLK#	AE02 C03	0	GNTX# GOP0	B10 A10		HD44 HD45			MD30 MD31	V06 V21	P P	VCC25 VCC25
II I		AD05 AD06	L03	ő	FPD18	AA12	ŏ	GPOUT	E07	-	HD46	K26		MD31 MD32	AA09	P	VCC25
		AD07	M06	O	FPD19	D03	A	GREEN	D08		HD47			MD33	AA18	P	VCC25
AE12		AD08	K04	O	FPD20	E12	P	GTLREF	B08		HD48	M22		MD34	E11	P	VCC3
AD12		AD09	M04	0	FPD21	E21	P	GTLREF	C10		HD49	L24	IO	MD35	F07	P	VCC3
AB12 AC12		AD10 AD11	M05 M01	0	FPD22 FPD23	A25 D24	IO IO	HA03 HA04	B06 B09		HD50 HD51		IO IO	MD36 MD37	F10 F12	P P	VCC3 VCC3
AF11			T06	ŏ	FPD24 / TVD6	B25	IO	HA05	F08		HD52			MD38	F17	P	VCC3
AE11			T05	О	FPD25 / TVD4	B26	IO	HA06	D06		HD53	N22		MD39	F19	P	VCC3
			U04	0	FPD26 / TVD5	E23	IO	HA07	D07		HD54			MD40	F20	P	VCC3
II I	IO IO	AD15 AD16	U02 V01	0	FPD27 / TVD7 FPD28 / TVD0	C26 C24	IO IO	HA08 HA09	C07 E05		HD55 HD56	P24 R26	IO IO	MD41 MD42	G06 G21	P P	VCC3 VCC3
			V01	ő	FPD29 / TVD1	A23	IO	HA10	A07		HD57	R24		MD43	H06	P	VCC3
		AD18	V03	O	FPD30 / TVD3	C25	Ю	HA11	E06		HD58	R22	Ю	MD44	K21	P	VCC3
AE08		AD19	W03	О	FPD31 / TVVS	D22	IO	HA12	B07		HD59			MD45	L04	P	VCC3
AE07		AD20	V04	0	FPD32 / TVCLK	B24	IO	HA13	C06		HD60	T24		MD46	T04	P	VCC3
AB08 AF07		AD21 AD22	U05 V05	0	FPD33 / TVD2 FPD34 / TVHS	D25 F22	IO IO	HA14 HA15	D05 A06		HD61 HD62			MD47 MD48	U21 W06	P P	VCC3 VCC3
AC08		AD23	C05	Ю	FPD35	C23	Ю	HA16	A08		HD63	AC21		MD49	Y06	P	VCC3
AC07	Ю	AD24	H03	0	FPDE	D21	Ю	HA17	G24	Ю	HIT#	AD21	Ю	MD50	Y21	P	VCC3
II I		AD25	AA16	I	FPDET	A20	IO	HA18	G26		HITM#		IO	MD51	AA07	P	VCC3
AF06 AE06		AD26 AD27	G01 G05	IO O	FPGPIO FPHS	C22 A21	IO IO	HA19 HA20	G23 E24		HLOCK# HREQ0#			MD52 MD53	AA10	P P	VCC3
AD06			G03	ő	FPNS	B23	IO	HA21	F23		HREQU# HREQ1#			MD54	AA17 AA20	P	VCC3 VCC3
AC06		AD29	AE09	IO	FRAME#	A22	Ю	HA22	F24	Ю	HREQ2#			MD55	U06	P	VCC5
AB06		AD30	A09	P	GND	B21	IO	HA23	F25		HREO3#			MD56	H21	P	VCCA
AF05			A18	P	GND GND	E20	IO	HA24	E25		HREQ4#			MD57	H22	P	VCCA VCCDAC
J24 B04	IO IO	ADS# AGPBUSY#	A26 B02	P P	GND	B22 B19	IO IO	HA25 HA26	E02 G25		HSYNC HTRDY#			MD58 MD59	C01 AB02	P	VCCALPLL
F15	I	BISTIN	C08	P	GND	C20	IO	HA27	W05		INTA#			MD60	W01	P	VCCALVDS
D02		BLUE	C14	P	GND	A24	Ю	HA28			IRDY#	AD16			W02	P	VCCALVDS
D26		BNR# BPRI#	C19	P	GND	B20 D20	IO	HA29	AE05 AA23	IO	LOCK# MA00	AF16 AB16	IO IO	MD62 MD63	B03	P	VCCPLL1
E26 J25		BREQ0#	D04 D23	P P	GND GND	C21	IO IO	HA30 HA31	AB23	0	MA01	R21	Ю	NC	A05 D01	P	VCCPLL2 VCCRGB
AF12		C/BE0#	F06	P	GND	G22	I	HCLK	AB26	O	MA02	V22		NC	Y02	P	VCCLVDS
II I			F13	P	GND	E19	IO	HD00	AB25		MA03	W22		NC	AA22	P	VSUS25
AD09 AD07			F14 F16	P P	GND GND	B18 B16	IO IO	HD01 HD02	AB24 AC26		MA04 MA05	AB22 AB10	IO	NC PAR	E01 AA11	0	VSYNC WSC#
E04	A	COMP	F21	P	GND	A16	IO	HD03	AC25	ŏ	MA06			PCKRUN#	A02	I	XIN
A19		CPURST#	H24	P	GND	C18	Ю	HD04	AC24		MA07	AB15	Ι	PCLK	A03	0	XOUT
E22	0	CPURSTD#	J26	P	GND	C17	IO	HD05	AD26		MA08	AD15	O	PGNT#	AB03	A	Y0M
Y26 Y25	0	CS0# / RAS0# CS1# / RAS1#	M21 N03	P P	GND GND	D18 D15	IO IO	HD06 HD07	AD25 AE26		MA09 MA10	K24 AC15	I I	PLLTST PREQ#	AA03 Y04	A	Y0P Y1M
Y24	Ŏ	CS2# / RAS2#	N06	P	GND	D17	IO	HD08	AD24		MA11 / BA0	AD14	I	PWROK	W04	A	Y1P
Y23	О	CS3# / RAS3#	N21	P	GND	C16	Ю	HD09	AE24		MA12 / BA1	C02	Α	RED	AA05	A	Y2M
Y22 W21	0	CS4# / RAS4#	P01 P06	P P	GND	B17	IO	HD10	AE25 AF25		MA13 MA14	AC05 AD05	I	REQ0# REQ1#	Y05	A	Y2P VCM
H26	Ю	CS5# / RAS5# DBSY#	P21	P	GND GND	D16 A17	IO IO	HD11 HD12	J22	0	MCLK	AE04	I I	REQ1# REQ2#	AC01 AB01	A A	YCM YCP
F26	IO	DEFER#	T21	P	GND	A15	IO	HD13	K22	Ĭ	MCLKF	AD04	Ī	REO3#	AD02	A	Z0M
		DEVSEL#	V26	P	GND	E16	IO	HD14			MD00	AF02	I	REOX#	AC02	A	ZOP
F11 V23		DFTIN DQM0 / CAS0#	W24 AA06	P P	GND GND	D19 A14	IO IO	HD15 HD16	K25 L26		MD01 MD02			RESET# RS0#	AD03 AC03	A A	Z1M Z1P
W23	ŏ	DQM1 / CAS1#	AA13	P	GND	E18	IO	HD17	L25		MD03			RS1#	AB04	A	Z1P Z2M
AF24	O	DQM2 / CAS2#	AA14	P	GND	E17	Ю	HD18	M26	Ю	MD04	H25		RS2#	AA04	A	Z2P
AE23		DQM3 / CAS3#	AA15		GND	B14	IO	HD19	M24		MD05	E03	A	RSET	AE01	A	ZCM
W26 W25	0	DOM4 / CAS4# DQM5 / CAS5#	AA21 AC04		GND GND	C15 E14	IO IO	HD20 HD21	N26 N24		MD06 MD07	U22 V25	0	SCASA# SCASB# / CKE3	AD01 U03	A	ZCP ZVCLK
M23 AD23	o	DOM6 / CAS6#	AC04 AC23	P	GND GND	B11	IO	HD21 HD22	P23		MD07 MD08	V25 V24	0	SCASE# / CKE3	R06	I	ZVD00
AF23	О	DQM7 / CAS7#	AD08	P	GND	D14	IO	HD23	P25	Ю	MD09	AF10	Ю	SERR#	T02	Ì	ZVD01
J23			AD13		GND	B15	IO	HD24	R23		MD10			SPCLK1	T01	I	ZVD02
F01 H05		ENVDD ENVEE	AD19 AF01	P P	GND GND	D13 C13	IO IO	HD25 HD26	R25 P22		MD11 MD12	M02 F02	_	SPCLK2 SPDAT1	R05 R02	I I	ZVD03 ZVD04
G04		FPCLK	AF01	P	GND	E09	IO	HD27	T23		MD12 MD13		Ю	SPDAT1 SPDAT2	R02 R04	I	ZVD04 ZVD05
G02	О	FPD0 / TVD11	AF18	P	GND	C12	Ю	HD28	T25	Ю	MD14	AA24	0	SRASA#	R01	I	ZVD06
H02		FPD01 / TVD10	AF26	P	GND	D12	IO	HD29	T22		MD15	AA25		SRASB# / CKE5	R03	I	ZVD07
H01 J02		FPD02 FPD03	L21 L22	P P	GNDA GNDA	E15 A13	IO IO	HD30 HD31	AD22 AF22		MD16 MD17	AA26 F04	O	SRASC# / CKE4 STANDBY	P05 P02	I I	ZVD08 ZVD09
J02 J01		FPD03 FPD04	Y03	P	GNDALPLL	B12	IO	HD31 HD32	AB21		MD17 MD18			STANDBY STOP#	P02 P03	I	ZVD09 ZVD10
H04	О	FPD05	AA01	P	GNDALVDS	B13	Ю	HD33	AE21	Ю	MD19	C04	Ι	STPAGP#	P04	Ì	ZVD11
K06		FPD06	Y01	P	GNDALVDS	A12	IO	HD34			MD20	F05		SUSPEND	N05	I	ZVD12
J04 J03	0	FPD07 FPD08 / TVD9	B01 AA02		GNDDAC GNDLVDS	E13 D11	IO IO	HD35 HD36	AD20 AE20		MD21 MD22	AC22 U24	O	SUSST# SWEA#	N02 N01	I	ZVD13 ZVD14
L05		FPD08 / TVD9 FPD09 / TVD8	AAUZ A04		GNDPLL1	D11	IO	HD36 HD37			MD23	U25	Ö	SWEB# / CKE2	N01 N04	I	ZVD14 ZVD15
K02	O	FPD10	B05	P	GNDPLL2	A11	IO	HD38	AF19	Ю	MD24	U26	О	SWEC# / CKE0	T03	I	ZVHS
J05	О	FPD11	A01	P	GNDRGB	E10	IO	HD39	AC18	IO	MD25	AD10	IO	TRDY#	U01	I	ZVVS

Center VCC3 Pins: J9-10,13-14,17-18, K9,18, L12,15, M11,16, N9,18, P9,18, R11,16,18, T12,15, U9, V9,11-12,14,16-18

Center VCC25 Pins: J11-12,15-16, L9,18, M9,18, R9, T9,18, U18, V10,13,15

Center GND Pins: L11,13,14,16, M12-15, N11-16, P11-16, R12-15, T11, 13,14,16





## **PIN DESCRIPTIONS**

Table 4. VT8603 / Twister Pin Descriptions

			CPU Interface
Signal Name	Pin #	I/O	Signal Description
HA[31:3]#	(see	IO	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU
1111[01:0]#	pinout		cycles HA[31:3] are inputs. These signals are driven by the Twister during cache snooping
	tables)		operations.
HD[63:0]#	(see	IO	Host CPU Data. These signals are connected to the CPU data bus.
	pinout		
	tables)		
ADS#	J24	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	D26	IO	<b>Block Next Request</b> . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	E26	IO	Priority Agent Bus Request. The owner of this signal will always be the next bus owner.
DI KI#	E20	10	This signal has priority over symmetric bus requests and causes the current symmetric
			owner to stop issuing new transactions unless the HLOCK# signal is asserted. The Twister
			drives this signal to gain control of the processor bus.
DBSY#	H26	IO	<b>Data Bus Busy</b> . Used by the data bus owner to hold the data bus for transfers requiring
			more than one cycle.
DEFER#	F26	IO	<b>Defer</b> . The Twister uses a dynamic deferring policy to optimize system performance. The
			Twister also uses the DEFER# signal to indicate a processor retry response.
DRDY#	J23	IO	<b>Data Ready</b> . Asserted for each cycle that data is transferred.
HIT#	G24	IO	<b>Hit</b> . Indicates that a caching agent holds an unmodified version of the requested line. Also
			driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	G26	I	<b>Hit Modified</b> . Asserted by the CPU to indicate that the address presented with the last
			assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	G23	I	Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the
***************************************	F25 F25	10	negation of HLOCK# must be atomic.
HREQ[4:0]#	E25, F25,	IO	<b>Request Command.</b> Asserted during both clocks of the request phase. In the first clock,
	F24, F23 E24		the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the
	E24		complete transaction type.
HTRDY#	G25	IO	Host Target Ready. Indicates that the target of the processor transaction is able to enter
III KD I II	023	10	the data transfer phase.
RS[2:0]#	H25, K23	IO	Response Signals. Indicates the type of response per the table below:
110[210]	H23		RS[2:0]# Response type
			000 Idle State
			001 Retry Response
			010 Defer Response
			011 Reserved
			100 Hard Failure
			101 Normal Without Data
			110 Implicit Writeback
CDIIDCT#	A 10	0	111 Normal With Data  CDU Posst Posst system to CDU Estamply and filter conseiten to ground should be
CPURST#	A19	О	<b>CPU Reset.</b> Reset output to CPU. External pullup and filter capacitor to ground should be
CPURSTD#	E22	О	provided per CPU manufacturer's recommendations.  CPU Reset Delayed. CPU reset output delayed by 2T.
BREQ0#	J25	О	<b>Bus Request 0.</b> Bus request output to CPU.


Note: Clocking of the CPU interface is performed with HCLK.

Note: Internal pullup resistors are provided on all GTL interface pins. If the CPU does not have internal pullups, these north bridge internal pullups may be enabled to allow the interface to meet GTL bus interface specifications (see MA6 strap description).





The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.







		]	DRAM Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
MD[63:0]	(see pinout tables)	IO	Memory Data. These signals are connected to the DRAM data bus.
MA14 /graphics strap MA13 /graphics strap MA12 / BA1 / strap, MA11 / BA0 / strap, MA10 MA9 / strap, MA8 / strap, MA6 / strap, MA6 / strap, MA5 / strap, MA4 / graphics strap, MA2 / graphics strap, MA1 / graphics strap, MA1 / graphics strap, MA1 / graphics strap, MA1 / graphics strap,	AF25 AE25 AE24 AD24 AE26 AD25 AD26 AC24 AC25 AC26 AB24 AB25 AB26 AB23	O/I	Memory Address. DRAM address lines / strap options  MA12 strap – Host Freq Select lsb (see MA8 below for msb) MA11 strap – IOQ Level (0=4-level, 1=1-level) MA9 strap – Clock select (0=Use PLLs, 1=Clocks on XIN/PD10 pins) MA8 strap – Host Freq Select msb (00=66, 01=100, 10=auto, 11=133) MA7 strap – Graphics Test Mode (0=Normal, 1=Test) MA6 strap – GTL Internal Pullups (0=Enable, 1=Disable) MA5 strap – PCI Frequency (0=33 MHz, 1=66 MHz) MA4 strap – Graphics PCI Interrupt (0=Enable, 1=Disable) MA3 strap – Graphics I/O (0=Enable, 1=Disable) MA2 strap – Graphics I/O (0=Enable, 1=Disable) MA2 strap – Graphics OEM-Defined Panel Type (Note: all non-graphics straps default to 0 if not connected to a strap
MA0 / graphics strap CS[5:0]# RAS[5:0]#	AA23 W21, Y22 Y23, Y24 Y25, Y26	О	resistor. See Table 9 for graphics strap definitions and defaults.)  Chip Select. (Synchronous DRAM) Chip select of each bank.  RAS. (FPG/EDO DRAM)
DQM[7:0] CAS[7:0]#	AF23, AD23, W25, W26, AE23, AF24, W23, V23	0	Data Mask. (Synchronous DRAM) Data mask of each byte lane CAS. (FPG/EDO DRAM)
SRASA# SRASB# / CKE5 SRASC# / CKE4	AA24 AA25 AA26	0	<b>Row Address Command Indicator.</b> For support of up to three synchronous DRAM DIMM slots. "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1) and "C" controls banks 4-5 (module 2).
SCASA# SCASB# / CKE3 SCASC# / CKE1	U22 V25 V24	0	Column Address Command Indicator. For support of up to three synchronous DRAM DIMM slots. "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1) and "C" controls banks 4-5 (module 2).
SWEA# / MWEA SWEB# / MWEB#/CKE2 SWEC# / MWEC#/CKE0	U24 U25 U26	0	Write Enable Command Indicator. For support of up to three synchronous DRAM DIMM slots. Used as MWE# for FPG/EDO memory. "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1) and "C" controls banks 4-5 (module 2).
CKE0 / SWEC# CKE1 / SCASC# CKE2 / SWEB# CKE3 / SCASB# CKE4 / SRASC# CKE5 / SRASB#	U26 V24 U25 V25 AA26 AA25	O	SDRAM Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems.





			PCI Bus Interface
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description
AD[31:0]	(see pinout tables)	IO	<b>Address/Data Bus.</b> The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	AD7, AD9, AB11, AF12	Ю	<b>Command/Byte Enable.</b> Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	AE9	Ю	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	AC10	IO	<b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.
TRDY#	AD10	IO	<b>Target Ready.</b> Asserted when the target is ready for data transfer.
STOP#	AE10	IO	<b>Stop.</b> Asserted by the target to request the master to stop the current transaction.
DEVSEL#	AB9	Ю	<b>Device Select.</b> This signal is driven by the Twister when a PCI initiator is attempting to access main memory. It is an input when the Twister is acting as a PCI initiator.
PAR	AB10	IO	<b>Parity.</b> A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	AF10	IO	<b>System Error.</b> The Twister will pulse this signal when it detects a system error condition.
LOCK#	AE5	IO	Lock. Used to establish, maintain, and release resource lock.
PREQ#	AC15	I	<b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus.
PGNT#	AD15	О	<b>South Bridge Grant.</b> This signal driven by the Twister to grant PCI access to the South Bridge.
REQ[3:0]#	AD4, AE4, AD5, AC5	I	PCI Master Request. PCI master requests for PCI.
GNT[3:0]#	AE3, AF3, AF4, AB5	О	PCI Master Grant. Permission is given to the master to use PCI.
REQX#	AF2	I	PCI Master Request. PCI master request for PCI.
GNTX#	AE2	О	<b>PCI Master Grant.</b> Permission is given to the master to use PCI.
PCLK	AB15	I	PCI Clock. From external clock generator.
PCKRUN#	AF15	IO	PCI Clock Run. May be used to stop PCI clock.
INTA#	W5	О	<b>PCI Interrupt Out.</b> An asynchronous active low output used to signal an event that requires handling on behalf of the internal integrated graphics controller. If MA2 is strapped high at reset (clearing CR36[0]) no interrupt will be requested during PCI configuration. The default drive strength is 24 mA (other drive strengths may be selected via CR80[1-0]).
WSC#	AA11	0	Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.





	LCD Panel Interface				
Signal Name	Pin#	<u>I/O</u>	Signal Description		
FPD[35:0]	(see pin table)	О	<b>Panel Data.</b> Internally pulled down during reset. 8mA is the default. 16mA is selected via SR3D[6]=1.		
FPDET	AA16	I	<b>Panel Detect.</b> If SR30[1]=0, SR30[2] will read 1 if a Flat Panel is appropriately connected. Must be tied to GND if not used.		
FPVS	G3	0	Panel VSYNC. Internally pulled down.		
FPHS	G5	О	nel HSYNC. Internally pulled down.		
FPDE	Н3	0	nel Data Enable. Internally pulled down.		
FPCLK	G4	О	nel Clock. Internally pulled down during reset. 8mA is the default. 16mA may also be ected.		
ENVDD	F1	О	<b>Enable VDD.</b> This signal is driven high to external logic to initiate a flat panel power up sequence.		
ENVEE	Н5	О	<b>Enable VEE.</b> This signal is driven high to a programmable time after ENVDD is driven high during a flat panel power up sequence.		
FPGPIO	G1	I/O	General Purpose Input / Output.		

TV Encoder Interface				
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description	
TVD[11:0]	(see pin table)	О	TV Encoder Data. Internally pulled down during reset	
TVCLK	V4	I	TV Encoder Clock. Input clock from encoder. Internally pulled down.	
TVCLKR	K5	О	TV Encoder Return Clock. Output clock to TV encoder. Internally pulled down.	
TVVS	W3	О	TV Encoder VSYNC. Internally pulled down during reset	
TVHS	V5	О	TV Encoder HSYNC. Internally pulled down during reset	
TVBLK#	L1	О	TV Encoder Blanking. Internally pulled down during reset	





CRT Interface			
Signal Name	Pin#	<u>I/O</u>	Signal Description
RSET	Е3	A	<b>Reference Resistor.</b> Tie to GNDRGB through an external $140\Omega$ resistor to control the RAMDAC full-scale current value.
COMP	E4	A	Compensation. Tie to VCC25 through a 0.1 μF capacitor.
RED	C2	A	Analog Red. Analog red output to the CRT monitor.
BLUE	D2	A	Analog Blue. Analog blue output to the CRT monitor.
GREEN	D3	A	Analog Green. Analog green output to the CRT monitor.
HSYNC	E2	О	Horizontal Sync. Output to CRT.
VSYNC	E1	О	Vertical Sync. Output to CRT.

LVDS Interface			
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
Y[2:0]P	Y5, W4, AA3	A	LVDS Data Positive Output.
Y[2:0]M	AA5, Y4, AB3	A	LVDS Data Negative Output.
YCP	AB1	A	LVDS Clock Positive Output.
YCM	AC1	A	LVDS Clock Negative Output.
Z[2:0]P	AA4, AC3, AC2	A	2 <sup>nd</sup> LVDS Data Positive Output.
Z[2:0]M	AB4, AD3, AD2	A	2 <sup>nd</sup> LVDS Data Negative Output.
ZCP	AD1	A	2 <sup>nd</sup> LVDS Clock Positive Output.
ZCM	AE1	A	2 <sup>nd</sup> LVDS Clock Negative Output.

	ZV-Port Video Capture Interface			
Signal Name	Pin #	<u>10</u>	Signal Description	
ZVD[15:0]	(see pin table)	I	ZV-Port Data Bus. Video Input	
ZVCLK	U3	I	ZV-Port Clock.	
ZVHS	Т3	I	ZV-Port Horizontal Sync.	
ZVVS	U1	I	ZV-Port Vertical Sync.	



	Miscellaneous Functions			
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description	
XIN	A2	I	<b>Reference Frequency Input.</b> An external 14.318 MHz crystal is connected between XOUT and this pin. Alternatively, an external oscillator can be connected.	
XOUT	A3	О	<b>Crystal Output.</b> This pin drives the crystal via an internal oscillator. If an external oscillator is connected to XIN, this pin can be left unconnected.	
SPCLK[2:1]	M2, F3	IO	<b>Serial Port Clocks.</b> These are the clocks for serial data transfer. SPCLK1 is typically used for $I^2C$ communications. As an output, it is programmed via CRA0[0]. As an input, its status is read via CRA0[2]. In either case the serial port must be enabled by CRA0[4] = 1. SPCLK2 is typically used for DDC monitor communications. As an output, it is programmed via CRB1[0]. As an input, its status is read via CRB1[2]. The port is enabled via CRB1[4] = 1.	
SPDAT[2:1]	M3, F2	IO	Serial Port Data. These are the data signals used for serial data transfer. SPDAT1 is typically used for $I^2C$ communications. As an output, it is programmed via CRA0[1]. As an input, its status is read via CRA0[3]. In either case the serial port must be enabled by CRA0[4] = 1. SPDAT2 is typically used for DDC monitor communications. As an output, it is programmed via CRB1[1]. As an input, its status is read via CRB1[3]. The port is enabled via CRB1[4] = 1.	
GPOUT	AA12	О	General Purpose Output. This pin reflects the state of SRD[0].	
GOP0	C3	О	<b>General Output Port.</b> When SR1A[4] is cleared, this pin reflects the state of CR5C[0].	
STPAGP#	C4	I	<b>Stop AGP.</b> Power management for internal AGP.	
AGPBUSY#	B4	I/O	<b>AGP Busy.</b> Power management for internal AGP.	
STANDBY	F4	I	<b>Standby.</b> Used to put the integrated graphics controller in the standby state.	
SUSPEND	F5	I	<b>Suspend.</b> Used to put the integrated graphics controller in the suspend state.	
SUSST#	AC22	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.	





	Clock / Reset Control					
Signal Name	Pin#	<u>I/O</u>	Signal Description			
HCLK	G22	I	<b>Host Clock.</b> This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock is used by all Twister logic that is in the host CPU domain.			
PCLK	AB15	I	PCI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 MHz. This clock is used by all of the Twister logic that is in the PCI clock domain. This clock input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with the host CPU clock, HCLK, with an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table below. The host CPU clock must lead the PCI clock by 2.0 ± 1.0 nsec.  Typical Clock Frequency Combinations  Rx68[1:0] Mode Host Clock AGP Clock PCI Clock 00 2x 66 MHz 66 MHz 33 MHz 01 3x 100 MHz 66 MHz 33 MHz 10 4x 133 MHz 66 MHz 33 MHz 11 Reserved			
MCLK	J22	О	<b>DRAM Clock.</b> Output from internal clock generator to the external clock buffer.			
MCLKF	K22	I	<b>DRAM Clock Feedback.</b> Input from the external clock buffer.			
RESET#	AE15	I	<b>Reset.</b> Input from South Bridge chip. When asserted, this signal resets the Twister and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options			
PWROK	AD14	I	Power OK. Connect to South Bridge and Power Good circuitry.			
CPURST#	A19	О	CPU Reset. GTL output level.			
CPURSTD#	E22	О	CPU Reset Delayed. Reset output delayed by 2T.			





	Power, Ground, and Test			
Signal Name	Pin #	<u>I/O</u>	Signal Description	
VCC3	(see pin list)	P	Power for I/O Interface Logic (3.3V ±5%).	
VCC25	(see pin list)	P	<b>Power</b> for <b>Internal Logic</b> (2.5V ±5%).	
VCC5	U6	P	<b>Power</b> for <b>5V Input Tolerance</b> (5V ±5%).	
VSUS25	AA22	P	Suspend Power $(2.5V \pm 5\%)$ .	
VCCRGB	D1	P	Power for CRT $(2.5V \pm 5\%)$ .	
VCCA	H21, H22	P	Power for Analog (2.5V ±5%)	
VCCDAC	C1	P	Power for DAC Digital Logic (2.5V ±5%)	
VCCPLL1	В3	P	<b>Power for PLL1</b> (2.5V ±5%).	
VCCPLL2	A5	P	<b>Power for PLL2</b> (2.5V ±5%).	
VCCALPLL	AB2	P	Analog Power for LVDS PLL (2.5V ±5%).	
VCCALVDS	W1, W2	P	Analog Power for LVDS (3.3V ±5%).	
VCCLVDS	Y2	P	Digital Power for LVDS (2.5V ±5%).	
GND	(see pin table)	P	Ground	
GNDA	L21, L22	P	Ground for North Bridge Host CPU Clock Circuitry. Connect to main ground	
			plain through a ferrite bead.	
GNDRGB	A1	P	Connection point for RGB load resistors	
GNDDAC	B1	P	Ground for DAC Analog Circuitry	
GNDPLL1	A4	P	Ground for PLL1	
GNDPLL2	B5	P	Ground for PLL2	
GNDALPLL	Y3	P	Ground for LVDS PLL	
GNDALVDS	Y1, AA1	P	Ground for LVDS Analog Circuitry	
GNDLVDS	AA2	P	Ground for LVDS Digital Circuitry	
GTLREF	E12, E21	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%	
PLLTST	K24	I	PLL Test Input. Pull down with 4.7K resistor for normal operation.	
BISTIN	F15	I	<b>BIST In.</b> This pin is used for testing and must be left unconnected or tied high on all	
			board designs.	
DFTIN	F11	I	<b>DFT In.</b> This pin is used for testing and must be left unconnected or tied high on all	
			board designs.	
NC	R21, V22,	-	No Connect. Reserved for future use. Do not connect.	
	W22, AB22			



#### **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the Twister. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 5. VT8603 / Twister Registers

#### Twister I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW





#### Twister Device 0 Registers - Host Bridge

#### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0605	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	
37-34	Canability Pointer	0000 0080	RO
38-3F	-reserved-	00	

#### **Device-Specific Registers**

Offset	Host CPU Protocol Control	Default	Acc
40-4F	-reserved-	00	
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dvnamic Defer Timer	10	RW
53	Miscellaneous 1	03	RW
54	Miscellaneous 2	00	RW
55-57	-reserved-	00	_

Offset	DRAM Control	Default	Acc
59-58	MA Man Type	0000	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
60	DRAM Type	undefined	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	-reserved-	00	
68	DRAM Control	00	RW
69	DRAM Clock Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E-6F	-reserved-	00	RW

#### **Device-Specific Registers (continued)**

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	WC
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79	PMU Control	00	RW
7A	Miscellaneous Control 1	00	RW
7B	Miscellaneous Control 2	02	RW
7C-7D	-reserved-	00	
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved-	00	
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
8C-9F	-reserved-	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
<b>A</b> 1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	20	RO
A3	-reserved-	00	
A7-A4	AGP Status	1F00 0204	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	00	RW
AD	AGP Latency Timer	02	RW
AΕ	AGP Miscellaneous Control	00	RW
AF	-reserved-	00	
B0	AGP Compensation Control / Status	8x	RW
B1	AGP Drive Strength	63	RW
B2	AGP Pad Drive & Delay Control	00	RW
B3-BF	-reserved-	00	

Offset	Power Mgt. &Misc. Control	Default	Acc
C0	Power Management Capability	01	RO
C1	Power Management New Pointer	00	RO
C2	Power Management Capabilities I	02	RO
C3	Power Management Capabilities II	00	RO
C4	Power Management Control/Status	00	RW
C5	Power Management Status	00	RO
C6	PCI-to-PCI Bridge Support Extension	00	RO
C7	Power Management Data	00	RO
C8-DF	-reserved-	00	_
E0	Miscellaneous Control	00	RW
E1-EF	-reserved-	00	_
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer Control	00	RW
F9	VGA Timer Control	00	RW
FA	CPU Direct Access FB Address	00	RW
FB	Frame Buffer Size	00	RW
FC	Back-Door Control 1	00	RW
FD	Back-Door Control 2	00	RW
FF-FE	Back-Door Device ID	0000	RW





#### Twister Device 1 Registers - PCI-to-PCI Bridge

#### **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8605	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	-reserved-	00	
D	Latency Timer	00	RO
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved-	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
	-reserved-	00	_
34	Capability Pointer	80	RO
35-3D	-reserved-	00	
3F-3E	PCI-to-PCI Bridge Control	00	RW

#### **Device-Specific Registers**

<b>Offset</b>	AGP Bus Control	<u>Default</u>	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	00	RW
44	Back-Door Register Control	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	-reserved-	00	
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	-reserved-	00	





#### Miscellaneous I/O

One I/O port is defined in the Twister: Port 22.

Port 22	- PCI / AGP Arbiter DisableRW
7-2	<b>Reserved</b> always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#
This po	t can be enabled for read/write access by setting bit-7

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

#### **Configuration Space I/O**

All registers in the Twister (listed above) are addressed via the following configuration mechanism:

#### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port Cl	FB-CF8 - Configuration AddressRW	
31	Configuration Space Enable	
	0 Disableddefault	
	1 Convert configuration data port writes to	
	configuration cycles on the PCI bus	
30-24	<b>Reserved</b> always reads 0	
23-16	PCI Bus Number	
	Used to choose a specific PCI bus in the system	
15-11	Device Number	
	Used to choose a specific device in the system	
	(devices 0 and 1 are defined for the Twister)	
10-8	Function Number	
	Used to choose a specific function if the selected	
	davias supports multiple functions (only function 0 is	

device supports multiple functions (only function 0 is defined for the Twister).

Register Number (also called the "Offset") Used to select a specific DWORD in the Twister configuration space

1-0 Fixed .....always reads 0

#### Port CFF-CFC - Configuration Data.....RW

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.



#### **Device 0 Register Descriptions**

#### **Device 0 Header Registers - Host Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and <u>device number</u> equal to <u>zero</u>.

Device (	0 Offs	et 1-0 - Vendor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
<b>Device</b> (	0 Offs	et 3-2 - Device ID (0605h)RO
		<b>ode</b> (reads 0605h to identify the Twister)
Device (	0 Offs	et 5-4 –Command (0006h)RW
		rvedalways reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7	Addı	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Speci	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI 1	Bus Master
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1		nory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	Space RO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Device	0 Offset 7-6 – Status (0210h)RWC
15	Detected Parity Error
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6) write one to clear
14	Signaled System Error (SERR# Asserted)
13	always reads 0 Signaled Master Abort
13	0 No abort receiveddefault
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
0	11 Reserved
8	Data Parity Error Detected  On No data parity owner detected default
	<ul><li>No data parity error detected default</li><li>Error detected in data phase. Set only if error</li></ul>
	response enabled via command bit- $6 = 1$ and
	Twister was initiator of the operation in which
	the error occurred
	write one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capablealways reads 0
4	Supports New Capability listalways reads 1
3-0	<b>Reserved</b> always reads 0
Device	0 Offset 8 - Revision ID (0nh)RO
	Chip Revision Codealways reads 0nh
	0 Offset 9 - Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
DevRQ	0 Offset A - Sub Class Code (00h)RO
7-0	Sub Class Code reads 00 to indicate Host Bridge
<b>Device</b>	0 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
Device	0 Offset D - Latency Timer (00h)RW
	es the latency timer value in PCI bus clocks.
_	-
7-3 2-0	<b>Guaranteed Time Slice for CPU</b> default=0 <b>Reserved</b> (fixed granularity of 8 clks) always read 0
<b>4-</b> U	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read
	back in Offset 75 bits 5-4 (PCI Arbitration 1).
	` '





#### **Device 0 Host Bridge Header Registers (continued)**

<b>Device</b>	0 Offset E - Header Ty	pe (00h)RO
7-0	Header Type Code	reads 00: single function
Device	0 Offset F - Built In Se	lf Test (BIST) (00h)RO

### 7 BIST Supported ......reads 0: no supported functions

6-0 Reserved ......always reads 0

#### Device 0 Offset 13-10 - Graphics Aperture Base

31-28	Upper Programmable Base Address Bits def=0
27-20	<b>Lower Programmable Base Address Bits</b> def=0
	These bits behave as if hardwired to 0 if the
	corresponding Graphics Aperture Size register bit
	(Device 0 Offset 84h) is 0

(00000008h) .....RW

27 26 25 24 23 22 21 20 (This Register) <u>7 6 5 4</u> <u>3</u> (Gr Aper Size) RW RW RW RW RW RW RW 1M RWRWRWRWRWRW 0 2M RWRWRWRWRW 0 4M RWRWRWRW 0 0 0 8M RWRWRWRW 0 0 16M RWRWRW 0 0 0 0 32M RWRW 0 0 0 0 0 64M RW 0 0 0 128M 0 0 0 0 0 0 0 256M

19-0 Reserved .....always reads 00008

Note: The locations in the address range defined by this register are prefetchable.

#### Device 0 Offset 2D-2C - Subsystem Vendor ID (0000h)R/W1

**15-0 Subsystem Vendor ID**......default = 0 This register may be written once and is then read only.

#### Device 0 Offset 2F-2E - Subsystem ID (0000h) .....R/W1

#### Device 0 Offset 37-34 - Capability Pointer (00000080h).RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer..... always reads 80h

#### **Device 0 Configuration Registers - Host Bridge**

These registers are normally programmed once at system initialization time.

#### **Host CPU Control**

#### Device 0 Offset 50 - Request Phase Control (00h)....... RW CPU Hardwired IOQ (In Order Queue) Size Default per strap on pin MA11. During reset. This register can be written 0 to restrict the chip to one level of IOQ. 0 1-Level 1 4-Level Read-Around-Write 0 Disable.....default 1 Enable 5 Reserved .....always reads 0 **Defer Retry When HLOCK Active** Disable.....default 1 Enable Note: always set this bit to 1 3-1 Reserved .....always reads 0 **CPU / PCI Master Read DRAM Timing** 0 Start DRAM read after snoop complete ..... def

Start DRAM read before snoop complete





<b>Device</b>	0 Offset 51 – Response Phase Control (00h)RW	Devic	e 0 Offset 53 – Miscellaneous 1 (03h)RW
7	CPU Read DRAM 0ws for Back-to-Back Read	7	HREQ
•	Transactions	•	0 Disabledefault
	0 Disabledefault		1 Enable
	1 Enable	6	SDRAM Frequency Higher Than CPU Front Side
	Setting this bit enables maximum read performance	U	Bus Frequency
	by allowing continuous 0 wait state reads for		0 Disabledefault
	pipelined line reads. If this bit is not set, there will be		1 Enable
	at least 1T idle time between read transactions.		
(			Setting this bit enables the DRAM subsystem to run at
6	CPU Write DRAM 0ws for Back-to-Back Write		a higher frequency than the CPU FSB frequency.
	Transactions		When setting this bit, register bit Rx69[6] must also be
	0 Disabledefault		set and only SDRAM type DIMM modules may be
	1 Enable	_	used.
	Setting this bit enables maximum write performance	5	PCI/AGP Master-to-CPU / CPU-to-PCI/AGP
	by allowing continuous 0 wait state writes for		Slave Concurrency
	pipelined line writes ands sustained 3T single writes.		0 Disabledefault
	If this bit is not set, there will be at least 1T idle time		1 Enable
	between write transactions.	4	HPRI Function
5	Reserved always reads 0		0 Disabledefault
4	Fast Response (HIT/HITM sample 1T earlier)		1 Enable
	0 Disabledefault	3	P6Lock Function
	1 Enable		0 Disabledefault
3	Non-Posted IOW		1 Enable
	0 Disabledefault	2	Line Write / Write Back Without Implicit Write
	1 Enable		Back Data
2	CPU Read DRAM Prefetch Buffer Depth		0 Disabledefault
	0 1-level prefetch bufferdefault		1 Enable
	1 4-level prefetch buffer	1	PCI Master Pipeline Access
1	CPU-to-DRAM Post-Write Buffer Depth		0 Disable
	0 1-level post-write bufferdefault		1 Enabledefault
	1 4-level post-write buffer	0	<b>Reserved</b> Always reads 0
0	Concurrent PCI Master / Host Operation		·
	0 Disable – the CPU bus will be occupied (BPRI	<u>Devic</u>	e 0 Offset 54 – Miscellaneous 2 (00h)RW
	asserted) during the entire PCI operationdef	7-3	<b>Reserved</b> always reads 0
	1 Enable – the CPU bus is only requested before	2	Zero Length Write
	ADS# assertion		0 Disabledefault
			1 Enable (this bit must be set to 1)
<b>Device</b>	0 Offset 52 – Dynamic Defer Timer (10h)RW	1	Invalidate CPU Internal Cache on PCI Master
7	GTL I/O Buffer Pullupdefault = MA6 Strap		Access
	0 Disable		0 Disable default
	1 Enable		1 Enable
	The default value of this bit is determined by a strap	0	1-1-1-1 PMRDY for PCI Master Access
	on the MA6 pin during reset.		0 Disabledefault
6	RAW Write Retire Policy (After 2 Writes)		1 Enable
	0 Disabledefault		
	1 Enable		
5	Quick Start Selectdefault = MA10 Strap		
	0 Disabledefault		
	1 Enable		
	The default value of this bit is determined by a strap		
	on the MA10 pin during reset.		
4-0	Snoop Stall Count		
4-0	00 Disable dynamic defer		
	01-1F Snoop stall count default = 10h		
	or ir bhoop sain count defauit 1011		



#### **DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies Twister BIOS porting guide for details).

#### Table 6. System Memory Map

Space	Start Start	<u>Size</u>	Address Range	<b>Comment</b>
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB	—	00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

#### Do

Device (	Offset 59-58 - DRAM MA Map Type (0000h).RW
15-13 12	Bank 5/4 MA Map Type (see below) Bank 5/4 Virtual Channel Enable
11-8	Reserved def=0
7-5	Bank 0/1 MA Map Type (SDRAM)  000 16Mbit SDRAM
4	110 256Mbit SDRAM x16 111 256Mbit SDRAM x8 or x4 Bank 1/0 Virtual Channel Enable

#### Bank 3/2 MA Map Type (see above)

0	Bank 3/2 V	Virtual C	Channel	Enabl	le	def	=0	i
---	------------	-----------	---------	-------	----	-----	----	---

<b>Device</b>	0 Offset 5F-5A – DRAM Row Ending Address:						
Offset	Offset 5A - Bank 0 Ending (HA[31:24]) (01h)RW						
Offset	t 5B – Bank 1 Ending (HA[31:24]) (01h)RW						
Offset	t 5C – Bank 2 Ending (HA[31:24]) (01h)RW						
Offset	t 5D – Bank 3 Ending (HA[31:24]) (01h)RW						
Offset	t 5E – Bank 4 Ending (HA[31:24]) (01h)RW						
Offset	t 5F – Bank 5 Ending (HA[31:24]) (01h) RW						
Note:	BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.						
<b>Device</b>	0 Offset 60 – DRAM Type RW						
7- 6	<b>Reserved</b> always reads 0						
	DRAM Type for Bank 5/4 default undefined						
	00 -reserved-						
	01 -reserved-						
	10 -reserved-						
	11 SDRAM						
3-2	<b>DRAM Type for Bank 3/2</b> default undefined						
1-0	DRAM Type for Bank 1/0 default undefined						
Т	able 7. Memory Address Manning Table						

Table 7. Memory Address Mapping Table

#### **SDRAM**

MA:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
16Mb				11	22	21	20	19	18	17	16	15	14	13	12	11x10,
(0xx)				11	PC	24	23	10	9	8	7	6	5	4	3	11x9, 11x8
64/128Mb		24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 14x10
(100)		27/	13	12	PC	26	25	10	9	8	7	6	5	4	3	x8: 14x9
2/4 bank		24														
256Mb	25	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x32: 14x8
(101) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	
256Mb	26	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x16: 14x9
(110) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	
256Mb	27	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x8: 14x10
(111) 2/4B		28	13	12	PC	26	25	10	9	8	7	6	5	4	3	x4: 14x11

"PC" = "Precharge Control" (refer to SDRAM specifications)





7-6		et 61 - Shadow RAM Control 1 (00h)RW	7-6	E000
7-0	00		/-0	00 00
	01	Write enable		01
		Read enable		10
	11	Read/write enable		10
5-4		00h-CBFFFh	5-4	F000
		Read/write disabledefault	3-4	00
		Write enable		01
	10	Read enable		10
	11	Read/write enable		11
3-2	C400	0h-C7FFFh	3-2	Men
	00	Read/write disabledefault	3-2	00
	01	Write enable		01
	10	Read enable		10
	11	Read/write enable		11
1-0	C000	0h-C3FFFh	1	A00
	00	Read/write disable default		0
	01	Write enable		1
	10	Read enable	0	A00
	11	Read/write enable	v	0
vice	0 Offs	et 62 - Shadow RAM Control 2 (00h)RW		1
7-6		OOh-DFFFFh		
		Read/write disabledefault		Bits
	01			
	10	Read enable		1-0 00
	11	Read/write enable		00
5-4	D800	0h-DBFFFh		10
		Read/write disable default		10
	01	Write enable		11
	10	Read enable		
	11	Read/write enable		
3-2	<b>D400</b>	0h-D7FFFh		
	00	Read/write disabledefault		
	01	Write enable		
	10	Read enable		
	11	Read/write enable		
1-0	D000	0h-D3FFFh		
	00	Read/write disabledefault		
	01	Write enable		
	10	Read enable		

Device	0 Offse	et 63 - Shadow RAM Control 3 (00h)RW							
7-6	E000	E0000h-EFFFFh							
	00	Read/write disable default							
	01	Write enable							
	10	Read enable							
	11	Read/write enable							
5-4	_ 000	Oh-FFFFFh							
	00	Read/write disable default							
		Write enable							
		Read enable							
		Read/write enable							
3-2		ory Hole							
		None default							
		512K-640K							
		15M-16M (1M)							
		14M-16M (2M)							
1		/B000 SMRAM Direct Access							
	_	Enable default							
0	1	Disable (Page PRAMA)							
0		/B000 DRAM Access  Disabledefault							
		Enable default							
	1	Епаріе							
SMI Mapping Control									
	Bits	SMM Non-SMM							
	<u>1-0</u>	<u>Code</u> <u>Data</u> <u>Code</u> <u>Data</u>							
	00	DRAM DRAM PCI PCI							
	01	DRAM DRAM DRAM							
	10	DRAM PCI PCI PCI							
	11	DRAM DRAM DRAM							

11 Read/write enable





Device 0 Offset 64 - DRAM Timing for Banks 0,1 (ECh)RW
Device 0 Offset 65 - DRAM Timing for Banks 2,3 (ECh)RW
Device 0 Offset 66 - DRAM Timing for Banks 4,5 (ECh)RW

SDRA	M Settings for Registers 66-64
7	Precharge Command to Active Command Period
,	0  Trp = 2T
	1 TRP = 3Tdefault
6	Active Command to Precharge Command Period
U	0 Tras = 5T
	1 TRAS = 6Tdefault
5-4	CAS Latency
3-4	00 1T
	01 2T
	10 3Tdefault
	11 reserved
3	DIMM Type
3	0 Standard
	1 Registereddefault
2	ACTIVE Command to CMD Command Period
2	0 2T
	1 3Tdefault
1-0	Bank Interleave
1-0	00 No Interleave default
	01 2-way
	10 4-way
	11 Reserved
	11 Reserved
<b>Device</b>	0 Offset 68 - DRAM Control (00h)RW
7	SDRAM Open Page Control
	0 Always precharge SDRAM banksdefault
	1 SDRAM banks remain active
6	Bank Page Control
	0 Allow only pages of the same bank activedef.
	1 Allow pages of different banks to be active
5-4	<b>Reserved</b> always reads 0
3	EDO Test Mode
	0 Disabledefault
	1 Enable
2	Burst Refresh
	0 Disabledefault
	1 Enable (burst 4 times)
1-0	System Frequency DividerRO
	Bit 1 is latched from MA8 and bit 0 is latched from
	MA12 at the rising edge of RESET#.
	00 CPU Frequency = 66 MHz
	01 CPU Frequency = 100 MHz
	10 Autodetect
	11 CPU Frequency = 133 MHz
	Note: See also Rx69[7-6]

Device	0 Offs	et 69 – DRA	M Clock Sel	lect (00h) RV	<u>N</u>
7				aster Than DRAM	_
	0			to DRAM defau	ılt
	1	CPU Faster	Than DRAM	M by 33 MHz	
6	DRA			Faster Than CPU	
	0			al to CPU defau	lt
	1	DRAM Fas	ter Than CP	U by 33 MHz	
		Rx68[1-0]	Rx69[7-6]	CPU / DRAM	
		00	00	66 / 66 (de	f)
		00	01	66 / 100†	
		01	10	100 / 66	
		01	00	100 / 100	
		01	01	100 / 133†	
		10	10	133 / 100	
		10	00	133 / 133	
	†I	Rx53[6] must	also be set t	o 1 for DRAM > CPU	J
5	256N	Ibit DRAM			
	0			CLKRD) defau	lt
	1		AB22 is MA		
4				l Register Output	_
	0			defau	llt
2	1	Enable	. c D	*ee 4 D 1	
3	Fast 0		_	ifferent Bank	.14
	1	Enable	•••••	defau	ΙΙ
2	-		Enabla (64N	Ibit DRAM Only)	
2	0 ()			defau	ılt
	1	Enable	•••••		
1	_	M Type			
				defau	ılt
	1	Registered			
0	Rese	rved		always reads	0





Device	0 Offset 6A - Refresh Counter (00h)RW	Device	0 Offset 6C - SDRAM Control (00h)RW
7-0	<b>Refresh Counter</b> (in units of 16 MCLKs)	7-5	Reserved always reads 0
, 0	00 DRAM Refresh Disableddefault	4	CKE Configuration
	01 32 MCLKs	•	0 $Rx6B[4]=0$ $CSA = CSA$ , $CSB = CSB$ ,
	02 48 MCLKs		CKE0=CKE0, CKE1 = CKE1
	03 64 MCLKs		x Rx6B[4]=1 CSA = CSA, CSB = Float,
	04 80 MCLKs		CSB = Float, MA = Float,
	05 96 MCLKs		CKE0 = CKE0, CKE1 = CKE0
			1 Rx6B[4]=0 CSA = CSA, CSB = CSB,
			CKE3-2 = CSA7-6
	The programmed value is the desired number of 16-		CKE5-4 = CSB7-6
	MCLK units minus one.		CKE1 = GCKE  (Global CKE)
			CKE0 = FENA (FET Enable)
<b>-</b> .		3	Fast TLB Lookup
<u>Device</u>	0 Offset 6B - DRAM Arbitration Control (01h).RW	•	0 Disabledefault
7-6	Arbitration Parking Policy		1 Enable
	00 Park at last bus ownerdefault	2-0	SDRAM Operation Mode Select
	01 Park at CPU side		000 Normal SDRAM Mode default
	10 Park at AGP side		001 NOP Command Enable
	11 Reserved		010 All-Banks-Precharge Command Enable
5	Fast Read to Write turn-around		(CPU-to-DRAM cycles are converted
	0 Disabledefault		to All-Banks-Precharge commands).
	1 Enable		011 MSR Enable
4	Memory Module ConfigurationRO		CPU-to-DRAM cycles are converted to
	0 Normal Operationdefault		commands and the commands are driven on
	1 Unused Outputs Tristated (CSB#, DQMB,		MA[14:0]. The BIOS selects an appropriate
	CKE, MA, DCLKO)		host address for each row of memory such that
	This bit is latched from MA7 at the rising edge of		the right commands are generated on
2	RESET#.		MA[14:0].
3	MD Bus Second Level Strength Control		100 CBR Cycle Enable (if this code is selected,
	Normal slew rate controldefault     More slew rate control		CAS-before-RAS refresh is used; if it is not
2			selected, RAS-Only refresh is used)
2	CAS Bus Second Level Strength Control  0 Normal slew rate controldefault		101 Reserved
	0 Normal slew rate control default 1 More slew rate control		11x Reserved
1	AGP Pad Slew Rate Control		
1	0 Disabledefault		
	1 Enable		
0	Multi-Page Open		
U	0 Disable (page registers marked invalid and no		
	page register update which causes non page-		
	mode operation)		
	1 Enabledefault		
	i Eliableuclauit		





Device	0 Offset 6D - DRAM Drive Strength (00h)RW	Device 0 Offset 6E - Reserved (00h)RW
7 6-5	Reserved           Delay DRAM Read Latch           00         No Delay	Device 0 Offset 6F - Reserved (00h)RW
4	Memory Data Drive (MD, MECC)  0 6 mAdefault  1 8 mA	
3	SDRAM Command Drive (SRAS#, SCAS#, SWE#) 0 16mAdefault 1 24mA	
2	Memory Address Drive (MA, WE#) 0 16mAdefault 1 24mA	
1	CAS# Drive 0 8 mAdefault 1 12 mA	
0	RAS# Drive 0 16mA	





### **PCI Bus Control**

These registers are normally programmed once at system initialization time.

Device	0 Offse	et 70 - PCI Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	PCI N	Master to DRAM Post-Write
	0	Disabledefault
	1	Enable
5	Reser	vedalways reads 0
4	PCI N	Master to DRAM Prefetch
	0	Enabledefault
	1	Disable
3	Enha	nce CPU-to-PCI Write
	0	Normal operationdefault
	1	Reduce 1 cycle when the CPU-to-PCI buffer
		becomes available after being full (PCI and
		AGP buses)
2	PCI N	Master Read Caching
	0	Disabledefault
	1	Enable
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Slave	<b>Device Stopped Idle Cycle Reduction</b>
	0	Normal Operationdefault
	1	Reduce 1 PCI idle cycle when stopped by a
		slave device (PCI and AGP buses)

7	Dyna	amic Burst
	0	Disabledefaul
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	Disabledefaul
	1	Enable
5	Rese	
4	PCI :	I/O Cycle Post Write
	0	Disabledefault
	1	Enable
3	PCI :	Burst
	0	Disabledefaul
	1	Enable (bit7=1 will override this option)
<u>bit-7</u>	bit-3	<u>Operation</u>
0	0	Every write goes into the write buffer and no
		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write
		buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
•	DCI.	is the normal setting.
2		Fast Back-to-Back Write
	0	Disable default
1	1	Enable
1		k Frame Generation  Disabledefault
Δ	1 W	Enable
0		nit State PCI Cycles
	0	Disable default

1 Enable



Device	0 Offse	t 72 - CPU to PCI Flow Control 2 (00h) RWC
7	Retry	Status
	0	No retry occurreddefault
	1	Retry occurredwrite 1 to clear
6	Retry	<b>Timeout Action</b>
	0	Retry Forever (record status only)default
	1	Flush buffer for write or return all 1s for read
5-4	Retry	Limit
	00	Retry 2 timesdefault
	01	Retry 16 times
	10	Retry 4 times
	11	Retry 64 times
3	Clear	Failed Data and Continue Retry
	0	Flush the entire post-write bufferdefault
	1	When data is posting and master (or target)
		abort fails, pop the failed data if any, and keep
		posting
2		Backoff on PCI Read Retry Failure
	0	Disabledefault
	1	Backoff CPU when reading data from PCI and
		retry fails
1	Reduc	ce 1T for FRAME# Generation
	0	Disabledefault
	1	Enable
0	Reduc	ce 1T for CPU read PCI slave
	0	Disabledefault
	1	Enable

GRAPHICS

Device	0 Offset 73 - PCI Master Control 1 (00h)	RW
7	Reservedalway	s reads 0
6	PCI Master 1-Wait-State Write	
	0 Zero wait state TRDY# response	default
	1 One wait state TRDY# response	
5	PCI Master 1-Wait-State Read	
	0 Zero wait state TRDY# response	default
	1 One wait state TRDY# response	
4	Reservedalway	s reads 0
3	Assert STOP# after PCI Master Write Ti	meout
	0 Disable	default
	1 Enable	
2	Assert STOP# after PCI Master Read Tin	neout
	0 Disable	default
	1 Enable	
1	LOCK# Function	
	0 Disable	default
	1 Enable	
0	PCI Master Broken Timer Enable	
	0 Disable	default
	1 Enable. Force into arbitration when the	
	FRAME# 16 PCICLK's after the gran	ıt.
Davica	0 Offset 74 - PCI Master Control 2 (00h)	рW
7	PCI Master Read Prefetch by Enhance Co	
,	0 Always Prefetch	
	1 Prefetch only if Enhance command	uciauit
6	Reserved (Do Not Program)de	efault = 0
5	Reservedalway	
4	Dummy Request	
3	PCI Delay Transaction Timeout	ciauri 0
·	0 Disable	default
	1 Enable	acraart
2	Backoff CPU Immediately on CPU-to-AG	P
-	0 Disable	
	1 Enable	acraari
1-0	CPU/PCI Master Latency Timer Control	
- 0	00 AGP master reloads MLT timer	default
	01 AGP master falling edge reloads MLT	
	10 AGP master rising edge resets timer	
	AGP master falling edge reloads MLT	
	Act master faming edge reloads will	tillici

11 Reserved (do not program)





<b>Device</b>	0 Offset 75 - PCI Arbitration 1 (00h)RW	De
7	Arbitration Mechanism	
	0 PCI has prioritydefault	
	1 Fair arbitration between PCI and CPU	
6	Arbitration Mode	
	0 REQ-based (arbitrate at end of REQ#)default	
	1 Frame-based (arbitrate at FRAME# assertion)	
5-4	Latency Timerread only, reads Rx0D bits 2:1	
3-0	PCI Master Bus Time-Out	
	(force into arbitration after a period of time)	
	0000 Disabledefault	
	0001 1x32 PCICLKs	
	0010 2x32 PCICLKs	
	0011 3x32 PCICLKs	
	0100 4x32 PCICLKs	
	1111 15x32 PCICLKs	

<b>Device</b>	0 Offset 76 - PCI Arbitration 2 (00h)RW				
7	PCI CPU-to-PCI Post-Write Retry Failed				
	0 Continue retry attempt default				
	1 Go to arbitration				
6	CPU Latency Timer Bit-0RO				
	0 CPU has at least 1 PCLK time slot when CPU				
	has PCI bus				
	1 CPU has no time slot				
5-4	Master Priority Rotation Control				
٠.	0x Grant to CPU after every PCI master grant				
	def=00				
	10 Grant to CPU after every 2 PCI master grants				
	11 Grant to CPU after every 3 PCI master grants				
	Setting 0x: the CPU will always be granted access				
	after the current bus master completes, no matter how				
	many PCI masters are requesting.				
	Setting 10: if other PCI masters are requesting during				
	the current PCI master grant, the highest priority				
	master will get the bus after the current master				
	completes, but the CPU will be guaranteed to get the				
	bus after that master completes.				
	Setting 11: if other PCI masters are requesting, the				
	highest priority will get the bus next, then the next				
	highest priority will get the bus, then the CPU will				
	get the bus.				
	In other words, with the above settings, even if				
	multiple PCI masters are continuously requesting the				
	bus, the CPU is guaranteed to get access after every				
	master grant (01), after every other master grant (10)				
	or after every third master grant (11).				
3-2	Select REQn to RQ4 mappin				
	00 REQ4default				
	01 REQ0				
	10 REQ1				
	11 REQ2				
1	CPU-to-PCI QW High DW Read Access to PCI				
_	Slave Allowed to be Backed Off				
	0 Disable default				
	1 Enable				
0	Enable RQ4 as High Priority Master				
v	0 Disable default				
	1 Enable				
	1 Lindole				
<b>Device</b>	0 Offset 77 - Chip Test Mode (00h)RW				
7	<b>Reserved (no function)</b> always reads 0				
6-0	Reserved (do not use)default=0				
	,				





evice	U OIIS	et /8 - PMIU Control I (UUN)KW	
7	I/O I	Port 22 Access	
	0	CPU access to I/O address 22h is passed on to	
		the PCI bus defaul	
	1	CPU access to I/O address 22h is processed	
		internally	
6	Susp	end Refresh Type	
	0	CBR Refresh defaul	
	1	Self Refresh	
5	Rese	rvedalways reads (	
4		mic Clock Control	
	0		
	1	Clock to various internal functional blocks is	
		disabled when those blocks are not being used	
3	Rese		
2	GSTOP# Assertion		
	0	Disable (GSTOP# is always high)defaul	
	1	Enable (GSTOP# could be low)	
1	Rese	rvedalways reads (	
0		ory Clock Enable (CKE) Function	
		CKE Function Disabledefaul	
	1	CKE Function Enable	

<b>Device</b>	0 Offset 79 - PMU Control 2 (	00h)RW
7	Cache Controller Module Cl	ock Dynamic Stop
	0 Disable	
	1 Enable	
6	<b>DRAM Controller Module C</b>	lock Dynamic Stop
	0 Disable	default
	1 Enable	
5	AGP Controller Module Clo	ck Dynamic Stop
	0 Disable	
	1 Enable	
4	<b>PCI Controller Module Cloc</b>	k Dynamic Stop
	0 Disable	default
	1 Enable	
3	Pseudo Power Good	
	0 Disable	default
	1 Enable	
2	Indicate SIO Request to DRA	AM Controller
	0 Disable	default
	1 Enable	
1-0	Reserved	always reads 0





<b>Device</b>	0 Offset 7A – Miscellaneous Control 1 (00h)RW
7	No Time-Out Arbitration for Consecutive Frame
	Accesses
	0 Enabledefault
	1 Disable
6-5	<b>Reserved</b> always reads 0
4	Invalidate PCI / AGP Buffered (Cached) Read
	Data for CPU to PCI / AGP Accesses
	0 Disabledefault
	1 Enable
3	Background PCI-to-PCI Write Cycle Mode
	0 Disabledefault
	1 Enable
2-1	<b>Reserved</b> always reads 0
0	South Bridge PCI Master Force Timeout When
	PCI Master Occupancy Timer Is Up
	0 Disabledefault
	1 Enable

Device	0 Offset 7B – Miscellaneous	Control 2 (02h) RW
7-2	Reserved	always reads 0
1	PCI Master Access PMRD	
	0 Tail	
	1 Head	default
0	PCI Bus Operating Freq	strapped from MA5
	0 33 MHz	default
	1 66 MHz	
<b>Device</b>	0 Offset 7E – PLL Test Mod	e (00h)RW
7-6	Reserved (status)	RO
	Reserved (do not use)	
Device	0 Offset 7F – PLL Test Mode	e (00h) RW
7-0	Reserved (do not use)	default=0



#### **GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the Twister.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the Twister contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

	ProSavage PN133 Data Sheet
Device	0 Offset 83-80 - GART/TLB Control (00000000h) RW
	Reservedalways reads 0
15-8	Reserved (test mode status)RO
7	Flush Page TLB
	0 Disabledefault
	1 Enable
6-4	Reserved (always program to 0)RW
3	PCI Master Address Translation for GA Access
	0 Addresses generated by PCI Master accesses
	of the Graphics Aperture will not be translateddefault
	1 PCI Master GA addresses will be translated
2	AGP Master Address Translation for GA Access
	0 Addresses generated by AGP Master accesses
	of the Graphics Aperture will not be translateddefault
1	1 AGP Master GA addresses will be translated CPU Address Translation for GA Access
1	0 Addresses generated by CPU accesses of the
	Graphics Aperture will not be translated def
	1 CPU GA addresses will be translated
0	AGP Address Translation for GA Access
v	0 Addresses generated by AGP accesses of the
	Graphics Aperture will not be translated def
	1 AGP GA addresses will be translated
Note: F	or any master access to the Graphics Aperture range,
	vill not be performed.
•	•
<b>Device</b>	0 Offset 84 - Graphics Aperture Size (00h) RW
7-0	<b>Graphics Aperture Size</b>
	11111111 1M 1111000 16M
	11111110 2M 1110000 32M 11111100 4M 11000000 64M
	11111100 4M 11000000 64M
	11111000 8M 10000000 128M
	00000000 256M
Offset 8	BB-88 - GA Translation Table Base (00000000h) RW
31-12	Graphics Aperture Translation Table Base.
	Pointer to the base of the translation table in system
	memory used to map addresses in the aperture range
	(the pointer to the base of the "Directory" table).
11-3	Reserved always reads 0
2	PCI Master Directly Accesses DRAM if in GART
	Range
	0 Disabledefault
1	1 Enable
1	Graphics Aperture Enable
	0 Disabledefault

1

Enable

aperture size. **Reserved** 

.....always reads 0

Note: To disable the Graphics Aperture, set this bit to

0 and set all bits of the Graphics Aperture Size to 0.

To enable the Graphics Aperture, set this bit to 1 and program the Graphics Aperture Size to the desired





#### **AGP Control**

<b>Device</b>	0 Offset A3-A0 - AGP Capability Identifier	<b>Device</b>	e 0 Offset AC - AGP Control (00h)	<u>. RW</u>
<u>(002000</u>	002h)RO	7	AGP Disable	RO
31-24	<b>Reserved</b> always reads 00		0 Disablede	efault
	Major Specification Revision always reads 0010		1 Enable	
	Major rev # of AGP spec that device conforms to		This bit is latched from MA9 at the rising edge	ge of
19-16	Minor Specification Revision always reads 0000		RESET#.	_
	Minor rev # of AGP spec that device conforms to	6	AGP Read Synchronization	
15-8	Pointer to Next Item always reads 00 (last item)		0 Disablede	efault
7-0	<b>AGP ID</b> (always reads 02 to indicate it is AGP)		1 Enable	
	` •	5	AGP Read Snoop DRAM Post-Write Buffer	
	0 Offset A7-A4 - AGP Status (1F000204h)RO		0 Disablede	efault
31-24	Maximum AGP Requestsalways reads 1F†		1 Enable	
	Max # of AGP requests the device can manage (32)	4	GREQ# Priority Becomes Higher When Arbit	ter is
	† See also RxFC[1] and RxFD[2-0]		Parked at AGP Master	
	<b>Reserved</b> always reads 0		0 Disablede	efault
9	Supports SideBand Addressing always reads 1		1 Enable	
8-6	<b>Reserved</b> always reads 0	3	Reservedalways re	ads 0
5	<b>4G Supported</b> (can be written at RxAE[5]	2	LPR In-Order Access (Force Fence)	
4	Fast Write Supported (can be written at RxAE[4]		0 Fence/Flush functions not guaranteed.	
3	<b>Reserved</b> always reads 0		read requests (low/normal priority and	
2	4X Rate Supportedalways reads 1		priority) may be executed before previous	
1	<b>2X Rate Supported</b> always reads 0		issued write requestsde	
0 Device	1X Rate Supported always reads 0  0 Offset AB-A8 - AGP Command (00000000h)RW		1 Force all requests to be executed in (automatically enables Fence/Flush functi Low (i.e., normal) priority AGP read req will never be executed before previous	ions). juests ously
	Request Depth (reserved for target)always reads 0s		issued writes. High priority AGP	
	Reservedalways reads 0s		requests may still be executed prio	
9	SideBand Addressing Enable		previously issued write requests as require	ed.
	0 Disabledefault	1	AGP Arbitration Parking	0 1
	1 Enable		0 Disable	
8	AGP Enable		1 Enable (GGNT# remains asserted until e	either
Ü	0 Disabledefault	0	GREQ# de-asserts or data phase ready)	
	1 Enable	0	AGP to PCI Master or CPU to PCI Turnare	ouna
7-6	Reserved always reads 0s		Cycle	. Ca 14
5	4G Enable		0 2T or 3T Timing	Haun
	0 Disabledefault		1 1T Timing	
	1 Enable			
4	Fast Write Enable			
	0 Disabledefault			
	1 Enable			
3	Reservedalways reads 0s			
2	4X Mode Enable			
_	0 Disabledefault			
	1 Enable			
1	<b>2X Mode Enable</b> always reads 0 (disable)			
0	1X Mode Enable always reads 0 (disable)			





<b>Device</b>	0 Offset AD – AGP Latency Timer (02h)RW	<b>Device</b>	0 Of
7-5	Reserved always reads 0	7-4	AG
4	Choose First or Last Ready of DRAM	3-0	AG
	0 Last ready chosendefault		
	1 First ready chosen		
3-0	AGP Data Phase Latency Timer default = 02h	<b>Device</b>	0 Of
	·	7	GD
<b>Device</b>	<u> 0 Offset AE – AGP Miscellaneous Control (00h)RW</u>		
7-6	<b>Reserved</b> always reads 0		C
5	4G Supported		
	0 4G not supporteddefault		1
	1 4G supported		
4	Fast Write Supported	6-5	Res
	0 Fast Write not supporteddefault	4	GD
	1 Fast Write supported		C
3-0	Reservedalways reads 0		1
		3-1	Res
<b>Device</b>	0 Offset B0 – AGP Pad Control / Status (8xh)RW	0	GD
7	AGP 4x Strobe VREF Control		C
	0 STB VREF is STB# and vice versa		1
	1 STB VREF is AGPREFdefault		(GI
6	AGP 4x Strobe & GD Pad Drive Strength		
	0 Drive strength set to compensation circuit		
	defaultdefault		
	1 Drive strength controlled by RxB1[7-0]		
5-3	AGP Compensation Circuit N Control Output.RO		
2-0	AGP Compensation Circuit P Control Output .RO		

Device	0 Offs	et B1 – AGP Dri	ive Strengtl	h (63h) RW
7-4	AGP	Output Buffer	Drive Stren	gth N Ctrldef=6
3-0	AGP	<b>Output Buffer</b>	Drive Stren	gth P Ctrldef=3
Device	0 Offs	et B2 – AGP Pac	d Drive & I	Delay Ctrl (00h)RW
7	GD/C	GDS/GDS#/GBE	Pad Contr	<b>ol</b> default = 0
			SA / SBS	GD / GBE / GDS
	0	VDDQ=1.5V:	Normal	Normal
		VDDQ=3.3V:	Delayed	Normal
	1	VDDQ=1.5V:		
		VDDQ=3.3V	Delayed	Delayed
6-5	Rese	rved		always reads 0
4	GD[3	31:16] Output St	tagger Dela	y
	0	No delay		def
	1	Delay GD[31:1	6] by 1 ns	
3-1	Rese	rved		always reads 0
0	GDS	<b>Output Delay</b>		
	0	No delay		def
	1	Delay GDS by	400 ps	
	(GDS	S & GDS# will be	e delayed 1	ns more if bit- $4 = 1$ )





#### **Power Management**

### Device 0 Offset C0 - Power Management Capability IDRO 7-0 Capability ID..... always reads 01h Device 0 Offset C1 - Power Management New Pointer..RO 7-0 New Pointer ......... always reads 00h ("Null" Pointer) Device 0 Offset C2 - Power Mgmt Capabilities I.....RO Power Management Capabilities.. always reads 02h Device 0 Offset C3 - Power Mgmt Capabilities II .....RO 7-0 Power Management Capabilities.. always reads 00h Device 0 Offset C4 - Power Mgmt Control / Status......RW Reserved .....always reads 0 7-2 1-0 **Power State** 00 D0 default 01 -reserved-10 -reserved-11 D3 Hot Device 0 Offset C5 - Power Management Status .....RO 7-0 Power Management Status ...... always reads 00h <u>Device 0 Offset C6 – PCI-to-PCI Bridge Support Ext. ...RO</u> **P2P Bridge Support Extensions....** always reads 00h Device 0 Offset C7 – Power Management Data.....RO

**7-0 Power Management Data**..... always reads 00h

#### **Miscellaneous**

evice	U Offse	<u>et EU – Miscellaneous Control (UUh) Ry</u>	<u> </u>
7	AGP	Pad Power Down	
	0	Normal defau	lt
	1	Power Down	
6	Reser	rved (Do Not Program) default =	0
5	Inter	nal Graphics	
	0	Disabledefau	lt
	1	Enable (& allow CPU-AGP concurrent access	s)
4	CKE	<b>Drive Select</b> default =	0
3-1		e Buffer Bank	
	000	FB located in bank 0defau	lt
	001	FB located in bank 1	
	010	FB located in bank 2	
	011	FB located in bank 3	
	100	FB located in bank 4	
	101	-reserved-	
	11x	-reserved-	
0	Latch	DRAM Data Using	
	0	Internal DRAM DCLKdefau	lt
	1	External Feedback DRAM DCLK	





#### **BIOS Scratch**

evice	<u> 0 Offset F7-F0 – BIOS S</u>	<u>cratch RegistersRW</u>
7-0	No hardware function	default = 0

### **Timers**

<u>Device</u>	0 Offset F8 – DRAM Arbitration Timers (00h)RW
7-4	<b>AGP Timer</b> (units of 4 MCLKs) default = 0
3-0	<b>Host CPU Timer</b> (units of 4 MCLKs) default = 0
Device	0 Offset F9 – VGA Arbitration Timers (00h)RW
Device 7-4	

#### **Frame Buffer Control**

# **Device 0 Offset FA – CPU Direct Access FB Base (00h) RW 7-0 CPU Direct Access FB Base Address[28:21]** . def=0

### Device 0 Offset FB - Frame Buffer Size (00h).....RW

7	VGA		
	0	Disable	default
	1	Enable	
6-4	Fram	ne Buffer Size	
	000	None	default
	001	Reserved	
	010	Reserved	
	011	8MB	
	100	16MB	
	101	32MB	
	11x	-reserved-	
3	<b>CPU</b>	Direct Access Frame Buffer	
	0	Disable	default
	1	Enable	

CPU Direct Access FB Base Address[31:29] . def=0

#### **Back Door**

7-4	Priority Timer	$\dots$ default = 0
3-2	Reserved (Do Not Program)	
1	Back-Door Max # of AGP Re	
	0 Read of RxA7 always re	eturns a value of 1Fhdet
	1 Read of RxA7 returns	the value programmed
	in RxFD[2-0]	
0	<b>Back-Door Device ID Enable</b>	default = 0
	0 Use Rx3-2 value for Rx	3-2 readback default
	1 Use RxFE-FF Back-Do	or Device ID for Rx3-2
	read	
Device	0 Offset FD - Back-DoorCont	rol 2 (00h) RW
7-5	Reserved	always reads 0
4-0	Max # of AGP Requests	$\dots$ default = 0
	(see also RxA7 and RxFC[1])	
Device	0 Offset FF-FE – Back-Door I	Device ID (0000h) RW
15.0	Dools Doon Doorson ID	d a fa 14—00

Device 0 Offset FC - Back Door Control 1 (00h).....RW



### **Device 1 Register Descriptions**

#### **Device 1 Header Registers - PCI-to-PCI Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and <u>device number</u> equal to <u>one</u>.

**GRAPHICS** 

equal to	o una	device nameer equal to one.
<b>Device</b>	1 Offs	et 1-0 - Vendor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Device	1 Offs	et 3-2 - Device ID (8605h)RO
15-0		ode (reads 8605h to identify the Twister PCI-to-
13-0		Bridge device)
		311 <b>4ge 40</b> 11 <b>00</b> )
<b>Device</b>	1 Offs	et 5-4 – Command (0007h)RW
15-10	Rese	rvedalways reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7	Addı	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	ty Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette Snoop (Not Supported)RO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette writes on PCI bus
		(10-bit decode of I/O addresses 3C6-3C9 hex)
4	Mem	ory Write and Invalidate Command RO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Spec	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	Bus 1	MasterRW
	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the
		secondary interfacedefault
1	Mem	nory SpaceRW
	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	I/O S	SpaceRW
	0	Does not respond to I/O space
	1	Enable I/O space access default

Enable I/O space access .....default

Device	1 Offset 7-6 - Status (Primary Bus) (0230h) RWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
12	0 No abort received
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abort always reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b> always reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capable always reads 1
4	Supports New Capability listalways reads 1
3-0	<b>Reserved</b> always reads 0
Dovice	1 Offset 8 - Revision ID (00h)RO
7-0	Twister Chip Revision Code (00=First Silicon)
<b>Device</b>	1 Offset 9 - Programming Interface (00h)RO
This re	gister is defined in different ways for each Base/Sub-
Class C	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
Davisa	1 Offset A. Sub Class Code (04b) DO
	1 Offset A - Sub Class Code (04h)
7-0	<b>Sub Class Code</b> .reads 04 to indicate PCI-PCI Bridge
Device	1 Offset B - Base Class Code (06h)RO
	Base Class Code reads 06 to indicate Bridge Device
	Ç
<b>Device</b>	1 Offset D - Latency Timer (00h)RO
7-0	<b>Reserved</b> always reads 0
Device	1 Offset E - Header Type (01h)RO
7-0	Header Type Codereads 01: PCI-PCI Bridge
<b>Device</b>	1 Offset F - Built In Self Test (BIST) (00h) RO
7	<b>BIST Supported</b> reads 0: no supported functions
6	<b>Start Test</b> write 1 to start but writes ignored
5-4	<b>Reserved</b> always reads 0
3-0	<b>Response Code</b> 0 = test completed successfully

.....always reads 0



Device 1 Offset 18 - Primary Bus Number (00h)RW
7-0 Primary Bus Number default = 0
This register is read write, but internally the chip always uses
bus 0 as the primary.
Davisa 1 Offset 10 Secondary Due Number (00h) DW
Device 1 Offset 19 - Secondary Bus Number (00h)RW
<b>7-0</b> Secondary Bus Number
Device 1 Offset 1A - Subordinate Bus Number (00h)RW
<b>7-0 Primary Bus Number</b> default = 0
Note: AGP must use these bits to decide if Type 1 to Type 1
command passing is allowed.
D 1 4 000 4 1 D 0 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D 1 D
Device 1 Offset 1B – Secondary Latency Timer (00h)RO
<b>7-0 Reserved</b> always reads 0
Device 1 Offset 1C - I/O Base (f0h)RW
7-4 I/O Base AD[15:12]default = 1111b
3-0 I/O Addressing Capability default = 0
Device 1 Offset 1D - I/O Limit (00h)RW
7-4 I/O Limit AD[15:12]
3-0 I/O Addressing Capability default = 0
· .
Device 1 Offset 1F-1E - Secondary StatusRO
15-0 Secondary Status
Rx44[4] = 0: these bits read back 0000h Rx44[4] = 1: these bits read back same as $Rx7-6$
KX44[4] – 1. tilese bits feat back same as KX/-0
Device 1 Offset 21-20 - Memory Base (fff0h)RW
<b>15-4 Memory Base AD[31:20]</b> default = FFFh
<b>3-0 Reserved</b> always reads 0
Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW
<b>15-4 Memory Limit AD[31:20]</b> default = 0
<b>3-0 Reserved</b> always reads 0
Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW
15-4 Prefetchable Memory Base AD[31:20]default = FFFh
3-0 Reservedalways reads 0
•
Device 1 Offset 27-26 - Prefetchable Memory Limit
(0000h) RW
<b>15-4 Prefetchable Memory Limit AD[31:20]</b> . default = 0 <b>3-0 Reserved</b> always reads 0
3-0 Acscivedaiways icaus 0
Device 1 Offset 37-34 - Capability Pointer (00000080h).RO
Contains an offset from the start of configuration space.
31-0 AGP Capability List Pointer always reads 80h

GRAPHICS

Device	1 Offset 3F-3E – PCI-to-PCI Bridge Control
	) RW
15-4	
3	VGA-Present on AGP
	0 Forward VGA accesses to PCI Bus default
	1 Forward VGA accesses to AGP Bus
	Note: VGA addresses are memory A0000-BFFFFh
	and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
	3DFh (10-bit decode). "Mono" text mode uses
	B0000-B7FFFh and "Color" Text Mode uses B8000-
	BFFFFh. Graphics modes use Axxxxh. Mono VGA
	uses I/O addresses 3Bx-3Cxh and Color VGA uses
	3Cx-3Dxh. If an MDA is present, a VGA will not
	use the 3Bxh I/O addresses and B0000-B7FFFh
	memory space; if not, the VGA will use those
2	addresses to emulate MDA modes.
2	Block / Forward ISA I/O Addresses
	0 Forward all I/O accesses to the AGP bus if
	they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-
	1D)
	default
	1 Do not forward I/O accesses to the AGP bus
	that are in the 100-3FFh address range even if
	they are in the range defined by the I/O Base
	and I/O Limit registers.
4.0	B I I I I I

1-0 Reserved





### <u>Device 1 Configuration Registers - PCI-to-PCI Bridge</u>

### **AGP Bus Control**

7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	CPU-AGP Dynamic Burst
	0 Disabledefault
	1 Enable
	It is recommended that this bit be set to 0.
5	<b>CPU-AGP One Wait State Burst Write</b>
	0 Disabledefault
	1 Enable
4	AGP to DRAM Prefetch
	0 Disabledefault
	1 Enable
3	CPU to AGP Post Write
	0 Disabledefault
_	1 Enable
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
-	0 Disable default
	1 Enable
0	AGP Delay Transaction
-	0 Disable default
	1 Enable

3E[3]	40[2]	<u>VGA</u>	<b>MDA</b>	Axxxx,	<u>B0000</u>	3Cx,	
<u>VGA</u>	<b>MDA</b>	<u>is</u>	<u>is</u>	B8xxx	<u>-B7FFF</u>	3Dx	<u>3Bx</u>
<u>Pres.</u>	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW
7	Retry Status
,	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
U	0 No action taken except to record status det
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
3-4	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
3	0 Flush entire post-write buffer on target-abort
	or master abortdefault
	Pop one data output on target-abort or master-
	abort
2	CPU Backoff on AGP Read Retry Timeout
Z	0 Disabledefault
	1 Enable
1-0	Reservedalways reads 0
1-0	Reservedarways reads 0
<b>Device</b>	1 Offset 42 - AGP Master Control (00h)RW
7	Read Prefetch for Enhance Command
	0 Always Perform Prefetch default
	1 Prefetch only if Enhance Command
6	AGP Master One Wait State Write
	0 Disable default
_	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	Extend AGP Internal Master for Efficient
	Handling of Dummy Request Cycles
	0 Disabledefault
	1 Enable
2	This bit is normally set to 1.
3	AGP Delay Transaction Timeout
	0 Disabledefault
•	1 Enable
2	Prefetch Disable when Delay Transaction
	Occurred
	0 Normal operation default
	1 Disable prefetch when doing fast response to
	the previous delay transaction or doing read
1	caching  Pagernad  always reads (
1	Reserved always reads (
0	Shorten AGP Master to TRFCTL
	0 Disable default
	1 Enable





Device	1 Offset 43 - AGP Master Latency Timer (00h) RW	Rx45	CPU Write	CPU	Write
7-4	Host to AGP Time slot	Bits	Address	Address	
, .	0 Disable (no timer)default	<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
	1 16 GCLKs	x1xx		-	QW aligned, burstable
	2 32 GCLKs	0000	-	_	DW aligned, nonburstable
		x010	0	0	n/a
	F 128 GCLKs	0010	0	1	DW aligned, non-burstable
3-0	AGP Master Time Slot	x010	1	_	QW aligned, burstable
0 0	0 Disable (no timer)default	x001	0	0	n/a
	1 16 GCLKs	x001	_	1	QW aligned, burstable
	2 32 GCLKs	0001	1	0	DW aligned, non-burstable
		x011	0	0	n/a
	F 128 GCLKs	x011	1	-	QW aligned, burstable
	1 120 GCLKS	x011	0	1	QW aligned, burstable
<b>Device</b>	1 Offset 44 – Backdoor Register Control (00h)RW	1000	_	_	QW aligned, non-burstable
7-5	Reservedalways reads 0	1010	0	1	QW aligned, non-burstable
4	Secondary Status Access	1001	1	0	QW aligned, non-burstable
<del>-</del>	0 Rx1F-1E read 0000hdefault				<i>S</i> ,
	1 Rx1F-1E read same as Rx7-6				
3	Back Door Register for Rx83[2], D2 Support				
2	Back Door Register for Rx83[1], D1 Support				-PCI Bridge Device ID RW
1	Back Door Register for Rx82[5], Device Specific	15-0	PCI-to-PC	I Bridge D	<b>evice ID</b> default = 0000
	Initialization				
0	Back Door Register				
	0 Disabledefault	Device	1 Offset 80 -	– Canabilit	y ID (01h)RO
	1 Enable			_	always reads 01h
ъ .	1 000 ( 17 E ( W.) ( C ( 1/841) DW	7-0	Саравіні	1D	aiways icads oiii
	1 Offset 45 – Fast Write Control (72h)RW	<b>Device</b>	1 Offset 81 -	– Next Poin	ter (00h)RO
7	Force Fast Write Cycle to be QW Aligned	7-0			always reads 00h
	(if Rx45[6] = 0)				,
	0 Disabledefault				
-	1 Enable	D	1 000-4 93	D M	
6	Merge Multiple CPU Transactions Into One Fast				gmt Capabilities 1 (02h) RO
6	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction				gmt Capabilities 1 (02h) RO itiesalways reads 02h
6	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction 0 Disable	7-0	Power Mg	mt Capabil	itiesalways reads 02h
	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enabledefault	7-0 Device	Power Mg 1 Offset 83 -	mt Capabil – Power Ma	itiesalways reads 02h gmt Capabilities 2 (00h) RO
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 Device	Power Mg 1 Offset 83 -	mt Capabil – Power Ma	itiesalways reads 02h
	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enabledefault Merge Multiple CPU Write Cycles To Memory Offset 23-20 Into Fast Write Burst Cycles	7-0 Device	Power Mg 1 Offset 83 -	mt Capabil – Power Ma	itiesalways reads 02h gmt Capabilities 2 (00h) RO
	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 Device	Power Mg 1 Offset 83 -	mt Capabil – Power Ma	itiesalways reads 02h gmt Capabilities 2 (00h) RO
	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 <u>Device</u> 7-0	Power Mg 1 Offset 83 - Power Mg	mt Capabil <u>- Power M</u> mt Capabil	itiesalways reads 02h gmt Capabilities 2 (00h) RO
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 -	mt Capabil - Power M; mt Capabil - Power M;	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h) RW
	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 -	mt Capabil  - Power M; mt Capabil  - Power M;	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved	mt Capabil  - Power M; mt Capabil  - Power M;te	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h) RW
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star	mt Capabil  - Power Mg mt Capabil  - Power Mg	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2	Power Mg  1 Offset 83  Power Mg  1 Offset 84  Reserved Power State 00 D0	mt Capabil  - Power Mg mt Capabil  - Power Mg  te	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h) RWalways reads 0
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese	mt Capabil  - Power M; mt Capabil  - Power M; te crved-	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h)RWalways reads 0
5	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 <u>Device</u> 7-0 <u>Device</u> 7-2 1-0	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H	mt Capabil  - Power M;  - Power M;  - te  - erved erved- Hot	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h) RW always reads 0 default
5 4	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2 1-0	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H	mt Capabil  - Power M; mt Capabil  - Power M;teerved- erved- Hot - Power M;	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h gmt Ctrl/Status (00h)RWalways reads 0default
5 4	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2 1-0	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H	mt Capabil  - Power M; mt Capabil  - Power M;teerved- erved- Hot - Power M;	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h) RW always reads 0 default
5 4	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 <u>Device</u> 7-0 <u>Device</u> 7-2 1-0 <u>Device</u> 7-2	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr	mt Capabil  - Power M; mt Capabil  - Power M;  te  - erved- erved- Hot  - Power M; mt Status	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h  gmt Ctrl/Status (00h)RWalways reads 0default  gmt Status (00h)RO default = 00
5 4 3 2	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr	mt Capabil  - Power Mg mt Capabil  - Power Mg te erved- erved- Hot - Power Mg mt Status P2P Br. S	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h)RW always reads 0 default  gmt Status (00h)RO  default = 00
5 4 3 2	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0 <u>Device</u> 7-0 <u>Device</u> 7-2 1-0 <u>Device</u> 7-2	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr	mt Capabil  - Power Mg mt Capabil  - Power Mg te erved- erved- Hot - Power Mg mt Status P2P Br. S	itiesalways reads 02h gmt Capabilities 2 (00h) RO itiesalways reads 00h  gmt Ctrl/Status (00h)RWalways reads 0default  gmt Status (00h)RO default = 00
5 4 3 2	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device 7-0	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr  1 Offset 86 - P2P Bridge	mt Capabil  - Power Mg mt Capabil  - Power Mg te erved- erved- Hot - Power Mg mt Status P2P Br. Se Support Ex	always reads 02h  amt Capabilities 2 (00h)RO  itiesalways reads 00h  always reads 00h  always reads 0  default  always reads 0  default  always reads 0  default  always reads 0  default
5 4 3 2	Merge Multiple CPU Transactions Into One Fast Write Burst Transaction  0 Disable 1 Enable	7-0  Device 7-0  Device 7-2 1-0  Device 7-0  Device 7-0  Device Device	Power Mg  1 Offset 83 - Power Mg  1 Offset 84 - Reserved Power Star 00 D0 01 -rese 10 -rese 11 D3 H  1 Offset 85 - Power Mgr  1 Offset 86 - P2P Bridge 1 Offset 87 -	mt Capabil  - Power Mg mt Capabil  - Power Mg te erved- erved- Hot - Power Mg mt Status P2P Br. Se Support Ex	itiesalways reads 02h  gmt Capabilities 2 (00h) RO  itiesalways reads 00h  gmt Ctrl/Status (00h)RW always reads 0 default  gmt Status (00h)RO  default = 00



# FUNCTIONAL DESCRIPTION - INTEGRATED GRAPHICS

### **Configuration Strapping**

Certain Twister graphics functions have options that must be selected and fixed at reset (before the register bits controlling these functions can be programmed by software). This is accomplished via power-on configuration strapping.

**GRAPHICS** 

The strapping pins are pulled low internally and can be individually pulled high through 10 KOhm resistors. These pull-ups and pull-downs do not affect normal operation of the pins, but they do force the pins to a definite state during reset. At the rising edge of the reset signal, this state is sampled, the result is inverted and the data loaded into the CR36, CR37, CRB0 and CRF0 registers. The data is used for system configuration. The definitions of the strapping bits at the rising edge of the reset signal are shown in Table 9. Nongraphics straps are described in the pin descriptions for the MA signals in Table 1.

Pin	Ball #	CR Bit(s)	Description
Name		Value	
MA4	AB24	CR36[0]	PCI Interrupt
		1	Disable INTA# claim (00H in PCI3D)
		0	Enable INTA# claim (01H in PCI3D)
MA3	AB25	CR36[4]	IO Disable
		1	Disable I/O access PCI04[0] ignored
		0	Enable I/O access via PCI04[0] = 1.
MA2	AB26	CRB0[7]	PCI Base Address Mapping
		1	Address Mapping 1
		0	Address Mapping 0 (PCI10, 14) (16M
			assigned to PCI0; 128M assigned to
			PCI14)
MA14	AF25	CRF0[3]	OEM-Defined Panel Type
MA13	AE25	CRF0[2]	
MA1	AB23	CRF0[1]	
MA0	AA23	CRF0[0]	

Table 9. Definition of Strapping Bits at the Rising Edge of the Reset Signal

Important Note: As described above, the signal levels on the strapping pins are inverted before being latched in the various strapping bit registers. Since the strapping pins all have internal pull-downs, the default values for each of the strapping bits is 1. The value latched at reset can be changed to 0 by adding an external pull-up to the appropriate pin. After reset, the strapping bits are written and read normally, i.e., there is no inversion of the register values.

### **PCI Configuration and Integrated AGP**

#### **PCI Configuration**

The Twister graphics Vendor ID register (Index 00H) in the PCI Configuration space is hardwired to 5333H to specify S3 Graphics Incorporated as the vendor. The Device ID register is hardwired to 8D01H.

Bits 10-9 of the Status register (Index 06H) are hardwired to 01b to specify medium DEVSEL timing. The Class Code register (Index 08H) is hardwired to 30000xxH to specify that the Twister is a VGA compatible device.

There are two MMIO address mappings, as determined by the state of CRB0[7]. By default, CRB0[7] = 1, which selects Mapping 0. This uses the PCI base addresses specified by PCI10 and PCI14. 16 Mbytes of address space is claimed by PCI10 and 128 Mbytes of address space is claimed by PCI14. If the MA4 pin is strapped high at reset, a 0 is latched in CRB0[7] and selects Mapping 1. This uses base addresses PCI10 (same as Mapping 0), PCI14 (redefined from Mapping 0 to claim 16 Mbytes) and adds PCI18, PCI1C, PCI20 and PCI24, each claiming 16 Mbytes. Thus, Mapping 1 allows the address space claimed to be broken up into smaller blocks, as required by some operating systems. The Base Address 0 register (Index 10H) defaults to address 7000 0000H. This is the relocatable base address for memory-mapped I/O register accessing.

PCI06[4] is hardwired to 1 to indicate a capabilities list is available. PCI34[7-0] point to the PCI power management registers starting at offset DC. The basic power states (D0-D3) are supported as explained by the PCI Bus Power Management Interface Specification, Revision 1.1.



#### **PCI Subsystem ID**

The Subsystem ID and Subsystem Vendor ID are located in a 32-bit read only register at PCI Configuration Space Index 2C. These registers reflect the content of 4 read/write CR registers as follows:

Register	CR Space	PCI Configuration Space
Subsystem Vendor ID Low Byte	CR81	Index 2CH
Subsystem Vendor ID High Byte	CR82	Index 2DH
Subsystem ID Low Byte	CR83	Index 2EH
Subsystem ID High Byte	CR84	Index 2FH

Table 10. PCI Subsystem ID and Subsystem Vendor ID Registers

These registers allow identification of particular vendors using the same graphics chip. The following design allows the subsystem identification to be handled by software (no hardwiring).

All Twister motherboard designs will incorporate the video BIOS into the system BIOS ROM. The system BIOS must load the subsystem ID information in the Twister before any ID scanning takes place. To do this, it must turn on the Twister, enable I/O accesses in the PCI configuration space, unlock the CR registers, program the subsystem ID information in the registers described above, then turn off the Twister.

#### **Integrated AGP**

Twister graphics conform with the requirements of Revision 2.0 of the AGP Interface Specification. Internal AGP Twister graphics are always enabled.

For the most part, AGP configuration is identical to PCI configuration. PCI04[4] is hardwired to 1 to indicate that Twister graphics implements a list of capabilities. PCI34[7-0] point to the location of this list, which is at offset 80H. PCI80, PCI84 and PCI88 implement the register bits required by the AGP specification. PCI88[2-0] select the data rate. PCI88[8] = 1 enables AGP bus master operations. PCI88[9] =1 enables sideband addressing. This is indicated by PCI84[9] (1 = sideband addressing supported). The state of PCI84[9] is determined by the state of CR70[7].



#### **Display Memory**

The Twister north bridge utilizes a Shared Memory Architecture (SMA) for Frame Buffer Memory. SMA allows system memory to be efficiently shared by the host CPU and the Twister north bridge graphics controller. By default, no system memory is allocated for the graphics frame buffer, but up to 32 Mbytes may be allocated depending on user preference, application requirements, and the total size of system memory.

Note: Frame buffer memory is allocated from system memory at bootup time. Changing the display settings to a resolution requiring additional frame buffer memory will require a system reboot to be performed.

Frame Buffer Size	Dev 0 RxFB[6-4] Register Setting	CR36[7-5] † Register Setting
0 Mbytes	000	000
8 Mbytes	011	011
16 Mbytes	100	100
32 Mbytes	101	101

<sup>†</sup> For driver information only (not connected to hardware)

**Table 11. Supported Frame Buffer Memory Configurations** 

#### **Interrupt Generation**

Whatever the mode of operation (VGA or Enhanced), bit 4 of CR32 must be set to 1 to enable interrupt generation. When an enabled interrupt is generated, INTA# is pulled low unless CR36[0] = 0 (MA2 pulled high at reset), for which case no PCI interrupt line is claimed during PCI configuration.

When Twister graphics are being operated in VGA mode (CR66[0] = 0), only vertical retrace can generate an interrupt. This is enabled when CR11[5] = 0 and CR11[4] = 1. When an interrupt occurs, it is cleared by writing a 0 to CR11[4]. The interrupt must then be re-enabled by writing a 1 to the same bit. Note that the BIOS clears both bit 4 and bit 5 of CR11 during power-on, a mode set, or a reset. Thus, interrupt generation is disabled until bit 4 is set to 1.

In Enhanced mode (CR66[0] = 1 or 3D operation), interrupts can be generated by vertical retrace, command or bus FIFO overflow, command or bus FIFO empty, or by a BCI command. These interrupts are enabled and cleared and their status reported via MM8504. Serial port interrupts are controlled via MMFF08. If interrupts are used, they should be cleared before they are enabled.

Multiple interrupts can be enabled at the same time in Enhanced mode. The interrupt pin will remain asserted until all interrupt status bits are cleared.





#### **Display Interfaces**

Twister supports a variety of color STN and TFT flat panels. Flat panel display is enabled by setting SR31\_4 = 1. Twister also provides an integrated industry standard LVDS driver interface. CRT and TV display are possible at the same time as flat panel display. All these interfaces are described in this section.

#### **STN Panel Interfaces**

STN panel support is selected when SR79[1-0] = 10b.

Twister supports either a single-scan (SS-STN) or a dual-scan (DD-STN) STN panel. The type is selected via SR70[0] as follows:

0 = DD-STN panel 1 = SS-STN panel

SR7D[2-0] define the pixel data bus size as follows:

000 = 16-bit STN 001 = 8-bit STN 010 = 24-bit STN

Pixel data is output on some combination of the FPD[35:0] pins, depending on the pixel data bus size and the setting of SR7D[3]. This is shown in Table 10 at the end of this section.

Selection of an STN panel configures several pins specifically for STN control.

The polarity of the flat panel data can be changed to active low by programming SR72[4] to 1. The drive strength of the panel data is specified via SR7D[6]. The drive strength for the clock is specified via SR7D[7].

The polarity of LP can be changed to active low by programming SR72[6] to 1.

Several controls are provided for LP and FPCLK during vertical blanking.

FPCLK is normally stopped during non-display time by setting SR80[5] to 1. When SR7D[4] = 0, LP will run during vertical blanking. Setting SR7D[4] to 1 disables LP during vertical blank. Setting SR73[6] to 1 adds an extra LP when LP is disabled during vertical blanking. If SR7D[4] = 0 and SR7D[5] = 1, FPCLK is disabled during the first line of vertical blanking. If SR80[5] = 0, FPCLK runs continuously. FPCLK can be delayed via SR80[3-1]. Its polarity can be inverted via SR72[3].

The polarity of FLM can be changed to active low by programming SR72[7] to 1.

Setting SR80[4] to 1 forces all flat panel data and control signals to logic 0.

DD-STN panel operation requires off-screen video memory. The amount of memory is programmed in SR50 and SR51. The starting location of the DD-STN memory is specified in SR4F. These values are all programmed by the video BIOS at reset.

#### **TFT Panel Interfaces**

TFT panel support is selected when SR79[1-0] = 00b.

SR7D[2-0] define the pixel data bus size as follows:

000 = 1 pixel/clock TFT (9-, 12-, 15-, 18-bit)

001 = 1 pixel/clock TFT (24-bit)

010 = 2 pixels/clock TFT (2x12-, 2x18-bit)

The 2 pixels per clock modes halve the clock rate and clock two pixels on the falling edge of FPCLK, thereby lowering EMI levels. SR80[6] is set to 1 to support this mode of operation.

Pixel data is output on some combination of the FPD[35:0] pins. The data outputs are shown in Table 14 and Table 15 at the end of this section.

Selection of a TFT panel configures several pins specifically for TFT control. The drive strengths of the panel clock and data are specified via SR7D[7-6].

The polarity of the flat panel data can be changed to active low by programming SR72[4] to 1. The polarity of the FPDE signal can be changed to active low by setting SR72[5] to 1. The polarity of the FPHS signal can be changed to active low by setting SR72[6] to 1. The polarity of the FPVS signal can be changed to active low by setting SR72[7] to 1.

SR80[5] allows FPCLK to be enabled (0) or disabled (1) during non-display time. FPCLK can be delayed via SR80[3-1].

#### Flat Panel LVDS Interface

Twister provides either a 1- or 2-channel integrated LVDS interface. This is available independently of the other panel interfaces. A single channel interface uses the Y[2:0]–, Y[2:0]+, YC– and YC+ outputs. A 2-channel interface uses the Yxx outputs for the first channel and the Z[2:0]–, Z[2:0]+, ZC– and ZC+ outputs for the second channel.

#### **CRT Interface**

Twister provides the following CRT interface signals:

- RED (analog red)
- GREEN (analog green)
- BLUE (analog blue)
- HSYNC (horizontal sync)
- VSYNC (vertical sync)

In addition, DDC2 monitor communications can be implemented via the serial communications port controlled by CRB1[4:0]. These bits control two-way communications over the SPCLK2 (clock) and SPDAT2 (data) lines. The operation is the same as described for the I<sup>2</sup>C serial communications port section except that interrupts and wait states are not supported.



#### **External TV Encoder Interface**

Figure 4 shows the interface to an external Bt868/869 TV encoder (or compatible device). The TV outputs are generated whenever the clock input from the decoder is present on the TVCLK pin and CRB0[4] = 0. The encoder is controlled via the  $I^2C$  interface. TV monitor detection is also done via this interface. The TV encoder interface and the flat panel interface are multiplexed on common pins, so only one of the two (either the TV interface or the flat panel interface) can be enabled at any given time




Figure 4. External TV Encoder Interface

Twister supports three output formats as shown in Table 12. As shown in Figure 4, P[11:0] on the encoder connect to TVD[11:0] on Twister. The CLKI pin on the encoder connects to the TVCLKR pin on Twister.

	SR35[5	-4] = 00	SR35[5-4] = 01		SR35[5-4] = 10	
	CLK1	CLKI	CLK1	CLKI	CLK1	CLKI
<u>Pin</u>	Rising	<u>Falling</u>	Rising	<u>Falling</u>	Rising	<u>Falling</u>
P11	G4	R7	В7	G3	R7	G3
P10	G3	R6	В6	G2	R6	G2
P9	G2	R5	B5	G1	R5	G1
P8	В7	R4	B4	G0	R4	G0
P7	В6	R3	В3	R7	R3	В7
P6	B5	G7	B2	R6	R2	В6
P5	B4	G6	B1	R5	R1	B5
P4	В3	G5	В0	R4	R0	B4
P3	G0	R2	G7	R3	G7	В3
P2	B2	R1	G6	R2	G6	B2
P1	B1	R0	G5	R1	G5	B1
P0	В0	G1	G4	R0	G4	B0

Table 12. External TV Encoder Output Data Formats

#### I<sup>2</sup>C Serial Communications Port

One serial communications port is implemented in a register that can be accessed either via MMFF20 or CRA0. Bit 4 is set to 1 to enable the interface. The clock is written to bit 0 (= 0) and data to bit 1 (= 0), driving the SPCLK1 and SPDAT1 pins low respectively. The state of the SPCLK1 pin can be read via bit 2 and the state of the SPDAT1 pin can be read via bit 3. The SPCLK1 and SPDAT1 pins are tri-stated when their corresponding control bits are reset to 0, allowing other devices to drive the serial bus.

This serial port is typically used for I2C interfacing. When SPCLK1 and SPDAT1 are tri-stated, the Twister can detect an I2C start condition (SPDAT1 driven low while SPCLK1 is not driven low). This condition is generated by another I2C master that wants control of the I2C bus. If bit 19 of MMFF08 is set to 1, detection of a start condition generates an interrupt and sets bit 3 of MMFF08 to 1. If bit 24 of MMFF08 is set to 1, the Twister drives SPCLK1 low to generate I2C wait states until the Host can clear the interrupt and service the I2C bus.



#### **ZV-Port Interface**

The ZV-Port, or Zoomed Video Port, allows direct transmission of video data from a PC Card to Twister. Twister supports ZV Port operation when MMFF00 $_0$  = 1). The following setup is done for ZV Port operation:

- Video 16 mode is selected (MMFF00[3-1] = 001b)
- MMFF09[9] and MMFF00[10] must be set to 1 to specify active high HSYNC (ZVHS) and VSYNC (ZVVS).
- Byte swapping is disabled by setting MMFF00[6] to 1.
- One or two frame buffer starting addresses are defined (MMFF0C, MMFF10). One is required. The second is required for double buffering.
- The horizontal and vertical decimation registers are programmed (MMFF2C, MMFF30). This is optional.
- The video input window size (height in lines and width in pixels) is programmed in MMFF24.
- The video data horizontal and vertical offsets are programmed in MMFF28.
- The line offset (stride) is programmed (MMFF34[10-0]).

During ZV-Port operation, Twister automatically detects even and odd video fields based on the state of ZVHS on the falling edge of ZVVS. The status of this detection is given by MMFF00[28].

The interface is shown in Figure 5.




Figure 5. ZV-Port Interface





SR7D[3]	0	0	0	0	0	0	1	1
SR70[0]	1	1	1	0	0	0	0	0
SR79[1-0]	10	10	10	10	10	10	10	10
SR7D[2-0]	001	000	010	010	000	010	000	010
Pin Name	STN8	STN16	STN24	DSTN8	DSNT16	DSTN24	DSTN16	DSTN24
FPD0	R0	R0	R0	LR0	LR0	LR0		LB3
FPD1	G0	G0	G0			LR3		LB2
FPD2	В0	В0	В0	LG0	LG0	LG0	LB1	LB1
FPD3	R1	R1	R1				LB0	LB0
FPD4	G1	G1	G1	LB0	LB0	LB0		UB3
FPD5	B1	B1	B1					UB2
FPD6	R2	R2	R2	LR1	LR1	LR1	UB1	UB1
FPD7	G2	G2	G2			LG3	UB0	UB0
FPD8		B2	B2		LG1	LG1		LG3
FPD9		R3	R3				LG2	LG2
FPD10		G3	G3		LB1	LB1	LG1	LG1
FPD11		В3	В3				LG0	LG0
FPD12		R4	R4		LR2	LR2		UG3
FPD13		G4	G4			LB3	UG2	UG2
FPD14		B4	B4		LG2	LG2	UG1	UG1
FPD15		R5	R5				UG0	UG0
FPD16			G5			LB2		LR3
FPD17			B5				LR2	LR2
FPD18			R6	UR0	UR0	UR0	LR1	LR1
FPD19			G6			UR3	LR0	LR0
FPD20			В6	UG0	UG0	UG0		UR3
FPD21			R7				UR2	UR2
FPD22			G7	UB0	UB0	UB0	UR1	UR1
FPD23			В7				UR0	UR0
FPD24				UR1	UR1	UR1		
FPD25						UG3		
FPD26					UG1	UG1		
FPD27								
FPD28					UB1	UB1		
FPD29						UB3		
FPD30					UR2	UR2		
FPD31						UB3		
FPD32					UG2	UG2		
FPD33								
FPD34						UB2		
FPD35								

**Table 13. STN Flat Panel Data Outputs** 





SR7D[3]	0	0	0	0	0	0	0	0	0
SR70[0]	1	1	1	1	1	1	1	1	1
SR79[1-0]	00	00	00	00	00	00	00	00	00
SR7D[2-0]	000	010	000	010	000	010	000	010	001
Pin Name	TFT9	TFT2x9	TFT12	TFT2x12	TFT15	TFT2x15	TFT18	TFT2x18	TFT24
FPD0							R0	R00	R2
FPD1								R10	R0
FPD2					R0	R00	R1	R01	R3
FPD3						R10		R11	
FPD4			R0	R00	R1	R01	R2	R02	R4
FPD5				R10		R11		R12	
FPD6	R0	R00	R1	R01	R2	R02	R3	R03	R5
FPD7		R10		R11		R12		R13	R1
FPD8	R1	R01	R2	R02	R3	R03	R4	R04	R6
FPD9		R11		R12		R13		R14	
FPD10	R2	R02	R3	R03	R4	R04	R5	R05	R7
FPD11		R12		R13		R14		R15	
FPD12							G0	G00	G2
FPD13								G10	G0
FPD14					G0	G00	G1	G01	R3
FPD15						G10		G11	
FPD16			G0	G00	G1	G01	G2	G02	G4
FPD17				G10		G11		G12	
FPD18	G0	G00	G1	G01	G2	G02	G3	G03	G5
FPD19		G10		G11		G12		G13	G1
FPD20	G1	G01	G2	G02	G3	G03	G4	G04	G6
FPD21		G11		G12		G13		G14	
FPD22	G2	G02	G3	G03	G4	G04	G5	G05	G7
FPD23		G12		G13		G14		G15	
FPD24							В0	B00	B2
FPD25								B10	В0
FPD26					В0	B00	B1	B01	В3
FPD27						B10		B11	
FPD28			В0	B00	B1	B01	B2	B02	B4
FPD29				B10		B11		B12	
FPD30	В0	B00	B1	B01	B2	B02	В3	B03	B5
FPD31		B10		B11		B12		B13	B1
FPD32	B1	B01	B2	B02	В3	B03	B4	B04	В6
FPD33		B11		B12		B13		B14	
FPD34	B2	B02	В3	B03	B4	B04	B5	B05	В7
FPD35		B12		B13		B14		B15	

Table 14. TFT Flat Panel Data Outputs (SR7D[3] = 0)



SR7D[3]	1	1	10
SR70[0]	1	1	1
SR79[1-0]	00	00	00
SR7D[2-0]	000	010	001
Pin Name	TFT18	TFT2x18	TFT24
FPD0		R14	В0
FPD1		R15	B1
FPD2	В0	B00	B2
FPD3	B1	B01	В3
FPD4	B2	B02	B4
FPD5	В3	B03	B5
FPD6	B4	B04	В6
FPD7	B5	B05	В7
FPD8		R12	G0
FPD9		R13	G1
FPD10	G0	G00	G2
FPD11	G1	G01	G3
FPD12	G2	G02	G4
FPD13	G3	G03	G5
FPD14	G4	G04	G6
FPD15	G5	G05	G7
FPD16		R10	R0
FPD17		R11	R1
FPD18	R0	R00	R2
FPD19	R1	R01	R3
FPD20	R2	R02	R4
FPD21	R3	R03	R5
FPD22	R4	R04	R6
FPD23	R5	R05	R7
FPD24		G10	
FPD25		G11	
FPD26		G12	
FPD27		G13	
FPD28		G14	
FPD29		G15	
FPD30		B10	
FPD31		B11	
FPD32		B12	
FPD33		B13	
FPD34		B14	
FPD35		B15	

Table 15. TFT Flat Panel Data Outputs (SR7D[3] = 1)



# S3 GRAPHICS

# **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

**Table 16. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit	Notes
$T_{\rm C}$	Case operating temperature	0	85	oC	1
$T_{S}$	Storage temperature	-55	125	oC	1
$V_{\rm IN}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
$V_{OUT}$	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2.  $V_{RAIL}$  is defined as the  $V_{CC}$  level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only. AGP can be 1.5V (4x transfer mode) or 3.3V (2x transfer mode).

### **DC Characteristics**

 $T_C = 0-85^{\circ}C$ ,  $V_{RAIL} = V_{CC} + -5\%$ ,  $V_{CORE} = 2.5V + -5\%$ , GND=0V

**Table 17. DC Characteristics** 

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input Low Voltage	-0.50	0.8	V	
$V_{\mathrm{IH}}$	Input High Voltage	2.0	V <sub>CC</sub> +0.5	V	
$V_{OL}$	Output Low Voltage	-	0.55	V	$I_{OL}$ =4.0mA
$V_{\mathrm{OH}}$	Output High Voltage	2.4	-	V	I <sub>OH</sub> =-1.0mA
${ m I}_{ m IL}$	Input Leakage Current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
$I_{OZ}$	Tristate Leakage Current	-	+/-20	uA	$0.55 < V_{OUT} < V_{CC}$





### **Power Characteristics**

 $T_C = 0-85^{\circ}C$ ,  $V_{RAIL} = V_{CC} + /-5\%$ ,  $V_{CORE} = 2.5V + /-5\%$ , GND=0V

**Table 18. Power Characteristics** 

Symbol	Parameter	Тур	Max	Unit	Condition
$I_{CC3}$	Power Supply Current – VCC3	91		mA	Full-On Operation
I <sub>CC3POS</sub>	Power Supply Current – VCC3	2		mA	POS
I <sub>CC3STR</sub>	Power Supply Current – VCC3	0		mA	STR
$I_{CC3SOF}$	Power Supply Current – VCC3	0		mA	Soft-Off
$I_{CC25}$	Power Supply Current – VCC25	682		mA	Full-On Operation
I <sub>CC25POS</sub>	Power Supply Current – VCC25	29		mA	POS
I <sub>CC25STR</sub>	Power Supply Current – VCC25	0		mA	STR
I <sub>CC25SOF</sub>	Power Supply Current – VCC25	0		mA	Soft-Off
$I_{SUS25}$	Power Supply Current – VSUS25	2		mA	Full-On Operation
I <sub>SUS25POS</sub>	Power Supply Current – VSUS25	0.0003		mA	POS
I <sub>SUS25STR</sub>	Power Supply Current – VSUS25	0.0042		mA	STR
I <sub>SUS25SOF</sub>	Power Supply Current – VSUS25	0		mA	Soft-Off
$I_{CC5}$	Power Supply Current – VCC5			mA	Max operating frequency
I <sub>CCRGB</sub>	Power Supply Current – VCCRGB			mA	Max operating frequency
$I_{CCA}$	Power Supply Current – VCCA			mA	Max operating frequency
I <sub>CCDAC</sub>	Power Supply Current – VCCDAC			mA	Max operating frequency
I <sub>CCPLL1</sub>	Power Supply Current – VCCPLL1			mA	Max operating frequency
I <sub>CCPLL2</sub>	Power Supply Current – VCCPLL2			mA	Max operating frequency
I <sub>CCALPLL</sub>	Power Supply Current – VCCALPLL			mA	Max operating frequency
I <sub>CCALVDS</sub>	Power Supply Current – VCCALVDS			mA	Max operating frequency
I <sub>CCLVDS</sub>	Power Supply Current – VCCLVDS			mA	Max operating frequency
$P_{\mathrm{D}}$	Power Dissipation			W	Max operating frequency

## **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 19. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
5.0V Power	4.75	5.25	Volts
3.3V Power (I/O Pads, VCCQ for 2x transfer mode)	3.135	3.465	Volts
2.5V Power (Internal Logic)	2.375	2.625	Volts
1.5V Power (VCCQ for 4x transfer mode)	1.425	1.575	Volts
Case Temperature	0	85	оС

Drive strength for selected output pins is programmable. See Rx6D for details.





Table 20. AC Timing – CPU Interface

Signal	Setup	Hold	Min Delay	Max Delay	Unit
HD Bus	2.1	0.4	1.2	3.6	ns
HA Bus	2.1	0.4	1.2	3.3	ns
ADS#	2.1	0.4	1.2	3.3	ns
DBSY#	2.1	0.4	1.2	3.3	ns
DRDY#	2.1	0.4	1.2	3.3	ns
BNR#	2.1	0.4	1.2	3.3	ns
HIT#	2.1	0.4	1.2	3.3	ns
HITM#	2.1	0.4	1.2	3.3	ns
HLOCK#	2.1	0.4	_	_	ns
HREQ0#	2.1	0.4	_	-	ns
HREQ1#	2.1	0.4	1.2	3.3	ns
HREQ2#	2.1	0.4	1.2	3.3	ns
HREQ3#	2.1	0.4	_	_	ns
HREQ4#	2.1	0.4	_	_	ns
BPRI#	_	_	1.2	3.3	ns
DEFER#	_	_	1.2	3.3	ns
HTRDY#	_	_	1.2	3.3	ns
RS[2:0]#	_	_	1.2	3.3	ns

**Table 21. AC Timing – Memory Interface** 

	Rx6D[6:5] MD Bus			Weak Drive (Rx6D[4:0]=00000h)		Strong Drive (Rx6D[4:0]=11111h)		
Signal	Read Delay	Setup	Hold	Min Delay	Max Delay	Min Delay	Max Delay	Unit
MD Bus	00 (0.0 ns))	1.7	1.2	0.5	3.5	0.5	3.5	ns
MD Bus	01 (0.5 ns)	1.4	1.5	_	_	_	_	ns
MD Bus	10 (1.0 ns)	1.15	1.7	_	_	_	_	ns
MD Bus	11 (1.5 ns)	0.9	1.9	_	_	_	_	ns
MA Bus	_	_	_	1.0	4.5	1.0	3.5	ns
SRAS# Bus	_	_	_	1.0	4.5	1.0	3.5	ns
SCAS# Bus	_	_	_	1.0	4.5	1.0	3.5	ns
SWE# Bus	_	_	_	1.0	4.5	1.0	3.5	ns
CS# Bus	_	_	_	0.5	3.0	0.5	2.5	ns
DQM Bus	_	_	_	0.5	3.5	0.5	3.0	ns



### **MECHANICAL SPECIFICATIONS**




Figure 6. Mechanical Specifications - 552-Pin HSBGA Ball Grid Array Package with Heat Spreader