



Data Sheet

CN333 North Bridge with Integrated UniChrome Pro 3D / 2D Graphics

Controller

Preliminary Revision 0.74 September 20, 2004

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2004, VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2004, S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Trademark Notices:

VT8237 and CN333 may only be used to identify products of VIA Technologies.

C3[™] and PowerSaver[™] are registered trademarks of VIA Technologies.
Windows XP[™], Windows 2000[™], Windows ME[™], Windows 98[™] and Plug and Play[™] are registered trademarks of Microsoft Corporation.
PCI[™] is a registered trademark of the PCI Special Interest Group.
VESA[™] is a trademark of the Video Electronics Standards Association.
All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated Taiwan Office: 8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300 Fax: (510) 683-3301 or (510) 687-4654

Home Page: http://www.viatech.com

S3 Graphics Incorporated USA Office: 1045 Mission Court Fremont, CA 94539 USA Tel: (510) 687-4900

Tel: (510) 687-4900 Fax: (510) 687-4901

Home Page: http://www.s3graphics.com





REVISION HISTORY

Document Release	Date	Revision	Initials
0.6	7/16/04		SV
0.7	7/26/04	Updated the system block diagram	SV
		Removed video capture support	
0.71	7/29/04	Fixed figure 2	SV
		Updated VT1632 to VT1632A	
0.72	8/9/04	Fixed figure 2: removed DVP0 block	SV
0.73	8/23/04	Removed registered DIMM support	SV
0.74	9/20/04	Updated the south bridge to VT8237	SV
		Removed global motion compensation support in product feature	
		Updated D0 F3 Rx68[3:0], system block diagram and table 1	
		Updated register descriptions: removed D0 F0 Rx40-44, 4A-4D, 80-C3 and D1 Rx45	
		A Confidential Leading Confidence of the Confide	








TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	1
CN333 SYSTEM OVERVIEW	5
VIA C3 PROCESSOR INTERFACE	5
MEMORY CONTROLLER	
ULTRA V-LINK	
SYSTEM POWER MANAGEMENT	
3D GRAPHICS ENGINE	6
128-BIT 2D GRAPHICS ENGINE	6
MPEG Video Playback	
LCD AND DVI MONITOR SUPPORT	
DESKTOP MODES FOR SINGLE DISPLAY	8
PINOUTS	
PINOU I S PIN DIAGRAMS	
PIN DIAGRAMS	
PIN LISTS PIN DESCRIPTIONS	
PIN DESCRIPTIONSCPU Interface Pin Descriptions	
DDR SDRAM Memory Controller Pin Descriptions	13
Ultra V-Link Pin Descriptions	
CRT and Serial Bus Pin Descriptions	
Flat Panel Display Port (FPDP) Pin Descriptions	
Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions	
Compensation and Reference Voltage Pin Descriptions	20
Power Pin Descriptions	
Strap Pin Descriptions	
REGISTERS	23
REGISTER OVERVIEW	23
MISCELLANEOUS I/O	30
CONFIGURATION SPACE I/O	30
DEVICE 0 FUNCTION 0 REGISTERS - AGP	31
Device 0 Function 0 Header Registers	
AGP GART / Graphics Aperture DEVICE 0 FUNCTION 1 REGISTERS – ERROR REPORTING	
Device 0 Function 1 Header Registers	
Device 0 Function 1 Device-Specific Registers	
V-Link Error Reporting	
AGP Error Reporting	36





DEVICE 0 FUNCTION 2 REGISTERS – HOST CPU	
Device 0 Function 2 Header Registers	37
Device 0 Function 2 Device-Specific Registers	
Host CPU Control	
Host CPU AGTL+ I/O Control	
DEVICE 0 FUNCTION 3 REGISTERS - DRAM	43
Device 0 Function 3 Header Registers	
Device 0 Function 3 Device-Specific Registers	
DRAM Control	
ROM Shadow Control	
DRAM Above 4G Control	
UMA Control	
Graphics Control	
AGP Controller Interface Control	
DRAM Drive Control	
DEVICE 0 FUNCTION 4 REGISTERS – POWER MANAGEMENT	57
Device 0 Function 4 Header Registers	57
Device 0 Function 4 Device-Specific Registers	58
Power Management Control	58
BIOS Scratch	58
DEVICE 0 FUNCTION 7 REGISTERS - V-LINK	59
Device 0 Function 7 Header Registers	
Device 0 Function 7 Device-Specific Registers	
V-Link Control	60
PCI Bus Control	63
Graphics Aperture Control	65
V-Link CKG Control	65
V-Link Compensation / Drive Control	66
DRAM Above 4G Support	
DEVICE 1 REGISTERS – PCI-TO-PCI BRIDGE	
Device 1 Header Registers	67
Device 1 Device-Specific Registers	69
AGP Bus Control	69
ELECTRICAL SPECIFICATIONS	71
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	
MECHANICAL SPECIFICATIONS	72
1.1201111,10112 01 2011 1011110110	, / -





LIST OF FIGURES

FIGU	JRE 1.	SYSTEM BLOCK DIAGRAM	. 5
		INTEGRATED UNICHROME PRO GRAPHICS CONTROLLER INTERNAL BLOCK DIAGRAM	
FIGU	JRE 3.	BALL DIAGRAM (TOP VIEW) - FLAT PANEL / DIGITAL VIDEO OUTPUT	. 9
		GRAPHICS APERTURE ADDRESS TRANSLATION	
		MECHANICAL SPECIFICATIONS – 681-PIN HSBGA BALL GRID ARRAY PACKAGE WITH HEAT	
		SPREADER	
FIGI	JRE 6.	LEAD-FREE MECHANICAL SPECIFICATIONS – 681-PIN HSBGA BALL GRID ARRAY PACKAGE	
		WITH HEAT SPREADER	

LIST OF TABLES

TABLE 1. SUPPORTED CRT AND PANEL SCREEN RESOLUTIONS	8
TABLE 2. PIN LIST (LISTED BY PIN NUMBER)	10
TABLE 3. PIN LIST (LISTED BY PIN NAME)	11
TABLE 4. POWER, GROUND AND VOLTAGE REFERENCE PIN LIST	12



CN333 NORTH BRIDGE

133 / 100 MHz VIA C3 Front Side Bus Integrated UniChrome Pro 3D / 2D Graphics and Video Controllers Advanced DDR333 SDRAM Controller 1 GB / Sec Ultra V-Link Interface

PRODUCT FEATURES

• Defines Highly Integrated Solutions for Full Featured, Power Efficient PC Designs

- High Performance UMA North Bridge: Integrated VIA C3 North Bridge with 133 / 100 MHz FSB support and UniChrome Pro 3D / 2D Graphics and Video Controllers in a single chip
- Advanced memory controller supporting DDR 333 / 266 / 200 SDRAM
- Combines with VIA VT8235-CE / VT8237 South Bridge for integrated 10/100 LAN, Audio, ATA133 IDE, LPC, USB 2.0 and Serial ATA (VT8237)
- "Lead-Free" 31 x 31mm HSBGA (Ball Grid Array with Heat Spreader) package with 681 balls and 1mm ball pitch

High Performance CPU Interface

- Supports 133 / 100 MHz FSB VIA C3 processors
- Eight outstanding transactions (eight-level In-Order Queue (IOQ))
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions

Advanced High-Performance 64-Bit DDR SDRAM Controller

- Supports DDR333 / 266 memory types with 2.5V SSTL-2 DRAM interface
- Supports mixed 64 / 128 / 256 / 512 / 1024Mb DDR SDRAMs in x8 and x16 configurations
- Supports CL 2 / 2.5 for DDR266 / 333
- Supports 2 unbuffered double-sided DIMMs and up to 4 GBytes of physical memory
- Programmable timing / drive for memory address, data and control signals
- DRAM interface pseudo-synchronous with host CPU for optimal memory performance
- Concurrent CPU, internal graphics controller and V-Link access for minimum memory access latency
- Rank interleave and up to 16-bank page interleave (i.e., 16 pages open simultaneously) based on LRU to effectively reduce memory access latency
- Seamless DRAM command scheduling for maximum DRAM bus utilization
 - (e.g., precharge other banks while accessing the current bank)
- CPU Read-Around-Write capability for non-stalled operation
- Speculative DRAM read before snoop result to reduce PCI master memory read latency
- Supports Burst Read and Write operations with burst length of 4 or 8
- Eight cache lines (64 quadwords) of integrated CPU-to-DRAM write buffers and eight separate cache lines of CPU-to-DRAM read prefetch buffers
- Optional dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports self-refresh and CAS-before-RAS DRAM refresh with staggered RAS timing

• High Bandwidth 1 GB / Sec 16-Bit "Ultra V-Link" Host Controller

- Supports 66 MHz, 4x and 8x transfer modes, Ultra V-Link Host interface with 1 GB / Sec total bandwidth
- Full duplex transfers with separate command / strobe for 4x and 8x modes
- Request / Data split transaction
- Transaction assurance for V-Link Host-to-Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to minimize data wait-states, throttle transfer latency and avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead



Advanced System Power Management Support

- ACPI 2.0 and PCI Bus Power Management 1.1 compliant
- Supports Suspend-to-DRAM (STR) and DRAM self-refresh
- Supports dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports SMI, SMM and STPCLK mechanisms
- Supports VIA PowerSaver™ Technology
- Low-leakage I/O pads

Integrated Graphics with 2D / 3D / Video Controllers

- Optimized Unified Memory Architecture (UMA)
- Supports 16 / 32 / 64 MB Frame Buffer sizes
- 200 MHz Graphics Engine Clock
- Two independent 128-bit data paths between North Bridge and graphics core to improve video performance, one for frame buffer access and one for texture / command access
- PCI v2.2 Host Bus compliant
- AGP v3.0 compliant

2D Acceleration

- 128-bit 2D graphics engine
- Hardware 2D rotation
- Supports ROP3, 256 operations
- Supports 8bpp, 15/16bpp and 32bpp color depth modes
- BitBLT (Bit BLock Transfer) functions including alpha BLTs
- True-color hardware cursor (64x64x32bpp) with 256-level blending effect
- Color expansion, source Color Key and destination Color Key
- Bresenham line drawing / style line function
- Transparency mode
- Window clipping
- Text function

3D Acceleration

3D Graphics Processor

- 128-bit 3D graphics engine
- Dual pixel rendering pipes and dual texture units
- Floating-point setup engine
- Internal full 32-bit ARGB format for high rendering quality
- 8K Texture Cache

Capability

- Supports ROP2
- Supports various texture formats including 16/32bpp ARGB, 8bpp Palletized (ARGB), YUV 422/420 and compressed texture (DXTC)
- Texture sizes up to 2048x2048 with Microsoft DirectX texture compression
- High quality texture filter for Nearest, Linear, Bi-linear, Tri-linear and Anisotropic modes
- Flat and Gouraud shading
- Vertex Fog and Fog Table
- Z-Bias, LOD-Bias, Polygon offset, Edge Anti-aliasing and Alpha Blending
- Bump mapping and cubic mapping
- Hardware back-face culling
- Specular lighting

Performance

- Two textures per pass
- Triangle rate up to 4.5 million triangles per second
- Pixel rate up to 200 million pixels per second for 2 textures each
- Texel bilinear fill rate up to 400 million texels per second
- High quality dithering



Video Acceleration

High Quality Video Processor

- RGB555, RGB565, RGB8888 and YUV422 video playback formats
- High quality 5-tap horizontal and 5-tap vertical scaler (up or down) for both horizontal and vertical scaling(linear interpolation for horizontal and vertical p-scaling and filtering for horizontal and vertical down-scaling)
- Independent graphics and video gamma tables
- 2 sets of Color and Chroma Key support
- Color enhancement for contrast, hue, saturation and brightness
- Display rotation in clockwise and counter-clockwise directions
- Bob, Weave, Median-filter and Adaptive de-interlacing modes
- 3:2 / 2:2 pull-down detection
- De-blocking mode support
- Combining of many special effects such as filter, scaling up or down, sub-picture blending, de-interlacing and deblocking to one pass process
- Tear-free double / triple buffer flipping
- Input video vertical blanking or line interrupt
- Video gamma correction

Video Overlay Engine

- Simultaneous graphics video playback overlay
- Supports video window overlays
- Supports 16 operations for Color and Chroma Key
- Hardware sub-picture blending

MPEG Video Playback

- MPEG-2 hardware VLD (Various Length Decode), iDCT, and motion compensation for full speed DVD and MPEG-2 playback at full D1 resolution
- High quality DVD and streaming video playback
- Video auto-flipping
- Hardware DVD sub-picture blending

DuoView+TM Dual Image Capability

- WinXP, WinME and Win98 multi-monitor, extended desktop support
- Two independent display engines, each of which can display completely different information at different resolutions, pixel depths and refresh rates (supports different images on different displays simultaneously)
- CRT, FPD and DVI monitor refresh rates are independently programmable for optimum image quality
- Improved display flexibility with simultaneous FPD / CRT, FPD, FPD / DVI and other combined operations

Full Software Support

- Microsoft DirectX 7.0, 8.0 and 9.0 compatible
- Microsoft DirectX Texture Compression (DXTC / S3TC)
- Supports OpenGLTM
- Drivers for major operating systems and APIs: Windows[®] 9x/ME, Windows 2000, Windows XP, Direct3D™, DirectDraw™, DirectShow™ and OpenGL™ ICD for Windows 9x/ME and XP
- Windows NT 4.0 Standard VGA driver





• Extensive Display Support for External Video Output

- CRT display interface
- 12-bit Digital Video Port with support for external DVI transmitter
- 24-bit / Dual 12-Bit FPD interface to external LVDS transmitter

CRT Display

- CRT display interface with 24-bit true-color RAMDAC up to 300 MHz pixel rate with gamma correction capability
- Supports CRT resolutions up to 1920 x 1440

12-Bit DVI Transmitter Interface

- 1.5V low-swing interface supports external DVI transmitter for a driving a DVI monitor
- Double-data-rate data transfer with clock rates up to 165 MHz
- Built-in digital phase adjuster to fine-tune signal timing between clock and data bus

24-Bit Flat Panel Display (FPD) Interface

- Supports 18/24-bit FPD interface with external LVDS transmitter chip using single or double-data rate data transfer
- Supports panel resolutions up to 1600x1200

Dual 12-Bit Flat Panel Display (FPD) Interface

- Alternate operating mode of FPD interface with external LVDS transmitters
- Single or separate sets of clock and sync signals
- Supports panel resolutions up to 1600x1200

• Advanced Graphics Power Management Support

- Built-in reference voltage generator and monitor sense circuits
- Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down
- External I/O signal controls enabling of graphics accelerator into standby / suspend-off state
- Dynamic clock gating for inactive functions to achieve maximum power saving.
- I²C Serial Bus and DDC / E-DDC Monitor Communications for Plug-and-Play configuration



CN333 SYSTEM OVERVIEW

The CN333 is a high performance, cost-effective and energy efficient UMA North Bridge with integrated UniChrome Pro graphics / video controller used for the implementation of mobile and desktop personal computer systems with 133 / 100 MHz CPU host bus ("Front Side Bus") based on VIA C3 processors.




Figure 1. System Block Diagram

The complete chipset consists of the CN333 North Bridge and the VT8237 V-Link South Bridge. The CN333 integrates VIA's most advanced system controller with a high-performance UniChrome Pro 3D / 2D graphics / video controller plus flat panel and DVI monitor. The CN333 provides superior performance between the CPU, DRAM, V-Link and integrated graphics controller with pipelined, burst and concurrent operation. The VT8237 is a highly integrated peripheral controller which includes V-Link-to-PCI / V-Link-to-LPC controllers, Ultra DMA IDE controller, USB2.0 host controller, 10/100Mb networking MAC, AC97 and system power management controllers.

VIA C3 Processor Interface

The CN333 supports 133 / 100 MHz FSB VIA C3 processors and implements an eight-deep In-Order-Queue. VIA PowerSaver technology is supported for VIA Antaur processors to reduce system power consumption while sustaining high processing power.

Memory Controller

The CN333 SDRAM controller supports up to two double-sided DDR333 / 266 DIMMs for 4 GB maximum physical memory. The DDR DRAM interface allows zero-wait-state data transfer bursting between the DRAM and the memory controller's data buffers. The different banks of DRAM can be composed of an arbitrary mixture of 64 / 128 / 256 / 512 / 1024Mb DRAMs in x8 or x16 configurations. The DRAM controller can run either synchronous or pseudo-synchronous with the host CPU bus.



Ultra V-Link

The CN333 North Bridge interfaces to the South Bridge through a high speed (up to 1 GB / Sec) 8x, 66 MHz Data Transfer interconnect bus called "Ultra V-Link". Deep pre-fetch and post-write buffers are included to allow for concurrent CPU and V-Link operation. The combined CN333 North Bridge and VT8237 South Bridge system supports enhanced PCI bus commands such as "Memory-Read-Line", "Memory-Read-Multiple" and "Memory-Write-Invalid" commands to minimize snoop overhead. In addition, advanced features are supported such as CPU write-back forward to PCI master and CPU write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

System Power Management

For sophisticated power management, the CN333 supports dynamic CKE control to minimize DDR SDRAM power consumption during normal system state (S0). A separate suspend-well plane is implemented for the memory control logic for the Suspend-to-DRAM state. VIA PowerSaverTM Technology is supported to minimize CPU power consumption while sustaining processing power. The CN333 graphics accelerator implements automatic clock gating for each graphics engine to achieve power saving, moving to standby or suspend states to further reduce power consumption when idle. Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down are supported. Coupled with the VT8237 South Bridge chip, a complete power conscious PC main board can be implemented with no external glue logic.

3D Graphics Engine

Featuring an integrated 128-bit 3D graphics engine, the CN333 North Bridge utilizes a highly pipelined architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including two pixel rendering pipes, single-pass multitexturing, bump and cubic mapping, texture compression, edge anti-aliasing, vertex fog and fog table, hardware back-face culling, specular lighting, anisotropic filtering and an 8-bit stencil buffer. The chip also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. Image quality is further enhanced with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. The advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

128-bit 2D Graphics Engine

The CN333 North Bridge's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. The enhanced 2D architecture with direct access frame buffer capability optimizes UMA performance and provides acceleration of all color depths.

MPEG Video Playback

The CN333 North Bridge provides the ideal architecture for high quality MPEG-2 based video applications. For MPEG playback, the integrated video accelerator offloads the CPU by performing planar-to-packed format conversion and motion video compensation tasks, while the enhanced scaling algorithm delivers incredible full-screen video playback.




Figure 2. Integrated UniChrome Pro Graphics Controller Internal Block Diagram

LCD and DVI Monitor Support

The CN333 provides two "Digital Video Port" interfaces: FPDP and GDVP1. The Flat Panel Display Port (FPDP) implements a 24-bit / dual 12-bit interface which is designed to drive a Flat Panel Display via an external LVDS transmitter chip (such as the VIA VT1631 or NSC DS90C387R). The CN333 can be connected to the external LVDS transmitter chip in either 24-bit or dual-12-bit modes. A wide variety of LCD panels are supported including VGA, SVGA, XGA, SXGA+ and up to UXGA-resolution TFT color panels, in either SDR (1 pixel / clock) or DDR (2 pixels / clock) modes. UXGA and higher resolutions require dual-edge data transfer (DDR) mode which is supported by the VIA VT1631 LVDS transmitter chip. Digital Video Port 1 (GDVP1) is used to drive a DVI monitor via an external DVI transmitter chip (such as the VIA VT1632A).

The flexible display configurations of the CN333 allow support of a flat panel (LVDS interface) or flat panel monitor (DVI interface) and CRT display at the same time. Internally the CN333 North Bridge provides two separate display engines, so if two display devices are connected, each can display completely different information at different resolutions, pixel depths and refresh rates. If more than two display devices are connected, the additional displays must have the same resolution, pixel depth and refresh rate as one of the first two. The maximum display resolutions supported for one display device are listed in the table below. If more than one display is implemented (i.e., if both display engines are functioning at the same time), then available memory bandwidth may limit the display resolutions supported on one or both displays. This will be dependent on many factors including primarily clock rates and memory speeds (contact VIA for additional information).



Desktop Modes for Single Display

			CRT Ma	ximum I	Refresh	
Resolution	Врр	60	75	85	100	120
	8		V	V	$\sqrt{}$	V
640x480	16	$\sqrt{}$	$\sqrt{}$	\checkmark	$\sqrt{}$	$\sqrt{}$
	32	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
	8	$\sqrt{}$	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
800x600	16	√	√	√	√	√
	32	√	√	√	√	√
	8	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	
1024x768	16	$\sqrt{}$	√	1	1	
	32	√	√	1	1	
	8	$\sqrt{}$	$\sqrt{}$	V		
1280x1024	16	$\sqrt{}$	√	0.10		
	32	√	1	1		
	8	$\sqrt{}$		Y		
1400x1050	16	√	108		, 7	
	32	V		K		
	8	1	√	1		
1600x1200	16	1	1	1	2	
	32	1	$\sqrt{1}$	$\sqrt{2}$		
	8	1		4		
1920x1440	16	√	V		Y	
	32	V	1			

Table 1. Supported CRT and Panel Screen Resolutions

Key for Desktop Mode

 $\sqrt{}$ = Supported: Mode available and Overlay available

 $\sqrt{1}$ = Supported, but DDR266: Mode available, overlay not available.

 $\sqrt{2}$ = Supported, but DDR266: Mode not available, overlay not available.

Note: LCD Single Display modes follow the 60Hz refresh column.



PIN	OUT	S		<u>Pin</u>	Diag	rams	_	Figu	ıre 3.	Ball	_		_				_	tal Vi	deo C	Outpu	t									
Key	1	2	3	4	5	6	7	8	9	10		12	13	14			17	18	19	20	21	22	23		25	26	27	28	29	30
A			HD 28#	HD 29#	HD 25#	HD 26#	HD 16#	HD 13#			GND	HD 5#	HD 15#	GND	HA 23#	HA 19#	GND			HA 11#	BNR#	NC	GND	DE FER#	HREQ 0#	GND	D RDY#	ADS#	GND	
В		HD 34#	GND	HD 31#	GND	HD 24#	HD 19#	GND			HD 10#	HD 17#	HD 4#	NC	HA 30#	HA 31#	HA 15#			GND	HA 4#	NC	B PRI#	HREQ 2#	HIT M#	D BSY#	RS2#	NC		•
C	HD 43#	HD 38#	HD 22#	NC	HD 32#	NC	NC	HD 20#	HD 11#	HD 12#	NC	HD 8#	HD 6#	HA 29#	HA 27#	HA 22#	HA 10#	HA 13#	HA 3#	HA 9#	HA 8#	HREQ 1#	HREQ 4#	NC	RS1#	RS0#	BREQ 0#	NC		_
D	HD 37#	GND	HD 27#		GND	HD 33#	HD 21#	HD 30#	HD 14#	HD 18#	GND	HD 9#	HD 0#	GND	HA 20#	CPU RST#	GND	HA 12#	HA 5#	HA 6#	NC	HA 7#	GND	HREQ 3#	HT RDY#	GND	NC		GND	
E	NC	HD 39#	HD 36#			NC	HD 23#	GND	HD 2#		NC	NC	HD 1#	HA 26#	HA 24#	HA 21#	HA 28#	HA 16#	NC	GND		HA 14#	E	H LOCK#	HIT#					GND
F	HD 42#	NC	HD 45#	HD 44#	HD 47#		HD 35#	HD 7#	HD 3#		_		HR COMP	HA 18#	HA 17#	HA 25#	GND	HA VREF0		HA VREF1			F				TEST IN#	DFT IN#	M CLKI	M CLKO
G	HD 51#	GND	HD 49#	HD 41#	GND			GND		HD VREF0			HD VREF1	HCOMP VREF	GTL VREF	GND							G				GNDA MCK	VCCA3 MCK	GND	MD 0
Н	HD 63#	HD 57#	HD 55#	HD 59#	HD 48#	HD 40#	7	Н8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	H23	24	25	MEM VREF0	MD 4	MD 5	GND	MD 1
J	HD 46#	NC	NC	HD 52#	NC		HD VREF3	J	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	J			GND	MD 6	MD 2	DQS 0#	DQM 0
K	HD 53#	GND	HD 54#	HD 58#	GND	HD 50#	HD VREF2	K	VCC 15	VTT	VTT	VTT	VTT	VTT	VTT	VTT	VTT	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC 15	K				CKE 3	CKE 1	MD 3	MD 7
L	HD 62#	HD 56#	HD 61#	NC		HD 60#		L	VCC 15	VTT	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	L		MEM VREF1	GND	MD 9	MD 12	GND	MD 8
M	VCCA3 HCK		VCCA33 GCK	VCCA33 HCK2	GNDA HCK2	GNDA GCK		M	VCC 15	VTT	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	M			CKE 0	CKE 2	DQM 1	DQS 1#	MD 13
N	VCCA1 PLL3			GNDA PLL1	H CLK+	H CLK-	T CLK	N	VCC 15	VTT	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	N				MA 12	MA 11	MD 15	MD 14
P		DISP CLKI	DISP CLKO	VCCA15 PLL2	5 GNDA PLL2	G CLK	XIN	P	VCC 15	VTT	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	P			GND	MD 20	MD 11	GND	MD 10
R				VCCA33 DAC1	3 GNDA DAC1			R	VCC 15	VCC33 GFX	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	R		MEM VREF2	MA 9	MA 7	MD 21	MD 17	MD 16
Т	AB	AG	AR	GNDA DAC2				T	VCC 15	VCC33 GFX	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	T				MA 5	MA 8	DQM 2	DQS 2#
U				VCCA3. DAC2	3 GNDA DAC3	NC	NC	U	VCC 15	VCC33 GFX	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	U			GND	MD 19	MD 22	GND	MD 18
V	H SYNO	V SYNC	SP DAT2	R SET	INTA#	NC		V	VCC 15	VCC15 AGP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	V			MA 4	MA 6	MD 28	MD 24	MD 23
W		SP CLK2	NC	NC	NC			\mathbf{W}_{-}	VCC 15	VCC15 AGP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC25 MEM	VCC 15	W		MEM VREF3	MA 2	MA 3	MD 29	DQS 3#	MD 25
Y		NC	NC	NC	NC			Y	VCC 15	VCC15 AGP	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VCC MEM25	VCC 15	Y		MA 0	GND	MD 30	MD 26	GND	DQM 3
AA		NC	NC	NC	NC			AA	VCC 15	VCC15 AGP	VCC15 AGP	VCC15 AGP	VCC15 AGP	VCC15 VL	VCC15 VL	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC25 MEM	VCC 15	AA			MA 1	MD 33	MD 32	MD 31	MD 27
AB		NC	NC	NC	NC			AB	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	GND	AB			BA 0	BA 1	MA 10	MD 37	MD 36
AC	NC	GND	NC	NC	GND	6	7	AC8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	AC23	24	MEM VREF4	GND	MD 34	DQM 4	GND	DQS 4#
AD	NC	NC	SBDDC DAT	SBDDC CLK	ENA VEE	AGP VREF1		AD					\vee							_			AD				MD 35	MD 39	MD 38	
AE	AGP COMP	AGP P COMPN	FP CLK#	ENA VDD	ENA BLT	NC	FP CLK	FP D13	FP HS	FP1 VS	FP D10	FP D20	AGP VREF0	VL COMPP	VL VREF						AGP BUSY#	MEM VREF5	AE	_			MD 40	MD 44		Į.
AF	GDVP DE	1 GND	GDVP1 VS	GDVP1 D0	GND	NC	FP DE	GND	FP1 CLK#	FP1 DET	GND	FP D7	FP D9	V PAR	VD 4	DN STB+	DN STB–	VD 3	VD 7	GND	VSUS 15		GND		S WE#	GND	MD 45	MD 41	GND	DQS 5#
AG	GDVP HS	1 GDVP1 D2	GDVP1 D1	GDVP1 D5	NC	NC	FP D17	FP1 DE	FP D23	FP D22	FP D11	FP1 CLK	NC	GND	VD 1	V BE#	GND	DN CMD	UP CMD	VD 14	PWR OK		CS 3#	MD 61	CS 2#	S CAS#	S RAS#	MD 46	DQM 5	MD 42
AH	GDVP D3	1 GDVP1 CLK#	GDVP1 D6	GDVP1 D7	GDVP1 D10	GDVP1 D11	FP D18	SBPL CLK	SBPL DAT	FP D1	FP D2	FP D6	NC	VD 8	VD 5	VD 0	UP STB+	VD 2	VD 6	VD 11	RE SET#	MD 59	MA 13	MD 57	CS 1#	CS 0#	MD 54	MD 48	MD 43	MD 47
AJ	GDVP CLK	1 GND	GDVP1 D9	FP DET	GND	FP D14	FP VS	GND	FP D21	FP D3	GND	FP D5	VD 12	VD 9			UP STB–			GND	SUS ST#	MD 63	GND	DQS 7#	MD 60	GND	MD 50	MD 52	GND	MD 49
AK	GDVP D8	1 GDVP1 DET	GDVP1 D4	FP D12	FP D15	FP D16	FP D19	NC	FP D00	FP1 HS	FP D4	FP D8	VD 13	GND			GND			VD 10	VD 15	MD 58	MD 62	DQM 7	MD 56	MD 51	MD 55	DQS 6#	DQM 6	MD 53
AK				D12	D15			INC			D4	D8	13	GND			GND			10				Ž			55	6 #	6	53





Pin Lists

Table 2. Pin List (Listed by Pin Number)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
A03	Ю	HD28#	D03	Ю	HD27#	J01	Ю	HD46#	V05	О	INTA#	AE10	О	FP1VS	AH13	_	NC
A04	Ю	HD29#	D06	IO	HD33#	J02	_	NC	V06	_	NC	AE11	О	FPD10	AH14	Ю	VD08
A05	Ю	HD25#	D07	IO	HD21#	J03	_	NC	V26	O	MA04	AE12	О	FPD20	AH15	Ю	VD05
A06	Ю	HD26#	D08	IO	HD30#	J04	IO	HD52#	V27	O	MA06	AE14		VLCOMPP	AH16	Ю	VD00
A07	Ю	HD16#	D09	IO	HD14#	J05	_	NC	V28	IO	MD28	AE21	O	AGPBUSY#	AH17	I	UPSTB+
A08	IO	HD13#	D10	IO	HD18#	J27	IO	MD06	V29	IO		AE27	_	MD40	AH18	IO	VD02
A12	IO	HD05#	D12	IO	HD09#	J28	IO	MD02	V30		MD23	AE28		MD44	AH19	IO	VD06
A13	IO	HD15#	D13	IO	HD00#	J29	IO	DQS0#	W02	Ю	SPCLK2	AF01	0	GDVP1DE	AH20	IO	VD11
A15	IO	HA23# HA19#	D15	IO O	HA20# CPURST#	J30 K01	O IO	DQM0 HD53#	W03 W04	_	NC NC	AF03	0	GDVP1VS	AH21 AH22	I IO	RESET# MD59
A16 A20	IO IO	ПА19# HA11#	D16 D18	Ю	HA12#	K01	IO	HD54#	W04 W05	_	NC NC	AF04 AF06	О	GDVP1D00 NC	AH23	O	MA13
A21	IO	BNR#	D19	IO	HA05#	K04	IO	HD58#	W26	o	MA02	AF07	o	FPDE	AH24	Ю	MD57
A22	-	NC	D20	IO	HA06#	K06	IO	HD50#	W27	ŏ	MA03	AF09		FP1CLK#	AH25	O	CS1#
A24	Ю	DEFER#	D21	-	NC	K27	0	CKE3	W28	Ю	MD29	AF10		FP1DET	AH26	ŏ	CS0#
A25	Ю	HREQ0#	D22	Ю	HA07#	K28	Ö	CKE1	W29		DQS3#	AF12		FPD07	AH27	IO	MD54
A27	Ю	DRDY#	D24	Ю	HREQ3#	K29	Ю	MD03	W30		MD25	AF13	0	FPD09	AH28	Ю	MD48
A28	Ю	ADS#	D25	Ю	HTRDY#	K30	Ю	MD07	Y02	_	NC	AF14	Ю	VPAR	AH29	Ю	MD43
B02	Ю	HD34#	D27	_	NC	L01	Ю	HD62#	Y03	_	NC	AF15	Ю	VD04	AH30	Ю	MD47
B04	Ю	HD31#	E01	_	NC	L02	Ю	HD56#	Y04	-	NC	AF16	О	DNSTB+	AJ01	O	GDVP1CLK
B06	Ю	HD24#	E02	IO	HD39#	L03	Ю	HD61#	Y05	-	NC	AF17	О	DNSTB-	AJ03	O	GDVP1D09
B07	IO	HD19#	E03	IO	HD36#	L04	_	NC	Y25	O	MA00	AF18	Ю	VD03	AJ04	I	FPDET
B11	Ю	HD10#	E06	_	NC	L06	Ю	HD60#	Y27	Ю	MD30	AF19		VD07	AJ06	O	FPD14
B12	IO	HD17#	E07	Ю	HD23#	L27	IO	MD09	Y28			AF25	O	SWE#	AJ07	O	FPVS
B13	Ю	HD04#	E09	IO	HD02#	L28	IO	MD12	Y30	0	DQM3	AF27	IO	MD45	AJ09	O	FPD21
B14	-	NC	E11	_	NC	L30	IO	MD08	AA02		NC	AF28			AJ10	0	FPD03
B15	IO	HA30#	E12	_	NC	M26	O	CKE0	AA03	4	NC	AF30		DQS5#	AJ12	0	FPD05
B16	IO	HA31#	E13	IO	HD01#	M27	0	CKE2	AA04	7	NC NC	AG01	0	GDVP1HS	AJ13	IO	VD12
B17	IO	HA15#	E14	IO	HA26#	M28	O	DQM1	AA05	_	NC	AG02	0	GDVP1D02	AJ14	IO	VD09
B21 B22	IO	HA04# NC	E15 E16	IO IO	HA24# HA21#	M29 M30	IO IO	DQS1# MD13	AA26 AA27	O IO	MA01 MD33	AG03 AG04	0	GDVP1D01 GDVP1D05	AJ17 AJ21	I	UPSTB– SUSST#
B23	IO	BPRI#	E10 E17	IO	HA21#	N05	I	HCLK+	AA28		MD32	AG04 AG05		NC	AJ21 AJ22	IO	MD63
B23	IO	HREQ2#	E17	IO	HA16#	N05	I.	HCLK-	AA29		MD31	AG06		NC NC	AJ24	IO	DQS7#
B25	I	HITM#	E19	-	NC	N07	I	TCLK	AA30		MD27	AG07	0	FPD17/	AJ25	IO	MD60
B26	Ю	DBSY#	E22	Ю	HA14#	N27	0	MA12	AB02	7	NC	AG08		FP1DE	AJ27	IO	MD50
B27	Ю	RS2#	E24	I	HLOCK#	N28	O.	MA11	AB03	Ź	NC	AG09		FPD23/	AJ28	IO	MD52
B28	_	NC	E25	Ю	HIT#	N29	IO	MD15	AB04	_	NC	AG10	0	FPD22/	AJ30	Ю	MD49
C01	Ю	HD43#	F01	Ю	HD42#	N30	Ю	MD14	AB05	_	NC NC	AG11	О	FPD11	AK01	О	GDVP1D08
C02	Ю	HD38#	F02	_	NC	P02	I	DISPCLKI	AB26	О	BA0	AG12	О	FP1CLK	AK02	I	GDVP1DET
C03	Ю	HD22#	F03	Ю	HD45#	P03	О	DISPCLKO	AB27	04	BA1	AG13	_	NC	AK03	О	GDVP1D04
C04	_	NC	F04	Ю	HD44#	P06	I	GCLK	AB28	O	MA10	AG15	Ю	VD01	AK04	O	FPD12
C05	Ю	HD32#	F05	IO	HD47#	P07	I	XIN	AB29	Ю	MD37	AG16	Ю	VBE#	AK05	O	FPD15
C06	-	NC	F07	IO	HD35#	P27	IO	MD20	AB30		MD36	AG18	О	DNCMD	AK06	O	FPD16
C07	_	NC	F08	IO	HD07#	P28	Ю	MD11	AC01	7	NC	AG19	I	UPCMD	AK07	O	FPD19
C08	Ю	HD20#	F09	IO	HD03#	P30	IO	MD10	AC03	_	NC	AG20	Ю	VD14	AK08	-	NC
C09	IO	HD11#	F13	AI	HRCOMP	R26	0	MA09	AC04	-	NC	AG21	I	PWROK	AK09	-	FPD00
C10		HD12#	F14	IO	HA18#	R27	O	MA07	AC27		MD34	AG23		CS3#	AK10		FP1HS
C11	-	NC	F15	IO	HA17#	R28		MD21	AC28		DQM4	AG24		MD61	AK11		FPD04
C12	IO	HD08#	F16	IO	HA25#	R29	IO	MD17	AC30		DQS4#	AG25	0	CS2# SCAS#	AK12		FPD08
C13 C14	IO IO	HD06# HA29#	F27 F28	I I	TESTIN# DFTIN#	R30 T01	IO AO	MD16 AB	AD01 AD02	_	NC NC	AG26 AG27		SCAS# SRAS#	AK13 AK20		VD13 VD10
C14	IO	HA29# HA27#	F28 F29	I	MCLKI	T02		AG	AD02 AD03		SBDDCDAT	AG27 AG28		MD46	AK20 AK21		VD10 VD15
C16	IO	HA22#	F30	O	MCLKI	T03		AR	AD03		SBDDCDAT	AG29		DQM5	AK21 AK22		MD58
C17	IO	HA10#	G01	IO	HD51#	T27	0	MA05	AD04 AD05		ENAVEE	AG30		MD42	AK23		MD62
C18	Ю	HA13#	G03	IO	HD49#	T28	o	MA08	AD03		MD35	AH01		GDVP1D03	AK24		DQM7
C19	IO	HA03#	G03	IO	HD41#	T29	Ö	DQM2	AD28		MD39	AH02		GDVP1CLK#			MD56
C20	IO	HA09#	G30	IO	MD00	T30	Ю	DQS2#	AD29		MD38	AH03		GDVP1D06	AK26		MD51
C21	IO	HA08#	H01	IO	HD63#	U06	-	NC	AE01		AGPPCMP	AH04		GDVP1D07	AK27		MD55
C22	IO	HREQ1#	H02	IO	HD57#	U07	_	NC	AE02		AGPNCMP	AH05		GDVP1D10	AK28		DQS6#
C23	Ю	HREQ4#	H03	Ю	HD55#	U27	Ю	MD19	AE03		FPCLK#	AH06		GDVP1D11	AK29		DQM6
C24	_	NC	H04	Ю	HD59#	U28	Ю	MD22	AE04		ENAVDD	AH07		FPD18	AK30		MD53
C25	Ю	RS1#	H05	Ю	HD48#	U30	Ю	MD18	AE05	О	ENABLT	AH08	Ю	SBPLCLK			
C26	Ю	RS0#	H06	Ю	HD40#	V01	О	HSYNC	AE06	_	NC	AH09		SBPLDAT			
C27	O	BREQ0#	H27	IO	MD04	V02	О	VSYNC	AE07		FPCLK	AH10		FPD01			
C28	_	NC	H28	IO	MD05	V03	Ю	SPDAT2	AE08		FPD13	AH11		FPD02			
D01	IO	HD37#	H30	IO	MD01	V04	ΑI	RSET	AE09	О	FPHS	AH12	О	FPD06			



Table 3. Pin List (Listed by Pin Name)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
T01	AO	AB	AK12	О	FPD08	C14	IO	HA29#	L06	Ю	HD60#	AA27	Ю	MD33	AA04	-	NC
A28	Ю	ADS#	AF13	О	FPD09	B15	IO	HA30#	L03	Ю	HD61#	AC27	Ю	MD34	AA05	_	NC
T02	AO	AG	AE11	О	FPD10	B16	IO	HA31#	L01	Ю	HD62#	AD27	Ю	MD35	AB04	_	NC
AE21	О	AGPBUSY#	AG11	О	FPD11	N05	I	HCLK+	H01	Ю	HD63#	AB30	Ю	MD36	AB05	_	NC
AE02	ΑI	AGPCOMPN	AK04	О	FPD12	N06	I	HCLK-	E25	Ю	HIT#	AB29	Ю	MD37	AC01	_	NC
AE01	ΑI	AGPCOMPP	AE08	О	FPD13	D13	IO	HD00#	B25	I	HITM#	AD29	Ю	MD38	AC03	_	NC
T03	AO	AR	AJ06	О	FPD14	E13	IO	HD01#	E24	I	HLOCK#	AD28	Ю	MD39	AC04	_	NC
AB26	О	BA0	AK05	О	FPD15	E09	IO	HD02#	F13	ΑI	HRCOMP	AE27	Ю	MD40	AD01	_	NC
AB27	O	BA1	AK06	О	FPD16	F09	IO	HD03#	A25	Ю	HREQ0#	AF28	Ю	MD41	AD02	_	NC
A21	IO	BNR#	AG07	О	FPD17	B13	IO	HD04#	C22	IO	HREQ1#	AG30		MD42	AE06	_	NC
B23	Ю	BPRI#	AH07	О	FPD18	A12	IO	HD05#	B24	IO	HREQ2#	AH29		MD43	AF06	-	NC
C27	O	BREQ0#	AK07	О	FPD19	C13	IO	HD06#	D24	Ю	HREQ3#	AE28	Ю		AG05	-	NC
M26	О	CKE0	AE12	О	FPD20	F08	IO	HD07#	C23	IO	HREQ4#	AF27		MD45	AG06	_	NC
K28	O	CKE1	AJ09		FPD21	C12	IO	HD08#	V01	0	HSYNC	AG28		MD46	AG13	-	NC
M27	O	CKE2	AG10	O	FPD22	D12	IO	HD09#	D25	IO	HTRDY#	AH30		MD47	AH13	_	NC
K27	O	CKE3	AG09		FPD23	B11	IO	HD10#	V05	0	INTA#	AH28	IO		AK08	-	NC
D16	O	CPURST#	AF07		FPDE	C09	IO	HD11#	Y25	O	MA00	AJ30	P .	MD49	AG21	I	PWROK
AH26	O	CS0#	AJ04	I	FPDET	C10	IO	HD12#	AA26	O	MA01	AJ27		MD50	AH21	I	RESET#
AH25	0	CS1#	AE09		FPHS	A08	IO	HD13#	W26	O	MA02	AK26		MD51	C26	IO	RS0#
AG25	0	CS2#	AJ07		FPVS	D09	IO	HD14#	W27	O	MA03	AJ28		MD52	C25	IO	RS1#
AG23	0	CS3#	P06	I	GCLK	A13	IO	HD15#	V26	0	MA04	AK30			B27		RS2#
B26	IO	DBSY#	AJ01	0	GDVP1CLK	A07	IO	HD16#	T27	0	MA05	AH27		MD54	V04	AI	RSET
A24	IO	DEFER#	AH02	0	GDVP1CLK#	B12	IO	HD17#	V27	0	MA06	AK27		MD55	AD03		SBDDCDAT
F28	I	DFTIN#	AF04	0	GDVP1D00	D10	IO	HD18#	R27	0	MA07	AK25			AD04		SBDDCCLK
P02	I	DISPCLKI	AG03	0	GDVP1D01	B07	IO	HD19#	T28		MA08	AH24		MD57	AH08		
P03	0	DISPCLKO	AG02	0	GDVP1D02	C08	IO	HD20#	R26	0	MA09	AK22			AH09		SBPLDAT
AG18	0	DNCMD	AH01	0	GDVP1D03	D07	IO	HD21#	AB28	0	MA10	AH22	IO		AG26		SCAS#
AF16	0	DNSTB+ DNSTB-	AK03 AG04	0	GDVP1D04 GDVP1D05	C03 E07	IO	HD22# HD23#	N28 N27	2	MA11	AJ25 AG24		MD60 MD61	AB02 W02	– IO	NC SPCLK2
AF17	0	DOM0	AH03	0	GDVP1D03 GDVP1D06		IO IO	HD24#		0	MA12	AK23	IO		AB03		NC NC
J30 M28	0	DQM0 DQM1	AH04	o	GDVP1D06 GDVP1D07	B06 A05	IO	HD25#	AH23 F29	I	MA13 MCLKI	AJ22		MD62 MD63	V03	-	SPDAT2
T29	0	DQM1 DQM2	AK01	o	GDVP1D07 GDVP1D08	A06	IO	HD26#	F30		MCLKO	A322	-	NC	AG27		SRAS#
Y30	0	DQM2 DQM3	AJ03	o	GDVP1D08 GDVP1D09	D03	IO	HD27#	G30	Ю	MD00	B14		NC	AJ21	I	SUSST#
AC28	0	DQM3 DQM4	AH05	o	GDVP1D10	A03	IO	HD28#	H30	IO	MD00 MD01	B22		NC	AF25	O	SWE#
AG29	Ö	DQM5	AH06	o	GDVP1D11	A04	IO	HD29#	J28	Ю	MD01 MD02	B28		NC	N07	I	TCLK
AK29	ŏ	DQM6	AF01	O	GDVP1DE	D08	IO	HD30#	K29	IO	MD02 MD03	C04		NC	F27	I	TESTIN#
AK24	ŏ	DQM7	AK02	I	GDVP1DET	B04	IO	HD31#	H27	IO	MD03 MD04	C06	_	NC	AG19	I	UPCMD
J29	Ю	DOS0#	AG01	O	GDVP1HS	C05	IO	HD32#	H28	IO	MD05	C07	_	NC	AH17	I	UPSTB+
M29	IO	DQS1#	AF03	o	GDVP1VS	D06	IO	HD33#	J27	IO	MD06	C11	_	NC	AJ17	I	UPSTB-
T30	IO	DQS2#	C19		HA03#	B02	IO	HD34#	K30 /	IO	MD07	C24	_	NC	AG16	IO	VBE#
W29	Ю	DQS3#	B21		HA04#	F07	. IO	HD35#	L30		MD08	C28	_	NC	AH16	IO	VD00
AC30	IO	DQS4#	D19		HA05#	E03	IO	HD36#	L27		MD09	D21	_	NC	AG15	Ю	VD01
AF30	IO	DQS5#	D20		HA06#	D01	IO	HD37#	P30	IO	MD10	D27	_	NC	AH18	IO	VD02
AK28	Ю	DQS6#	D22		HA07#	C02	IO	HD38#	P28	IO	MD11	E01	_	NC	AF18	Ю	VD03
AJ24	IO	DQS7#	C21		HA08#	E02	Ю	HD39#	L28	IO	MD12	E06	_	NC	AF15		VD04
A27		DRDY#	C20		HA09#	H06	IO	HD40#	M30		MD13	E11	_	NC			VD05
AE05	О	ENABLT	C17		HA10#	G04	Ю	HD41#	N30		MD14	E12	_	NC	AH19		VD06
AE04	O	ENAVDD	A20		HA11#	F01	IO	HD42#	N29	Ю	MD15	E19	_	NC	AF19		VD07
AD05	О	ENAVEE	D18		HA12#	C01		HD43#	R30		MD16	F02	_	NC	AH14		VD08
AG12	О	FP1CLK	C18		HA13#	F04	IO	HD44#	R29	Ю	MD17	J02	_	NC	AJ14		VD09
AF09	O	FP1CLK#	E22		HA14#	F03	IO	HD45#	U30	Ю	MD18	J03	_	NC	AK20		VD10
AG08	O	FP1DE	B17		HA15#	J01	IO	HD46#	U27	IO	MD19	J05	-	NC	AH20		VD11
AF10	I	FP1DET	E18		HA16#	F05	IO	HD47#	P27	IO	MD20	L04	-	NC	AJ13		VD12
AK10	O	FP1HS	F15		HA17#	H05	IO	HD48#	R28	IO	MD21	U06	-	NC	AK13		VD13
AE10	0	FP1VS	F14		HA18#	G03	IO	HD49#	U28	IO	MD22	U07	-	NC	AG20		VD14
AE07	0	FPCLK	A16		HA19#	K06	IO	HD50#	V30	IO	MD23	V06	_	NC NC	AK21		VD15
AE03	0	FPCLK#	D15		HA20#	G01	IO	HD51#	V29	IO	MD24	W03	-	NC	AE14		VLCOMPP
AK09	0	FPD00	E16		HA21#	J04	IO	HD52#	W30	IO	MD25	W04	-	NC	AF14		VPAR
AH10	0	FPD01	C16		HA22#	K01	IO	HD53#	Y28	IO	MD26	W05	-	NC NC	V02		VSYNC
AH11	0	FPD02	A15		HA23#	K03	IO	HD54#	AA30	IO	MD27	Y02	_	NC NC	P07	I	XIN
AJ10	0	FPD03	E15		HA24#	H03	IO	HD55#	V28	IO	MD28	Y03	_	NC NC			
AK11	0	FPD04	F16		HA25#	L02	IO	HD56#	W28	IO	MD29	Y04	_	NC NC			
AJ12 AH12	0	FPD05 FPD06	E14 C15		HA26# HA27#	H02	IO IO	HD57# HD58#	Y27 AA29	IO IO	MD30 MD31	Y05	_	NC NC			
AF12	0	FPD06 FPD07	E17		HA27# HA28#	K04 H04	IO	HD58# HD59#	AA29 AA28		MD31 MD32	AA02 AA03	_	NC NC			
71.17	J	1100/	LI/	10	11/1/2017	1104	10	111007#	AAZO	10	1711002	AAUJ	_	110	l	1	1



Table 4. Power, Ground and Voltage Reference Pin List

Outer Ring Pins (I	ntermixed v	with Signal Pins)
AGPVREF[0:1]	(2 pins):	AE13, AD6
GTLVREF	(1 pin):	G15
HAVREF[0:1]	(2 pins):	F18,20
HDVREF[0:3]	(4 pins):	G10,13, K7, J7
HCOMPVREF	(1 pin):	G14
MEMVREF[0:5]	(6 pins):	H26, L25, R25, W25, AC25, AE22
VLVREF	(1 pin):	AE15
VCCA33HCK1	(1 pin):	M1
GNDAHCK1	(1 pin):	M1 M2
GNDAHCKI	(1 pm).	1912
VCCA33HCK2	(1 pin):	M4
GNDAHCK2	(1 pin):	M5
VCCA33GCK	(1 pin):	M3
GNDAGCK	(1 pin):	M6
VCCA22MCV	(1).	(32)
VCCA33MCK	(1 pin):	G28
GNDAMCK	(1 pin):	G27
VCCA15PLL1	(1 pin):	N3
GNDAPLL1	(1 pin):	N4 N4
GIADINIELI	(1 pm).	
VCCA15PLL2	(1 pin):	P4
GNDAPLL2	(1 pin):	P5
		The state of the s
VCCA15PLL3	(1 pin):	NI Control of the con
GNDAPLL3	(1 pin):	N2
NGC LAAD LGILA		N. W.
VCCA33DAC[1:2]		R4, U4
GNDADAC[1:3]	(3 pins):	R5, T4, U5
VSUS15	(1 pin):	AF21
V 3 U 3 I 3	(1 piii).	ALZI
GND	(63 pins):	A11,14,17,23,26,29, B3,5,8,20, D2,5,11,14,17,23,26,29, E8,20,30, F17, G2,5,8,16,29, H29, J26, K2,5, L26,29, P26,29, U26,29, Y26,29,
	(ee F).	AC2,5,26,29, AF2,5,8,11,20,23,26,29, AG14,17, AJ2,5,8,11,20,23,26,29, AK14,17
Center Pins		
VCC15	(51 pins):	J9-22, K9,22, L9,22, M9,22, N9,22, P9,22, R9,22, T9,22, U9,22, V9,22, W9,22, Y9,22, AA9,22, AB9-21
VCC25MEM	(20 pins):	K18-21, L21, M21, N21, P21, R21, T21, U21, V21, W21, Y21, AA16-21
VCC15AGP	(7 pins):	V10, W10, Y10, AA10-13
VCCISAGI	(7 pins).	VIO, WIO, 110, AA10-15
VCC15VL	(2 pins):	AA14-15
VCC33GFX	(3 pins):	R10, T10, U10
		7
VTT	(12 pins):	K10-17, L10, M10, N10, P10
CND	(101 mins):	L11 20 M11 30 N11 20 B11 20 B11 20 T11 20 H11 20 W11 20 W11 20 W11 20
GND	(101 pins):	L11-20, M11-20, N11-20, P11-20, R11-20, T11-20, U11-20, V11-20, W11-20, Y11-20
		4 7



Pin Descriptions

CPU Interface Pin Descriptions

			CPU Interface
Signal Name	Pin #	I/O	Signal Description
HA[31:3]#	(see pin list)	Ю	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the North Bridge during cache snooping operations.
HD[63:0]#	(see pin list)	IO	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	A28	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	A21	IO	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	B23	IO	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The North Bridge drives this signal to gain control of the processor bus.
DBSY#	B26	IO	Data Bus Busy . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	A24	IO	Defer . A dynamic deferring policy is used to optimize system performance. The DEFER# signal is also used to indicate a processor retry response.
DRDY#	A27	IO	Data Ready. Asserted for each cycle that data is transferred.
HIT#	E25	IO	Hit . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	B25	Ι	Hit Modified . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	E24	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	C23, D24, B24, C22, A25	Ю	Request Command . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	D25	Ю	Host Target Ready . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	B27, C25, C26	IO	Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type 000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data
CPURST#	D16	О	CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.
BREQ0#	C27	О	Bus Request 0. Connect to CPU bus request 0.


Note: Clocking of the CPU interface is performed with HCLK+ and HCLK-.

Note: Internal pullup resistors are provided on all GTL interface pins. If the CPU does not have internal pullups, the North Bridge internal pullups may be enabled to allow the interface to meet GTL bus interface specifications (see strap descriptions).

Note: I/O pads for the above pins are powered by VTT. Input voltage levels are referenced to HAVREF, HDVREF and GTLREF.



The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX and NLX) were also considered and can typically follow the same general component placement.



DDR SDRAM Memory Controller Pin Descriptions

		DDR	DRAM Interface
Signal Name	Pin#	I/O	Signal Description
MA[13:0]	(see pin lists)	О	Memory Address. Output drive strength may be set by Device 0 Function 3 RxE8.
BA[1:0]	AB27, AB26	O	Bank Address. Output drive strength may be set by Device 0 Function 3 RxE8.
SRAS#, SCAS#, SWE#	AG27, AG26, AF25	9	Row Address, Column Address and Write Enable Command Indicators. Output drive strength may be set by Device 0 Function 3 Rx E8.
MD[63:0]	(see pin lists)	Ю	Memory Data. These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Function 3 RxE2.
DQM[7:0]	AK24, AK29, AG29, AC28, Y30, T29, M28, J30	0	Data Mask. Data mask of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE2.
DQS[7:0]#	AJ24, AK28, AF30, AC30, W29, T30, M29, J29	IO	DDR Data Strobe. Data strobe of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE0.
CS[3:0]#	AG23, AG25, AH25, AH26	О	Chip Select. Chip select of each bank. Output drive strength may be set by Device 0 Function 3 RxE4.
CKE[3:0]	K27, M27, K28, M26	О	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems.

Note: I/O pads for all pins on this page are powered by VCC25MEM. MD / DQS input voltage levels are referenced to MEMVREF.



Ultra V-Link Pin Descriptions

Ultra V-Link Interface						
Signal Name	Pin #	I/O	Signal Description			
VD15	AK21	IO	V-Link Data Bus. During system initialization, VD[7:0] are used to			
VD14	AG20	IO	transmit strap information from the South Bridge (the straps are not on			
VD13	AK13	IO	the VD pins but are on the indicated pins of the South Bridge chip).			
VD12	AJ13	IO	Check the strap pin table for details.			
VD11	AH20	IO				
VD10	AK20	IO				
VD9	AJ14	IO				
VD8	AH14	IO				
VD7	AF19	IO				
VD6	AH19	IO				
VD5	AH15	IO				
VD4	AF15	IO				
VD3	AF18	IO				
VD2	AH18	IO				
VD1	AG15	IO	× Y			
VD0	AH16	IO				
VPAR	AF14	IO	V-Link Parity.			
VBE#	AG16	IO	V-Link Byte Enable.			
UPCMD	AG19	I	V-Link Command from Client (South Bridge) to Host (North			
			Bridge).			
UPSTB+	AH17	I	V-Link Strobe from Client to Host.			
UPSTB-	AJ17	I	V-Link Complement Strobe from Client to Host.			
DNCMD	AG18	0	V-Link Command from Host (North Bridge) to Client (South			
			Bridge).			
DNSTB+	AF16	0	V-Link Strobe from Host to Client.			
DNSTB-	AF17	0	V-Link Complement Strobe from Host to Client.			

Note: I/O pads for the pins in the above table are powered by VCC15VL. Input voltage levels are referenced to VLVREF.

P. College



CRT and Serial Bus Pin Descriptions

CRT Interface						
Signal Name	Pin #	I/O	Signal Description			
AR	Т3	AO	Analog Red. Analog red output to the CRT monitor.			
AG	AG T2 AO Analog Green. Analog green output to the CRT monitor.					
AB	T1	AO	Analog Blue. Analog blue output to the CRT monitor.			
HSYNC	V1	О	Horizontal Sync. Output to CRT.			
VSYNC	V2	О	Vertical Sync. Output to CRT.			
RSET	V4	AI	Reference Resistor. Tie to GNDDAC through an external			
			82Ω 1% resistor to control the RAMDAC full-scale current value.			

I/O pads for the pins in the above table are powered by VCC33GFX (i.e., 3.3V I/O).

SMB / I2C Interface							
Signal Name	Pin #	I/O	Signal Description				
SBPLCLK	AH8	IO	I2C Serial Bus Clock for Panel				
SBPLDAT	AH9	IO	I2C Serial Bus Data for Panel				
SBDDCCLK	AD4	IO	I2C Serial Bus Clock for CRT DDC				
SBDDCDAT	AD3	IO	I2C Serial Bus Data for CRT DDC				
SPCLK2 SPCLK1 / CAPD12 SPDAT2, SPDAT1 / CAPD13	W2, AB2 V3, AB3	10	Serial Port (SMB/I2C) Clock and Data. The SPCLKn pins are the clocks for serial data transfer. The SPDATn pins are the data signals used for serial data transfer. SPxxx1 is typically used for DVI monitor communications and SPxxx2 is typically used for DDC for CRT monitor communications. These pins are programmed via "Sequencer" graphics registers (port 3C5) in the "Extended" VGA register space (see the UniChrome-II Graphics Registers document for additional details). The SPxxx1 registers are programmed via 3C5.31 ("IIC Serial Port Control 1") and the SPxxx2 registers are programmed via 3C5.26 ("IIC Serial Port Control 0"). In both registers, the clock out state is programmed via bit-5 and the data out state via bit-4, clock in status may be read in bit-3 and data in status in bit-2 and the port may be enabled via bit-0.				

I/O pads for SPCLK[2:1] / SPDAT[2:1] above are powered by VCC33GFX (i.e., 3.3V I/O). All other pins in the above table are powered by VCC15AGP (i.e., 1.5V I/O).



Flat Panel Display Port (FPDP) Pin Descriptions

The FPDP can be configured as either an LVDS transmitter interface port (see the LVDS Transmitter Interface)

24-Bit / Dual 12-Bit Flat Panel Display Interface					
Signal Name	Pin #	I/O	Signal Description		
FPD23 / FPD0D11	AG9	О	Flat Panel Data. For 24-bit or dual 12-bit flat panel display modes.		
FPD22 / FPD0D10	AG10		Two FPD interface modes, 24-bit and dual 12-bit, are supported.		
FPD21 / FPD0D09	AJ9		Two FPD interface modes, 24-bit and dual 12-bit, are supported.		
FPD20 / FPD0D08	AE12		Strap High (3C5.12[4]=1): 24-bit		
FPD19 / FPD0D07	AK7		Strap Low (3C5.12[4]=0): Dual 12-bit		
FPD18 / FPD0D06	AH7		In "24-bit" mode, only one set of control pins is required. However, in		
FPD17 / FPD0D05	AG7		dual 12-bit mode, the CN333 provides two sets of control signals that		
FPD16 / FPD0D04	AK6		are required for certain LVDS transmitter chips.		
FPD15 / FPD0D03	AK5		•		
FPD14 / FPD0D02	AJ6		In 24-bit mode, two operating modes are supported:		
FPD13 / FPD0D01	AE8		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=0		
FPD12 / FPD0D00	AK4,		Double data rate: each rising and falling clock edge transmits a		
FPD11 / FPD1D11	AG11		complete 24-bit pixel.		
FPD10 / FPD1D10	AE11				
FPD09 / FPD1D09	AF13		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=1		
FPD08 / FPD1D08	AK12 AF12		Single data rate: each clock rising edge transmits a complete 24-bit pixel.		
FPD07 / FPD1D07 FPD06 / FPD1D06	AF12 AH12		In dual 12-bit mode,		
FPD05 / FPD1D05	AH12 AJ12				
FPD04 / FPD1D04	AK11		$\frac{3C5.12[4]=0 \& 3x5.88[2]=1}{\text{Double data rate: Each rising and falling clock edge transmits half (12)}}$		
FPD03 / FPD1D03	AJ10				
FPD02 / FPD1D02	AH11		bits) of two 24-bit pixels.		
FPD01 / FPD1D01	AH10				
FPD00 / FPD1D00	AK9				
FPHS	AE9	40	Flat Panel Horizontal Sync. 24-bit mode or port 0 in dual 12-bit mode.		
FPVS	AJ7	0	Flat Panel Vertical Sync. 24-bit mode or port 0 in dual 12-bit mode.		
FPDE	AF7	0	Flat Panel Data Enable. 24-bit mode or port 0 in dual 12-bit mode.		
FPDET	AJ4	I	Flat Panel Detect. 24-bit mode or port 0 in dual 12-bit mode.		
FPCLK	AE7	О	Flat Panel Clock. 24-bit mode or port 0 in dual 12-bit mode.		
FPCLK#	AE3	0	Flat Panel Clock Complement. 24-bit mode or port 0 in dual 12-bit		
			mode. For double-data-rate data transfers.		
FP1HS	AK10	0	Flat Panel Horizontal Sync. For port 1 in dual 12-bit mode.		
FP1VS	AE10	0	Flat Panel Vertical Sync. For port 1 in dual 12-bit mode.		
FP1DE	AG8	О	Flat Panel Data Enable. For port 1 in dual 12-bit mode.		
FP1DET	AF10	I	Flat Panel Detect. For port 1 in dual 12-bit mode.		
FP1CLK	AG12	0	Flat Panel Clock. For port 1 in dual 12-bit mode.		
FP1CLK#	AF9	0	Flat Panel Clock Complement. For port 1 in dual 12-bit mode. For		
			double-data-rate data transfers.		

Flat Panel Power Control							
Signal Name	Pin #	I/O	Signal Description				
ENAVDD	AE4	IO	Enable Panel VDD Power.				
ENAVEE	AD5	IO	Enable Panel VEE Power.				
ENABLT	AE5	IO	Enable Panel Back Light.				

Note: I/O pads for all pins on this page are powered by VCC15AGP (i.e., 1.5V I/O).



Digital Video Port 1 (GDVP1) Pin Descriptions

GDVP1 can be configured as either a DVI transmitter interface port (see the DVI Transmitter Interface pin lists below for details).

Digital Video Port 1 (GDVP1) – DVI Interface							
Signal Name	Pin #	I/O	Signal Description				
GDVP1D11	AH6	О	Data.				
GDVP1D10	AH5						
GDVP1D9	AJ3						
GDVP1D8	AK1						
GDVP1D7	AH4						
GDVP1D6	AH3						
GDVP1D5	AG4						
GDVP1D4	AK3						
GDVP1D3	AH1						
GDVP1D2	AG2						
GDVP1D1	AG3						
GDVP1D0	AF4						
GDVP1HS	AG1	О	Horizontal Sync.				
GDVP1VS	AF3	О	Vertical Sync.				
GDVP1DE	AF1	O	Data Enable.				
GDVP1DET	AK2	I	Display Detect. If VGA register $3C5.3E[0] = 1$, $3C5.1A[4]$ will read 1				
			if a display is connected. Tie to GND if not used.				
GDVP1CLK	AJ1	O	Clock.				
GDVP1CLK#	AH2	О	Clock Complement.				
GDVPICLK# AH2 O Clock Complement. 1/O pads for the pins on this page are powered by VCC15AGP (1.5V I/O),							



Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions

Clocks, Resets, Power Control, General Purpose I/O, Interrupts and Test					
Signal Name	Pin #	I/O	Signal Description	Power Plane	
HCLK+	N5	I	Host Clock. This pin receives the host CPU clock (100 / 133 / 200 MHz). This clock is used by all CN333 logic that is in the host CPU domain.	VTT	
HCLK-	N6	I	Host Clock Complement.	VTT	
MCLKO	F30	О	Memory (SDRAM) Clock. Output from internal clock generator to the external clock buffer for memory interface.	VCC25MEM	
MCLKI	F29	I	Memory (SDRAM) Clock Feedback. Input from MCLKO.	VCC25MEM	
DISPCLKI	P2	I	Dot Clock (Pixel Clock) In. Used for external EMI reduction circuit if used. Connect to GND if external EMI reduction circuit not implemented.	VCC33GFX	
DISPCLKO	Р3	О	Dot Clock (Pixel Clock) Out. Used for external EMI reduction circuit if used. NC if external EMI reduction circuit not implemented.	VCC33GFX	
GCLK	P6	I	AGP Clock. Clock for AGP logic.	VCC15AGP	
XIN	P7	I	Reference Frequency Input. External 14.31818 MHz clock source. All internal graphics controller clocks are synthesized on chip using this frequency as a reference.	VCC33GFX	
RESET#	AH21	I	Reset. Input from the South Bridge chip. When asserted, this signal resets the CN333 and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options	VSUS15	
PWROK	AG21	I	Power OK. Connect to South Bridge and Power Good circuitry.		
SUSST#	AJ21	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. Connect to an external pull-up to disable.	VSUS15	
AGPBUSY# / NMI	AE21	O	AGP Interface Busy. Connect to a South Bridge GPIO pin for monitoring the status of the internal AGP bus. See Design Guide for details. Pin function selectable with Device 0 Function 0 RxBE[7] (default = NMI).	VCC25MEM	
GPOUT / CAPD14	U7	0	General Purpose Output. This pin reflects the state of SRD[0].	VCC33GFX	
GPO0 / CAPD15	AA2	O	General Output Port. When SR1A[4] is cleared, this pin reflects the state of CR5C[0].	VCC33GFX	
INTA#	V5	0	Interrupt. PCI interrupt output (handled by the interrupt controller in the South Bridge)	VCC33GFX	
TCLK	N7) I	Test Clock. This pin is used for testing and must be connected to GND through a 1K-4.7K ohm resistor for all board designs.	VCC33GFX	
TESTIN#	F27	I	Test In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM	
DFTIN#	F28	I	DFT In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM	
BISTIN / CAPAFLD	U6	I	BIST In. This pin is used for testing and must be tied to GND with a 1K-4.7K ohm resistor on all board designs.	VCC33GFX	



Compensation and Reference Voltage Pin Descriptions

	Compensation					
Signal Name	Signal Name Pin # I/O Signal Description					
HRCOMP	F13	AI	Host CPU Compensation. Connect a 20.5 Ω 1% resistor to ground. Used for Host CPU interface I/O buffer calibration.	VTT		
VLCOMPP	AE14	AI	V-Link Compensation. Connect a 360 Ω 1% resistor to ground.	VCC15VL		
AGPCOMPN	AE2	AI	AGP N Compensation. Connect a 60.4 Ω 1% resistor to VCC15AGP.	VCC15AGP		
AGPCOMPP	AE1	AI	AGP P Compensation. Connect a 60.4 Ω 1% resistor to ground.	VCC15AGP		

	Reference Voltages					
Signal Name	Pin #	I/O	Signal Description	Power Plane		
GTLVREF	G15	P	Host CPU Interface AGTL+ Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HDVREF[0:1]	G10, G13, K7, J7	P	Host CPU Data Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HAVREF[0:1]	F18, F20	P	Host CPU Address Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HCOMPVREF	G14	P	Host CPU Compensation Voltage Reference. 1/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
MEMVREF [0:5]	H26, L25, R25, W25, AC25, AE22	P	Memory Voltage Reference. 0.5 VCC25MEM ±2% typically derived using a resistive voltage divider. See Design Guide.	VCC25MEM		
VLVREF	AE15	P	V-Link Voltage Reference. 0.625V ±2% derived using a resistive voltage divider. See Design Guide.	VCC15VL		
AGPVREF[0:1]	AE13, AD6	P	AGP Voltage Reference. ½ VCC15AGP (0.75V) for AGP 2.0 (4x transfer mode) and 0.23 VCC15AGP (0.35V) for AGP 3.0 (8x transfer mode). See the Design Guide for additional information and circuit implementation details.	VCC15AGP		
implementation details.						



Power Pin Descriptions

	Analog Power / Ground					
Signal Name	Pin #	I/O	Signal Description			
VCCA33HCK1	M1	P	Power for Host CPU Clock PLL 1 (3.3V ±5%). 400 MHz for CPU / DRAM frequencies of multiples of 100, 133 and 200 MHz.			
GNDAHCK1	M2	P	Ground for Host CPU Clock PLL 1. Connect to main ground plane through a ferrite bead.			
VCCA33HCK2	M4	P	Power for Host CPU Clock PLL 2 (3.3V ±5%). 500 MHz for CPU / DRAM frequencies of multiples of 166 MHz.			
GNDAHCK2	M5	P	Ground for Host CPU Clock PLL 2. Connect to main ground plane through a ferrite bead.			
VCCA33MCK	G28	P	Power for Memory Clock PLL (3.3V ±5%)			
GNDAMCK	G27	P	Ground for Memory Clock PLL. Connect to main ground plane through a ferrite bead.			
VCCA33GCK	M3	P	Power for AGP Clock PLL (3.3V ±5%)			
GNDAGCK	M6	P	Ground for AGP Clock PLL. Connect to main ground plane through a ferrite bead.			
VCCA15PLL1	N3	P	Power for Graphics Controller PLL1 (1.5V ±5%).			
GNDAPLL1	N4	P	Ground for Graphics Controller PLL1. Connect to main ground plane through a ferrite bead.			
VCCA15PLL2	P4	P	Power for Graphics Controller PLL2 (1.5V ±5%).			
GNDAPLL2	P5	P	Ground for Graphics Controller PLL2. Connect to main ground plane through a ferrite bead.			
VCCA15PLL3	N1	P	Power for Graphics Controller PLL3 (1.5V ±5%).			
GNDAPLL3	N2	P	Ground for Graphics Controller PLL3. Connect to main ground plane through a ferrite bead.			
VCCA33DAC[1:2]	R4, U4	P	Power for DAC. $(3.3V \pm 5\%)$			
GNDADAC[1:3]	R5, T4, U5	P	Ground for DAC. Connect to main ground plane through a ferrite bead.			

Digital Power / Ground						
Signal Name	Pin #	I/O	Signal Description			
VTT	(see pin lists)	P	Power for CPU I/O Interface Logic (12 Pins). Voltage is CPU dependent. See Design Guide for details.			
VCC25MEM	(see pin lists)	P	Power for Memory I/O Interface Logic (20 Pins). 2.5V ±5%.			
VCC15VL	AA14, AA15	P	Power for V-Link I/O Interface Logic (2 Pins). 1.5V ±5%			
VCC15AGP	(see pin lists)	P	Power for AGP Bus I/O Interface Logic (7 Pins). 1.5V ±5%			
VCC33GFX	R10, T10, U10	P	Power for Graphics I/O Logic (3 Pins). $3.3V \pm 5\%$			
VCC15	(see pin lists)	P	Power for Internal Logic (51 Pins). 1.5V ±5%			
VSUS15	AF21	P	Suspend Power (1 Pin). $1.5V \pm 5\%$			
GND	(see pin lists)	P	Digital Ground (164 Pins). Connect to main ground plane.			



Strap Pin Descriptions

	Strap Pins							
	(External	pullup / pulldown s	straps are required to select "H" / "L")					
	Actual							
Signal	Strap Pin	Function	Description	Status Bit				
VD7	VT8235-CD:	Number of	L: Single processor	F2Rx50[6]				
	SDCS3#	processors	H: Dual processor					
	VT8235-CE:	installed	VD7 is sampled during system initialization; the					
	SDCS3#		actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	PDCS3#							
VD6	VT8235-CD:	Auto-Configure	L: Disable Auto-Configure	F2Rx76[2]				
	SDA2		H: Enable Auto-Configure					
	VT8235-CE:		VD6 is sampled during system initialization; the					
	SDA2		actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	PDA2							
VD5	VT8235-CD:	-reserved-	Must be strapped high.	=				
	SDA1		VD5 is sampled during system initialization; the					
	VT8235-CE:		actual strapping pin is located on the South Bridge					
	SDA1		chip.					
	VT8237:		0,7 1					
	PDA1							
VD3	VT8235-CD:	AGTL+ Pullups	L: Enable internal AGTL+ Pullups	F2Rx52[5]				
	SA19		H: Disable internal AGTL+ Pullups					
	VT8235-CE:		VD3 is sampled during system initialization; the					
	Strap_VD3		actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	GPIOD							
VD2	VT8235-CD:	IOQ Depth	L: 8-Level deep	F2Rx50[7]				
	SA18		H: 1-Level deep					
	VT8235-CE:	4	VD2 is sampled during system initialization; the					
	Strap_VD2	Y	actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	GPIOB							
VD4, VD1, VD0	VT8235-CD:	FSB Frequency	LLL: 100MHz LLH: 133MHz	F2Rx54[7:5]				
	SDA0, SA17, SA16		LHL: -reserved- LHH: -reserved-					
	VT8235-CÉ:	4	HLL: -reserved-					
	SDA0, Strap_VD1,		HHL: -reserved- HHH: Auto					
	Strap_VD0		VD4, VD1 and VD0 are sampled during system					
	VT8237:	>	initialization; the actual strapping pins are located on					
	PDA0, GPIOA,		the South Bridge chip.					
	GPIOC							



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the CN333 North Bridge. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), RWC (or just WC) (Read / Write 1's to Clear individual bits) and W1 (Write Once then Read / Only after that). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 5. Registers

I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



Device 0 Function 0 Registers - AGP

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0259	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	
D	Latency Timer	00	RW
Е	Header Type	00 or 80	RO
F	-reserved- (Built In Self Test)	00	
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	_
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	_
37-34	Capability Pointer	0000 0080	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	AGP Drive Control	<u>Default</u>	Acc
40-4D	-reserved-	00	1
4F	Multiple Function Control	00	RW

Offset	AGP Power Management Control	<u>Default</u>	Acc
50	Power Management Capability	01	RO
51	Power Management Next Pointer	00	RO
52	Power Management Capabilities I	02	RO
53	Power Management Capabilities II	00	RO
54	Power Management Control/Status	00	RW
55	Power Management Status	00	RO
56	PCI-to-PCI Bridge Support Extension	00	RO
57	Power Management Data	00	RO

Offset	Reserved	Default	Acc
58-7F	-reserved- (K8)	00	_

Device-Specific Registers

Offset	AGP Control	<u>Default</u>	Acc
80-CF	-reserved-	00	

Offset	Reserved	Default	Acc
D0-DF	-reserved-	00	_
E0-EF	-reserved-	00	_
F0-FF	-reserved-	00	_

Device 0 Function 1 Registers – Error Reporting

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Error Reporting	1259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
E	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Error Control	Default	Acc
40-4F	-reserved-	00	
50	NB Vlink Bus Error Status	00	WC
51-57	-reserved-	00	
58	NB Vlink Bus Err Reporting Enable	00	RW
59-5F	-reserved-	00	

Offset	Host CPU Error Control	<u>Default</u>	Acc
60-7F	-reserved-	00	

Offset DRAM Error	<u>Control</u>	<u>Default</u>	Acc
80-CF -reserved-		00	

Offset	AGP Error Control	<u>Default</u>	Acc
D0-DF	-reserved-	00	
E0	AGP Error Status 1	00	WC
E1	AGP Error Status 2	00	RO
E2-E7	-reserved-	00	
E8	AGP Error Reporting Enable	00	RW
E9-FF	-reserved-	00	



Device 0 Function 2 Registers – Host CPU

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Host CPU Bus	2259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

ation Space Header	<u>Default</u>	Acc		Offset	Host CPU Protocol Control	<u>Default</u>	Acc
)	1106	RO		40-4F	-reserved-	00	
for Host CPU Bus	2259	RO		50	CPU Interface Request Phase Control	00	RW
	0006	RW		51	CPU Interface Basic Control	00	RW
	0200	WC		52	CPU Interface Advanced Control	00	RW
D	0n	RO		53	CPU Interface Arbitration Control	00	RW
nterface	00	RO		54	CPU Frequency	00	RW
Code	00	RO		55	CPU Miscellaneous Control	00	RW
s Code	06	RO		56	Reorder Latency	00	RW
(Cache Line Size)	00			57	-reserved-	01	
(Latency Timer)	00			58	Delivery / Trigger Control	00	RW
(Header Type)	00			59	IPI Control	00	RW
(Built In Self Test)	00			5A	Destination ID	00	RW
	00			5B	Interrupt Vector	00	RW
n Vendor ID	00	W1		5C	CPU Miscellaneous Control	00	RW
n ID	00	W1		5D	Write Policy	00	RW
	00			5E	Bandwidth Timer	00	RW
Pointer	0000 0000	RO		5F	Miscellaneous Control	00	RW
	00			60	DRDY L Timing 1	00	RW
				61	DRDY L Timing 2	00	RW
				62	DRDY L Timing 3	00	RW
			1	63	DRDY Q Timing 1	00	RW
			7	64	DRDY Q Timing 2	00	RW
			,	65	DRDY Q Timing 3	00	RW
				66	Burst DRDY Timing 1	00	RW
	cini			67	Burst DRDY Timing 2	00	RW
			•	68	Lowest Priority CPU ID #0	00	RW
A C		- 3		69	Lowest Priority CPU ID #1	00	RW
				6A	Lowest Priority CPU ID #2	00	RW
				6B	Lowest Priority CPU ID #3	00	RW
	A () ′		6C	Lowest Priority CPU ID #4	00	RW
				6D	Lowest Priority CPU ID #5	00	RW
				6E	Lowest Priority CPU ID #6	00	RW
1				F 6F	Lowest Priority CPU ID #7	00	RW
	/	I.					
		7		Offset	Host CPU AGTL+ I/O Control	<u>Default</u>	Acc
				70	Host Address (2x) Pullup Drive	00	RW
	Y			71	Host Address (2x) Pulldown Drive	00	RW
				70	II (D (1) D 11 D 1	00	DIII

Offset	Host CPU AGTL+ I/O Control	<u>Default</u>	Acc
70	Host Address (2x) Pullup Drive	00	RW
71	Host Address (2x) Pulldown Drive	00	RW
72	Host Data (1x) Pullup Drive	00	RW
73	Host Data (1x) Pulldown Drive	00	RW
74	AGTL+ Output Delay / Stagger Ctrl	00	RW
75	AGTL+ I/O Control	00	RW
76	AGTL+ Compensation Status	00	RW
77	AGTL+ AutoCompensation Offset	00	RW
78-FF	-reserved-	00	



Device 0 Function 3 Registers – DRAM

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for DRAM Control	3259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	_
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	_
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	DRAM Control	<u>Default</u>	Acc
40-47	DRAM Row Ending Address:		(
40	Bank 0 Ending (HA[32:25])	01	RW
41	Bank 1 Ending (HA[32:25])	01	RW
42	Bank 2 Ending (HA[32:25])	01	ŔW
43	Bank 3 Ending (HA[32:25])	01	RW
44	Bank 4 Ending (HA[32:25])	01	RW
45	Bank 5 Ending (HA[32:25])	01	RW
46	Bank 6 Ending (HA[32:25])	01	RW
47	Bank 7 Ending (HA[32:25])	01	RW
48	DRAM DIMM #0 Control	00	RW
49	DRAM DIMM #1 Control	00	RW
4A	DRAM DIMM #2 Control	00	RW
4B	DRAM DIMM #3 Control	00	RW
4C-4F	-reserved-	00 🗸	
51-50	MA Map Type	2222	RW
52	DRAM Rank End Address Bit-33	00	$\overline{R}W$
53	DRAM Rank Begin Address Bit-33	00	RW
54	DRAM Controller Internal Options	00	RW
55	DRAM Timing for All Banks I	00	RW
56	DRAM Timing for All Banks II	65	RW
57	DRAM Timing for All Banks III	01	RW
58-5F	-reserved-	00	
60	DRAM Control	00	RW
61-64	-reserved-	00	
65	DRAM Arbitration Timer	00	RW
66	DRAM Arbitration Control	00	RW
67	Reserved (Do Not Program)	00	RW
68	DRAM DDR Control	00	RW

Device-Specific Registers (continued)

Offset	Reserved	Default	Acc
69	DRAM Page Policy Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	10	RW
6C	DRAM Clock Control	00	RW
6D	-reserved-	00	
6E	DRAM Control	00	RW
6F	-reserved-	00	
70	DRAM DDR Control 1	00	RW
71	DRAM DDR Control 2	00	RW
72	DRAM DDR Control 3	00	RW
73	DRAM DDR Control 4	00	RW
74	DRAM DQS Input Delay	00	RW
75	-reserved-	00	
76	DRAM Early Clock Select	00	RW
77	-reserved-	00	
78	DRAM Timing Control	13	RW
79	DRAM DQS Output Control	01	RW
7A	DRAM DQS Capture Control Chan A	44	RW
7B	DRAM DQS Capture Control Chan B	04	RW
7C	DIMM0 DQS Input Delay Offset	00	RW
7D	DIMM1 DQS Input Delay Offset	00	RW
7E	DIMM2 DQS Input Delay Offset	00	RW
7F	DIMM3 DQS Input Delay Offset	00	RW

Offset	ROM Shadow	<u>Default</u>	Acc
80	C-ROM Shadow Control	00	RW
81	D-ROM Shadow Control	00	RW
82	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
83	E-ROM Shadow Control	00	RW

Offset	DRAM Above 4G Control	Default	Acc
84	Low Top Address Low	00	RW
85	Low Top Address High	FF	RW
86	SMM / APIC Decoding	01	RW
87-9F	-reserved-	00	

Offset	UMA Control	Default	Acc
A0	CPU Direct Access FB Base	00	RW
A1	CPU Direct Access FB Size	00	RW
A2	VGA Timer	00	RW
A3	Graphics Timer	00	RW
A4	Graphics Miscellaneous Control	00	RW
A5-AF	-reserved-	00	



Function 3 DRAM Device-Specific Registers (continued)

Offset	Graphics Control	Default	Acc
В0	Graphics Control 1	00	RW
B1	Graphics Control 2	00	RW
B2	Graphics Control 3	00	RW
В3	Graphics Control 4	00	RW
B4	Graphics Control 5	00	RW
B5-BF	-reserved-	00	

Offset	AGP Controller Interface Control	Default	Acc
C0	AGP Controller Interface Control	00	RW
C1-DF	-reserved-	00	

Offset	DRAM Drive Control	Default	Acc
E0	DRAM DQSA Drive	00	RW
E1	DRAM DQSB Drive	00	RW
E2	DRAM MDA / DQMA Drive	00	RW
E3	DRAM MDB / DQMB Drive	00	RW
E4	DRAM CS / CKE Drive	00	RW
E5	-reserved-	00	
E6	DRAM S-Port Drive Control	00	RW
E7	-reserved-	00	
E8	DRAM MAA / ScmdA Drive	00	RW
E9	-reserved-	00	
EA	DRAM MAB / ScmdB Drive	00	RW
EB	-reserved-	00	
EC	Channel A Duty Cycle Control	00	RW
ED	Channel B Duty Cycle Control	00	RW
EE	DDR CKG Duty Cycle Control 1	00	RW
EF	DDR CKG Duty Cycle Control 2	00	RW
F0-FF	-reserved-	00	

Device 0 Function 4 Registers – Power Management

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Power Manager	4259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	_
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-3F	-reserved-	00	

Device-Specific Registers

	Offset	Reserved	Default	Acc
	40-4F	-reserved-	00	
	50-5F	-reserved-	00	
	60-6F	-reserved-	00	
1	70-7F	-reserved-	00	
	80-8F	-reserved-	00	
6	90-9F	-reserved-	00	

Offset	Power Management Control	Default	Acc
A0	Power Management Mode	00	RW
A1	DRAM Power Management	00	RW
A2	Dynamic Clock Stop	00	RW
A 3	MA / SCMD Pad Toggle Reduction	00	RW
A4-AF	-reserved-	00	

	Offset	Reserved	<u>Default</u>	Acc
V	B0-BF	-reserved-	00	
1	C0-CF	-reserved-	00	

Offset	BIOS Scratch	<u>Default</u>	Acc
D0-EF	BIOS Scratch Registers	00	RW

Offset	<u>Test</u>	Default	Acc
F0-FF	Reserved (Do Not Program)	00	RW



Device 0 Function 7 Registers - V-Link / PCI

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for V-Link Control	7259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Control	Default	Acc
40	V-Link Revision ID	40	RO
41	V-Link NB Capability	39	RO
42	V-Link NB Downlink Command	88	RW
43	V-Link NB Uplink Max Req Depth	80	RW
44	V-Link NB Uplink Buffer Size	82	RW
45	V-Link NB Bus Timer	44	RW
46	V-Link NB Misc Control	00	RW
47	V-Link Control	00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	19	WC
4A	V-Link SB Downlink Status	88	RO
4B	V-Link SB Uplink Max Req Depth	80	RW
4C	V-Link SB Uplink Buffer Size	82	RW
4D	V-Link SB Bus Timer	44 🗸	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW
Offset	Bank 7 End (same as F3Rx47)	<u>Default</u>	Acc
50-56	-reserved-	00	_
57	Bank 7 Ending Address (Sent to SB)	01	RO
58-5F	-reserved-	00	_
Offset	ROM Shadow (same as F3Rx80-82)	<u>Default</u>	Acc
60	-reserved-	00	_
61	C-ROM Shadow Control	00	RW
62	D-ROM Shadow Control	00	RW
63	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
64	E-ROM Shadow Control	00	RW
65-6F	-reserved-	00	

Device-Specific Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	WC
72	-reserved-	00	
73	PCI Master Control	00	RW
74	-reserved-	00	
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	

Offset	GART	<u>Default</u>	Acc
80-83	-reserved-	00	_
85-84	Graphics Aperture Size	0000	RW
86-87	-reserved-	00	—
88	GART Base Address	00	RW
89-8F	-reserved-	00	

Offset	Reserved	Default	Acc
90-9F	-reserved-	00	
A0-AF	-reserved-	00	

Offset	V-Link Compenation / Drive Ctrl	<u>Default</u>	Acc
_E B0	V-Link CKG Control 1	00	RW
B1	V-Link CKG Control 2	00	RW
B2	-reserved-	00	
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Strobe Drive Control	00	RW
В6	V-Link NB Data Drive Control	00	RW
B7	V-Link NB Receive Strobe Delay	00	RW
B8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Strobe Drive Control	00	RW
BA-BF	-reserved-	00	

Offset	Reserved	Default	Acc
C0-CF	-reserved-	00	_
D0-DF	-reserved-	00	_

Offset	$\mathbf{DRAM} > \mathbf{4G}$ (same as F3Rx84-86)	Default	Acc
E0-E3	-reserved-	00	
E4	Low Top Address Low	00	RW
E5	Low Top Address High	FF	RW
E6	SMM / APIC Decoding	01	RW
E7-EF	-reserved-	00	

Offset	Reserved	<u>Default</u>	Acc
F0-FF	-reserved-	00	_



Device 1 Registers - PCI-to-PCI Bridge

Header Registers

Configuration Space Header	Default	Acc		Offset	AGP Bus Control
Vendor ID	1106	RO		40	CPU-to-AGP Flow Control 1
Device ID	B198	RO		41	CPU-to-AGP Flow Control 2
Command	0007	RW		42	AGP Master Control
Status	0230	WC		43	AGP Master Latency Timer
Revision ID	nn	RO		44	Reserved (Do Not Program)
Program Interface	00	RO		45	Fast Write Control
Sub Class Code	04	RO		47-46	PCI-to-PCI Bridge Device ID
Base Class Code	06	RO		48-6F	-reserved-
-reserved- (Cache Line Size)	00				
-reserved- (Latency Timer)	00			Offset	Power Management
Header Type	01	RO		70	Capability ID
-reserved- (Built In Self Test)	00			71	Next Pointer
Graphics Aperture Base	0000 0008	RW		72	Power Management Capabilities 1
-reserved-	00			73	Power Management Capabilities 2
Primary Bus Number	00	RW		74	Power Management Control / Statu
Secondary Bus Number	00	RW		75	Power Management Status
Subordinate Bus Number	00	RW		76	PCI-PCI Bridge Support Extension
-reserved-	00			77	Power Management Data
I/O Base	F0	RW		78-FF	-reserved-
I/O Limit	00	RW			
Secondary Status	0000	RO			
Memory Base	FFF0	RW	7		
Memory Limit (Inclusive)	0000	RW	7		
Prefetchable Memory Base	FFF0	RW		. 0	
Prefetchable Memory Limit	0000	RW		Ye	
-reserved-	00	_	•		
Capability Pointer	70	RO			
-reserved-	00				
	C				
	Vendor ID Device ID Command Status Revision ID Program Interface Sub Class Code Base Class Code -reserved- (Cache Line Size) -reserved- (Latency Timer) Header Type -reserved- (Built In Self Test) Graphics Aperture Base -reserved- Primary Bus Number Secondary Bus Number Subordinate Bus Number -reserved- I/O Base I/O Limit Secondary Status Memory Base Memory Limit (Inclusive) Prefetchable Memory Base Prefetchable Memory Limit -reserved- Capability Pointer	Vendor ID 1106 Device ID B198 Command 0007 Status 0230 Revision ID nn Program Interface 00 Sub Class Code 04 Base Class Code 06 -reserved- (Cache Line Size) 00 -reserved- (Latency Timer) 00 Header Type 01 -reserved- (Built In Self Test) 00 Graphics Aperture Base 0000 0008 -reserved- 00 Primary Bus Number 00 Secondary Bus Number 00 subordinate Bus Number 00 -reserved- 00 I/O Base F0 I/O Limit 00 Secondary Status 0000 Memory Limit (Inclusive) 0000 Prefetchable Memory Base FFF0 Prefetchable Memory Limit 0000 Capability Pointer 70	Vendor ID1106RODevice IDB198ROCommand0007RWStatus0230WCRevision IDnnROProgram Interface00ROSub Class Code04ROBase Class Code06RO-reserved- (Cache Line Size)00—-reserved- (Latency Timer)00—Header Type01RO-reserved- (Built In Self Test)00—Graphics Aperture Base0000 0008RW-reserved-00—Primary Bus Number00RWSubordinate Bus Number00RWSubordinate Bus Number00RW-reserved-00—I/O BaseFORWI/O Limit00RWSecondary Status0000ROMemory BaseFFFORWMemory Limit (Inclusive)0000RWPrefetchable Memory BaseFFFORWPrefetchable Memory Limit0000RW-reserved-00—Capability Pointer70RO	Vendor ID1106RODevice IDB198ROCommand0007RWStatus0230WCRevision IDnnROProgram Interface00ROSub Class Code04ROBase Class Code06RO-reserved- (Cache Line Size)00—-reserved- (Latency Timer)00—Header Type01RO-reserved- (Built In Self Test)00—Graphics Aperture Base0000 0008RW-reserved-00—Primary Bus Number00RWSecondary Bus Number00RWSubordinate Bus Number00RW-reserved-00—I/O BaseFORWI/O Limit00RWSecondary Status0000ROMemory BaseFFFORWMemory Limit (Inclusive)0000RWPrefetchable Memory Limit0000RW-reserved-00—Capability Pointer70RO	Vendor ID 1106 RO Device ID B198 RO Command 0007 RW Status 0230 WC Revision ID nn RO Program Interface 00 RO Sub Class Code 04 RO Base Class Code 06 RO -reserved- (Cache Line Size) 00 — -reserved- (Latency Timer) 00 — Header Type 01 RO -reserved- (Built In Self Test) 00 — Graphics Aperture Base 0000 0008 RW -reserved- 00 — Primary Bus Number 00 RW Secondary Bus Number 00 RW Subordinate Bus Number 00 RW -reserved- 00 — I/O Base FO RW I/O Limit 00 RW Secondary Status 0000 RW Memory Limit (Inclusive) 000 RW

Device-Specific Registers

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	20	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-6F	-reserved-	00	

Offset	Power Management	<u>Default</u>	Acc
70	Capability ID	01	RO
71	Next Pointer	00	RO
72	Power Management Capabilities 1	02	RO
73	Power Management Capabilities 2	00	RO
74	Power Management Control / Status	00	RW
75	Power Management Status	00	RO
76	PCI-PCI Bridge Support Extensions	00	RO
77	Power Management Data	00	RO
78-FF	-reserved-	00	



Miscellaneous I/O

One I/O port is defined: Port 22.

Port 22	2 – PCI / AGP Arbiter DisableRW
7-2	Reserved always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals,
	including PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All North Bridge registers (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CI	FB-CF8 - Configuration AddressRW
31	Configuration Space Enable
	0 Disabled default
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	Reserved always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
10-8	Function Number
^	Used to choose a specific function if the selected
	device supports multiple functions (functions 0-4 and
0 6	7 are defined for device 0 but the function number is
	unused / ignored for Device 1).
7-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
1-0	Fixed always reads 0

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.



Device 0 Function 0 Registers - AGP

Device 0 Function 0 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number and device number equal to zero and function number equal to 0. (CN333 does not support external AGP port)

Offset 1	-0 - V	endor ID (1106h)RO
15-0		ode (reads 1106h to identify VIA Technologies)
		evice ID (0259h)RO
15-0	ID C	ode (reads 0259h to identify the CN333 NB)
Offset 5	5-4 -C	ommand (0006h)RW
15-10		- rea
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8		R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
7	Addr	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6		y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3		ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI 1	Monitors special cycles Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1		ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0		pace RO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Offset 7	7-6 – S	tatus (0210h) RWC
15	Detec	cted Parity Error
	0	No parity error detecteddefault Error detected in either address or data phase.
	1	This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Siana	aled System Error (SERR# Asserted)
14	Signa	always reads 0
13	Signs	aled Master Abort
13	()	No abort receiveddefault
	1	Transaction aborted by the master
	•	write one to clear
12	Rece	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11	Signa	aled Target Abortalways reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
		Fast
		Mediumalways reads 01
•	10	
		Reserved
8	7	Parity Error Detected
7	/ 0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
	V.	the North Bridge was initiator of the operation
<u> </u>	Foot	in which the error occurred write one to clear
6		Back-to-Back Capablealways reads 0 Definable Featuresalways reads 0
5		Hz Capable always reads 0
4		orts New Capability listalways reads 1
3-0	Rese	
	Trese.	, eaaiways ieads o
Offset 8	3 - Rev	ision ID (0nh)RO
7-0	Chip	Revision Codealways reads 0nh
Offset 9) - Pro	gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Offset A	A - Sul	o Class Code (00h)RO
7-0		Class Code reads 00 to indicate Host Bridge
Offset I		se Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
7-0	Dasc	Class Code reads of to indicate Bridge Device
Offset I	D - Lat	tency Timer (00h)RW
Specifie	s the l	atency timer value in PCI bus clocks.
7-3	Guar	ranteed Time Slice for CPUdefault=0
2-0		rved (fixed granularity of 8 clks) always read 0
	Bits 2	2-1 are writeable but read 0 for PCI specification
	comp	atibility. The programmed value may be read
		in Rx75[6-4] (PCI Arbitration 1).



Device 0 Function 0 Header Registers (continued)

Offset E - Header Type (00h)RO	Offset 13-10 - Graphics Aperture Base (AGP 3.0)
7-0 Header Type Code	(00000008h)RW
Rx4F[0]=0: reads 00h: single function	This register is interpreted per the following definition if
Rx4F[0]=1: reads 80h, multi function	Rx4D[2]=1 (AGP 3.0 header at Rx80h).
Offset F - Built In Self Test (BIST) (00h)RO	31-22 Programmable Base Address Bitsdef=0
7 BIST Supportedreads 0: no supported functions	These bits behave as it hardwired to 0 if the
6-0 Reserved	corresponding AGP 3.0 Graphics Aperture Size
	register bit (Device 0 Function 0 Offset 94h) is 0.
	31 30 29 28 27 26 25 24 23 22 (Base)
	<u>11 10 9 8 7 6 5 4 3 2 1 0</u> (Size)
Off (12.10 C 1) A (D (1.00 A))	RW RW RW RW 0 0 RW RW RW RW RW RW 4M
Offset 13-10 - Graphics Aperture Base (AGP 2.0)	RW RW RW RW 0 0 RW RW RW RW RW 0 8M
(00000008h)RW	
This register is interpreted per the following definition is	RW RW RW RW 0 0 RW RW RW 0 0 0 32M RW RW RW RW 0 0 RW RW 0 0 0 64M
Rx4D[2]=0 (AGP 2.0 header at Rx80h).	RW RW RW RW 0 0 RW 0 0 0 0 0 128M
31-28 Upper Programmable Base Address Bits def=0	
27-20 Lower Programmable Base Address Bits def=0	RW RW RW 0 0 0 0 0 0 0 0 512M
These bits behave as if hardwired to 0 if the	RW RW 0 0 0 0 0 0 0 0 0 1G
corresponding AGP 2.0 Graphics Aperture Size	RW 0 0 0 0 0 0 0 0 0 0 2G-max
register bit (Device 0 Function 0 Offset B4h) is 0.	0 0 0 0 0 0 0 0 0 0 0 4G
27 26 25 24 22 22 21 20 (Dans)	21-4 Reserved always reads 0
27 26 25 24 23 22 21 20 (Base) <u>7 6 5 4 3 2 1 0</u> (Size)	3 Prefetchable always reads 1
7 6 5 4 3 2 1 0 (Size) RW RW RW RW RW RW RW 1M	Indicates that the locations in the address range
RW R	defined by this register are prefetchable.
RW RW RW RW RW W 0 2M	2-1 Typealways reads 0
RW RW RW RW RW 0 0 4M	Indicates the address range in the 32-bit address
RW RW RW RW RW O O O O O O O O O O O O O	space.
RW RW RW 0 0 0 0 10M RW RW RW 0 0 0 0 32M	0 Memory Spacealways reads 0
RW RW 0 0 0 0 0 0 64M	Indicates the address range in the memory address
RW 0 0 0 0 0 0 0 128M	space.
0 0 0 0 0 0 0 0 256M	
	Offset 2D-2C – Subsystem Vendor ID (0000h) R/W1
19-4 Reservedalways reads (3 Prefetchablealways reads 1	
Indicates that the locations in the address range	·
defined by this register are prefetchable.	This register may be written once and is then read only.
2-1 Typealways reads (Offset 2F-2E – Subsystem ID (0000h)
Indicates the address range in the 32-bit address	15-0 Subsystem ID default = 0
space.	This register may be written once and is then read only.
0 Memory Spacealways reads (y i
Indicates the address range in the memory address	
space.	
space.	Offset 37-34 - Capability Pointer (CAPPTR)RO
	Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr ... always reads 0000 0080h



AGP Miscellaneous Control

7-1	Reserved		alw	ays reads (
0	Bridge	Configuration	Supports	Multiple
	Functions	,		•
	can	supported, other not be seen and en accessed	will return F	FFFFFFF
	1 Sup	ported (this bit is	reflected on R	x0E[7])

AGP Power Management Control

e Function Cont	rol (00h)	RW	Offset :	50 – Power Management Capability IDRO
	alv	vays reads 0	7-0	Capability IDalways reads 01h
Configuration	Supports	Multiple	Offset :	51 – Power Management Next PointerRO
supported, other for the seen and			7-0	Next Pointer always reads 00h ("Null" Pointer)
accessed			Offset :	52 – Power Mgmt Capabilities IRO
orted (this bit is r			7-0	Power Management Capabilities always reads 02h
			Offset :	53 – Power Mgmt Capabilities IIRO
			7-0	Power Management Capabilities always reads 00h
			Offset :	54 – Power Mgmt Control / StatusRW
			7-2 1-0	Reserved always reads 0 Power State 00 D0 default 01 -reserved- 10 -reserved- 11 D3 Hot
			Offset :	55 – Power Management StatusRO
			7-0	Power Management Statusalways reads 00h
			Offset :	56 – PCI-to-PCI Bridge Support Extensions RO
			7-0	P2P Bridge Support Extensions always reads 00h
			Offset :	57 – Power Management DataRO
			7-0	Power Management Dataalways reads 00h



AGP GART / Graphics Aperture

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the CN333.

This scheme is shown in the figure below.




Figure 4. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the CN333 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc) for AGP 2.0 and 4MB to 2GB for AGP 3.0. The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in Device 0 Function 0 Rx10. The Graphics Aperture Size and TLB Table Base are defined in Rx94 and Rx98 along with various control bits.



Device 0 Function 1 Registers – Error Reporting

Device 0	Function 1	l Header	Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 1.

Offset 1	-0 - V	endor ID (1106h)RO	
		ode (reads 1106h to identify VIA Technologies)	
		evice ID for Error Reporting (1259h)RO	
15-0	ID Code (reads 1259h to identify CN333 NB virtual		
	devic	e function 1)	
Offset 5	S-4 -C	ommand (0006h)RW	
15-10			
9		Back-to-Back Cycle EnableRO	
	0	Fast back-to-back transactions only allowed to	
	v	the same agent default	
	1	Fast back-to-back transactions allowed to	
	-	different agents	
8	SER	R# EnableRO	
	0	SERR# driver disabled default	
	1	SERR# driver enabled	
7	Addı	ress / Data SteppingRO	
	0	Device never does steppingdefault	
	1	Device always does stepping	
6	Parit	y Error ResponseRW	
	0	Ignore parity errors & continuedefault	
	1	Take normal action on detected parity errors	
5	VGA	Palette SnoopRO	
	0	Treat palette accesses normallydefault	
	1	Don't respond to palette accesses on PCI bus	
4		ory Write and Invalidate CommandRO	
	0	Bus masters must use Mem Writedefault	
	1	Bus masters may generate Mem Write & Inval	
3	_	ial Cycle MonitoringRO	
	0	Does not monitor special cyclesdefault	
_	1	Monitors special cycles	
2	PCI	Bus MasterRO	
	0	Never behaves as a bus master	
	1	Can behave as a bus masterdefault	
1	viem 0	nory SpaceRO	
	1	Does not respond to memory space Responds to memory spacedefault	
0	I/O S		
U	0	Does not respond to I/O spacedefault	
	1	Responds to I/O spacedefault	
	1	Responds to 1/O space	

	7-6 – Status (0200h)RWC
15	Detected Parity Error
10	0 No parity error detected default
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6) write 1 to clear
14	Signaled Sys Err (SERR# Asserted) always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by master . write 1 to clear
12	Received Target Abort
	0 No abort received default
	1 Transaction aborted by target write 1 to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
	0 No data parity error detected default
0 2	1 Error detected in data phase. Set only if error
	response enabled via command bit- $6 = 1$ and
	the North Bridge was initiator of the operation
	in which the error occurred write one to clear
7 6	Fast Back-to-Back Capablealways reads 0
	User Definable Featuresalways reads 0
5	66MHz Capable always reads 0
4	
2.0	Supports New Capability listalways reads 0
3-0	Reservedalways reads 0
Offset 8	Reserved always reads 0 3 - Revision ID (0nh) RO
Offset 8	Reservedalways reads 0
Offset 8 8-0	Reserved always reads 0 3 - Revision ID (0nh) RO
Offset 8 8-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh
Offset 8 8-0 Offset 9 7-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh 2 - Programming Interface (00h) RO Interface Identifier always reads 00h
Offset 9 7-0 Offset 4	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO
Offset 9 7-0 Offset 4 7-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code reads 00 to indicate Host Bridge
Offset 5 7-0 Offset 1 7-0 Offset 1	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh 2 - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code Teads 00 to indicate Host Bridge B - Base Class Code (06h) RO
Offset 9 7-0 Offset 4 7-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code reads 00 to indicate Host Bridge
Offset 5 7-0 Offset 1 7-0 Offset 1 7-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO
Offset 5 7-0 Offset 1 7-0 Offset 2 7-0 Offset 3	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO Chip Revision ID (0000h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Chip Revision ID (0000h) RO Chip Revision Code (00h) RO Chip
Offset 5 7-0 Offset 1 7-0 Offset 2 15-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code reads 00 to indicate Host Bridge B - Base Class Code (06h) RO Base Class Code reads 06 to indicate Bridge Device 2D-2C - Subsystem Vendor ID (0000h) M1 / RO Subsystem Vendor ID (0000h) default = 0
Offset 3 7-0 Offset 1 7-0 Offset 1 7-0 Offset 2 15-0 This reg	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (100h) RO Subsystem Vendor ID (10000h) MI / RO Subsystem Vendor ID (10000h) default = 0 gister may be written once and is then read only.
Offset 2 7-0 Offset 2 7-0 Offset 2 7-0 Offset 2 15-0 This reg	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (106h) RO Subsystem Vendor ID (10000h) RO Subsystem Vendor ID RO Subsystem Vendor ID (10000h) RO Subsystem Vendor ID
Offset 2 7-0 Offset 2 7-0 Offset 2 7-0 Offset 2 15-0 This reg Offset 2 15-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO Subsystem Vendor ID (0000h) W1 / RO Subsystem Vendor ID default = 0 gister may be written once and is then read only. 2F-2E - Subsystem ID (0000h) W1 / RO Subsystem ID (0000h) default = 0
Offset 2 7-0 Offset 2 7-0 Offset 2 7-0 Offset 2 15-0 This reg Offset 2 15-0	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (106h) RO Subsystem Vendor ID (10000h) RO Subsystem Vendor ID RO Subsystem Vendor ID (10000h) RO Subsystem Vendor ID
Offset 2 7-0 Offset 2 7-0 Offset 2 7-0 Offset 2 15-0 This reg Offset 2 15-0 This reg	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO Base Class Code (100h) RO Base Class Code (100h) RO Base Class Code (100h) RO Subsystem Vendor ID (10000h) RO Subsystem ID R
Offset 3 7-0 Offset 1 7-0 Offset 2 15-0 This reg Offset 3 15-0 This reg	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (100h) RO Base Class Code (100h) RO Subsystem Vendor ID (1000h) RO Subsystem Vendor ID (1000h) MI / RO Subsystem Vendor ID (1000h) MI / RO Subsystem Vendor ID (1000h) MI / RO Subsystem ID (1000h) MI / RO Subsystem ID (1000h) RO Subsystem ID (1000h) RO Subsystem ID RO
Offset 3 7-0 Offset 1 7-0 Offset 2 15-0 This reg Offset 3 15-0 This reg	Reserved always reads 0 3 - Revision ID (0nh) RO Chip Revision Code always reads 0nh D - Programming Interface (00h) RO Interface Identifier always reads 00h A - Sub Class Code (00h) RO Sub Class Code (06h) RO Base Class Code (06h) RO Base Class Code (06h) RO Base Class Code (100h) RO Base Class Code (100h) RO Base Class Code (100h) RO Subsystem Vendor ID (10000h) RO Subsystem ID R



Device 0 Function 1 Device-Specific Registers

These registers are normally programmed once at system initialization time.

V-Link Error Reporting

Offset :	50 – V-Link Error StatusWC
7-1	Reserved always reads 0
0	V-Link Parity Error Detected by NBWC
	0 No V-Link Parity Error Detecteddefault
	1 V-Link Parity Error Detected (write 1 to clear)
Offset :	58 – V-Link Error Reporting EnableRW
7	Parity Error or SERR# Reported via NMI
	0 Disabledefault
	1 Enable
6	Parity Error or SERR# Reported to SB via Vlink
	0 Disabledefault
	1 Enable
5-1	Reserved always reads 0
0	V-Link Parity Check Report
	0 Disabledefault
	1 Enable

AGP Error Reporting

nk Error StatusWC	Offset 1	E0 – AGP / PCI2 Error Status 1 (00h) RWC
dalways reads 0	7	AGP Cycle Data Parity Error WC
Parity Error Detected by NBWC		0 Parity Error did not occur default
o V-Link Parity Error Detecteddefault		1 Parity error occurred write 1 to clear
-Link Parity Error Detected (write 1 to clear)	6	PCI #2 GSERR Error WC
•		0 Parity Error did not occur default
nk Error Reporting EnableRW		1 Parity error occurred write 1 to clear
Error or SERR# Reported via NMI	5-0	Reserved always reads 0
isabledefault		
nable		
Error or SERR# Reported to SB via Vlink		
isabledefault	Offset 1	E1 – AGP / PCI2 Error Status 2 (00h)RO
nable	7-2	Reserved always reads 0
dalways reads 0	1-0	Isoch Error Code from Func 0 Rx8C[1:0] RO
Parity Check Report		0.7
isabledefault		
nable	(4)	
	Offset 1	E8 – AGP / PCI2 Error Reporting Enable (00h) RW
	7-5	Reserved always reads 0
	4	Report Data Parity Errors on AGP Cycles
	7	0 Disabledefault
		9. E 11
	3-2	Reservedalways reads 0
	1	Report Data Parity Errors on PCI2 Cycles
		0 Disabledefault
		1 Enable
	0	
	0	Report Address Parity Errors on PCI2 Cycles 0 Disable
Y		0 Disable default 1 Enable
		1 Ellable
,		



Device 0 Function 2 Registers – Host CPU

Device 0 Function 2 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 2.

Offset 1	-0 - V	endor ID (1106h)RO			
15-0	ID Code (reads 1106h to identify VIA Technologies)				
Offset 3	2 D	evice ID (2259h)RO			
15-0		ode (reads 2259h) to identify CN333 NB virtual			
15-0		the function 2)			
	devic	e function 2)			
Offset 5	5-4 -C	ommand (0006h)RW			
		rved always reads 0			
9		Back-to-Back Cycle EnableRO			
	0	Fast back-to-back transactions only allowed to			
		the same agent default			
	1	Fast back-to-back transactions allowed to			
		different agents			
8	SERI	R# EnableRO			
	0	SERR# driver disableddefault			
	1	SERR# driver enabled			
7		ress / Data SteppingRO			
	0	Device never does steppingdefault			
	1	Device always does stepping			
6		y Error ResponseRW			
	0	Ignore parity errors & continuedefault			
_	1	Take normal action on detected parity errors			
5		Palette SnoopRO			
	0	Treat palette accesses normallydefault			
	1	Don't respond to palette accesses on PCI bus			
4		ory Write and Invalidate CommandRO			
	0	Bus masters must use Mem Writedefault			
2	1	Bus masters may generate Mem Write & Inval			
3	-	ial Cycle MonitoringRO			
	0	Does not monitor special cyclesdefault Monitors special cycles			
2	-	Bus MasterRO			
2	0	Never behaves as a bus master			
	1	Can behave as a bus masterdefault			
1	-	ory SpaceRO			
1	0	Does not respond to memory space			
	1	Responds to memory spacedefault			
0	_	spaceRO			
Ü	0	Does not respond to I/O spacedefault			
	1	Responds to I/O space			
	-	1rr			

Offset 7	7-6 – S	tatus (0200h)RWC
15	Dete	cted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled Sys Err (SERR# Asserted) always reads 0
13		aled Master Abort
	0	No abort received default
	1	Transaction aborted by master . write 1 to clear
12	Rece	ived Target Abort
	0	No abort received default
	1	Transaction aborted by target write 1 to clear
11	Signa	aled Target Abortalways reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
		Fast
		Mediumalways reads 01
	10	Slow
		Reserved
8	Data	Parity Error Detected
	0	- 10 man party - 10 m
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
_ 4	12	in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		Definable Featuresalways reads 0
5		Hz Capable always reads 0
4	Supp	orts New Capability listalways reads 0
3-0	Kese	rvedalways reads 0
Offset 8	- Rev	ision ID (0nh)RO
9-0	Chip	Revision Codealways reads 0nh
	у	
Offset 9	- Pro	gramming Interface (00h)RO
7-0		face Identifieralways reads 00h
Offset A		b Class Code (00h)
		Class Codereads 00 to indicate Host Bridge
		5
		se Class Code (06h)RO
7-0	Base	Class Code reads 06 to indicate Bridge Device
Offset 2	D-2C	- Subsystem Vendor ID (0000h) W1 / RO
15-0	Subs	ystem Vendor IDdefault = 0
This reg	ister n	nay be written once and is then read only.
_		— Subsystem ID (0000h)W1 / RO
15-0		ystem ID default = 0
		nay be written once and is then read only.
11115 105	, 11	any of minor once and to mon road only.

31-0 AGP Capability List Ptr ... always reads 0000 0000h

Contains an offset from the start of configuration space.



Device 0 Function 2 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Host CPU Control

Offset :	50 - Request Phase Control (00h)RW	Off
7	CPU Hardwired IOQ (In Order Queue) Size	
	Default set from the inverse of the VD2 strap. This	
	register can be written 0 to restrict the chip to one	
	level of IOQ.	
	0 1-Level (strap pulled high)	
	1 8-Level (strap pulled low)	
6	Dual CPU Support	
	Default set from the VD7 strap (VT8237 South	
	Bridge PDCS3# pin) or ROMSIP.	
	0 Single (SB strap pulled low)	
	1 Dual (SB strap pulled high)	
5	Fast DRAM Access	
	0 Disabledefault	
	1 Enable	
4-0	Dynamic Defer Snoop Stall Count	
	(granularity = 2T, normally set to 01000b)	
Offset :	51 - CPU Interface Basic Control (00h)RW	
7	CPU Read DRAM Fast Ready	
	0 Wait until all 8 QWs are received before	
	DRDY is returneddefault	
	1 See Rx60-67 for DRDY timing	
6	Read Around Write	
	0 Disabledefault	
	1 Enable	
5	DRQ Control	
	0 Non pipelined similar to Pro266default	<u>Of</u>
	1 Pipelined	,
4	CPU to PCI Read Defer	•
	0 Disabledefault	
	1 Enable	
3	Two Defer / Retry Entries	
	0 Disabledefault	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	1 Enable	/
2	Two Defer / Retry Entries Shared	
	0 Each entry is dedicated to 1 CPUdefault	
	1 Each entry is shared by 2 CPUs	
1	PCI Master Pipelined Access	
	0 Disabledefault	
	1 Enable	
0	Reserved always reads 0	

ffset 5	5 2 – Cl	<u> PU Interface Advanced Ctrl (00</u>	<u>)h)RW</u>
7	CPU	RW DRAM 0WS for Back-to-	-Back Pipeline
	Acces		-
	0	Disable	default
	1	Enable	
6	HRE	Q High Priority	
	0	Disable	default
	1	Enable	
5	AGT	L+ Pullups	
	Defau	ult set from the inverse of the V	D3 strap.
	0	Disable (strap pulled high)	
	1	Enable (strap pulled low)	
4	Rese	rved	always reads 0
3	Write	e Retire Policy After 2 Writes	
	0	Disable	default
	1,	Enable	
2	2-Lev	vel Defer Queue with Lock	
6	0	Normal Operation	
	1	Enhanced Operation (this bit sh	ould always be
	•	set to 1)	
1		ecutive Speculative Read	
		Disable	default
4		Enable	
0	Speci	ulative Read	
	0	Disable	default
	1	Enable	
ffset 5	3 _ 🕒	PU Arbitration Control (00h)	RW
		Timer	
3-0	RPRI	Timer (units of 4 HCI Ks)	default = 0



Offset 5	54 - CPU Frequency (00h)RW	Offset 5	56 – Reorder Latency (00h)RW
7-5	CPU FSB Frequency Set from VD4,1,0 Straps	7-4	Medium Threshold for Write Policy to Improve
	000 100 MHz (all three straps pulled low)		Memory Read / Write Performance
	001 133 MHz		A setting of 2-4 is recommendeddefault = 0h
	010 -reserved-	3-0	Maximum Reorder Latency
	011 -reserved-		0000 Disable (same as Rx55[0]=0)default
	100 -reserved-		0001 Reorder latency 1 (Rx55[0] must be 1)
	101 -reserved-		0010 Reorder latency 2 (Rx55[0] must be 1)
	110 -reserved-		
	111 Auto		1100 Reorder latency 12 (Rx55[0] must be 1)
4	SDRAM Burst Length of 8		1101 -reserved-
	0 Disabledefault		1110 -reserved-
	1 Enable (must be set for 128-bit operation)		1111 -reserved-
3	Fast Host Master Read Ready		
	0 Disable (normal)default	Offset A	58 – Delivery / Trigger Control (00h)RW
_	1 Enable (1T early)		
2	PCI Master 8QW Operation	7	Redirection Hint in Register-Triggered APIC
	0 Disabledefault		0 default
	1 Enable	(Tuigasu Degistau
1	Sync 1T Conversion	6	Trigger Register 0default
	0 Transparentdefault		default
0	1 Sync	5.4	Trigger Mode
0	VPX Mode	3	0 default
	0 Disable (AGP Mode)default1 Enable (VPX Mode)		1 default
	1 Eliable (VI X Wode)	4	Delivery Status
Offset 5	55 – CPU Miscellaneous Control (00h)RW		0 default
7-6	Snoop Queue		
	00 12-leveldefault	3_	Destination Mode
	01 13-level		0 default
	1x 16-level		1
5	Reserved always reads 0	2-0	Delivery Mode
4	Fast Command with 8QW Prefetch		000 default
	0 Disabledefault		001
	1 Enable		010
3	Reserved always reads 0		011
2	Medium Threshold for Write Policy		100
	0 Disabledefault		101
	1 Enable		110
1	DRDY Early / Late Timing Select		111
	0 2T Earlydefault		
Λ	1 2T Late		
0	Reserved always reads 0		



Offset :	59 – IPI Control (00h)RW
7-1	Reserved always reads 0
0	Lowest Priority IPI Support
	0 Disabledefault
	1 Enable
Offset :	5A – Destination ID (00h)RW
7-0	Destination ID in A[19:12] default = 00h
Offset :	5B – Interrupt Vector (00h)RW
7-0	
	. ,
Offset :	5C - CPU Miscellaneous Control (00h)RW
7	Reserved always reads 0
6	Copy / Compare Performance Improvement
	0 Disabledefault
_	1 Enable
5	CPU Bus Ownership
	0 Disabledefault
4	1 Enable Patch D11 in APIC Logic Mode
4	Patch D11 in APIC Logic Mode 0 Disabledefault
	1 Enable
3	Redirection Hint Information Obtained From
_	0 Address Fielddefault
	1 Data Field
2	Destination Mode Information Obtained From
	0 Address Fielddefault
	1 Data Field
1	APIC Cluster Mode Support
	0 Disabledefault
0	1 Enable
U	Reserved always reads 0
O ee	- N. V. D. 6 (001)
	5D – Write Policy (00h)RW
7-4	Write Request Limit default = 0h
3-0	Write Request Base default = 0h
Offset :	5E – Bandwidth Timer (00h)RW
7-4	Host CPU Bandwidth Timer default = 0h
3-0	DRAM Bandwidth Timer default = 0h

W	Offset 5	5F - CPU Miscellaneous Control (00h)RW
0	7	Same Bank But Different Sub-Bank Considered
		Off-Page
ılt		0 Disabledefault
		1 Enable (reduces post-write burst length and
		may increase performance)
	6	Back-to-Back Fast Read, Burst CPU-to-AGP
		Read and Burst CPU-to-Memory Read
W		0 Disabledefault
)h		1 Enable
T 7	5	Machine Error Output
<u>W</u>		0 Disable default
)h		1 Enable
	4	Bus Initialization Output
		0 Disable default
W		1 Enable
0	3	Pipeline APIC / Master Transactions
U		0 Disabledefault
ılt		1 Enable
111	2	Host CPU Bandwidth Limited
		0 Disabledefault
ılt		1 Enable
111	1	DRAM Bandwidth Limited
		0 Disabledefault
ılt		1 Enable
111	0	Improve CPU Access DRAM Read After Write
		0 Disabledefault
ılt		1 Enable
III		
	4 (2	
ılt		
111		
ılt	<i>'</i>	
111		
0		
١		7
	1	
<u>W</u>	-	



urst DRD
st DRDY
0 ws DF
1 ws DF
urst DRD
rved
t DRDY
Disable.
Enable
rved
owest Pri
owest Pri
Lowest Pr
owest Pri
owest Pr
owest Pr
owest Pri
owest Pri

Offset (66 - Burst DRDY Timing Control 1 (00h) RW
7	Burst DRDY Wait State #8
6	Burst DRDY Wait State #7
5	Burst DRDY Wait State #6
4	Burst DRDY Wait State #5
3	Burst DRDY Wait State #4
2	Burst DRDY Wait State #3
1	Burst DRDY Wait State #2
0	Burst DRDY Wait State #1
	0 0 ws DRDY Burst
	1 1 ws DRDY Burst
Offset (67 – Burst DRDY Timing Control 2 (00h) RW
7-6	Reserved always reads 0
5-4	Burst DRDY Wait State #10-9
	0 Disable default
	1 Enable
3-0	Reserved always reads 0
Offset (68 – Lowest Priority CPU ID #0 (00h)RO
Offset (69 – Lowest Priority CPU ID #1 (00h)RO
Offset	6A – Lowest Priority CPU ID #2 (00h)RO
Offset (6B – Lowest Priority CPU ID #3 (00h)RO
Offset (6C – Lowest Priority CPU ID #4 (00h)RO
Offset (6D – Lowest Priority CPU ID #5 (00h)RO
Offset (6E – Lowest Priority CPU ID #6 (00h)RO
Offset	6F – Lowest Priority CPU ID #7 (00h)RO



Host CPU AGTL+ I/O Control

<u>Offset</u>	70 – Host Address (2x) Pullup DriveRW
7	Reserved always reads 0
6-4	Reserved (Do Not Program) default = 0
3	Reserved always reads 0
2-0	Address Pullup Drive (HA,HREQ#) default = 0
O.CC 4	71 H-4 Address (2-) D-11d D-2 DW
	71 – Host Address (2x) Pulldown DriveRW
7	Reserved always reads 0
6-4	110501 / 04 (201/0011081411)
3	Reserved always reads 0
2-0	Address Pulldown Drive (HA,HREQ#) . default = 0
Offset	72 – Host Data (1x) Pullup DriveRW
7	Reserved always reads 0
6-4	Reserved (Do Not Program) default = 0
3	Reserved always reads 0
2-0	Data Pullup Drive (HD) default = 0
Offset	73 – Host Data (1x) Pulldown DriveRW
Oliset	73 - 1105t Data (1x) 1 unuuwn Diive
7	Reservedalways reads 0
7 6-4	Reserved
7 6-4 3	$ \begin{array}{cccc} \textbf{Reserved} & & & \text{always reads 0} \\ \textbf{Reserved (Do Not Program)} & & & \text{default = 0} \\ \textbf{Reserved} & & & \text{always reads 0} \\ \end{array} $
7 6-4	Reservedalways reads 0Reserved (Do Not Program)default = 0Reservedalways reads 0Data Pulldown Drive (HD)default = 0
7 6-4 3	Reservedalways reads 0Reserved (Do Not Program)default = 0Reservedalways reads 0Data Pulldown Drive (HD)default = 0Refer to BIOS Porting Guide for recommended
7 6-4 3 2-0	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
7 6-4 3 2-0	Reservedalways reads 0Reserved (Do Not Program)default = 0Reservedalways reads 0Data Pulldown Drive (HD)default = 0Refer to BIOS Porting Guide for recommended
7 6-4 3 2-0 Note:	Reservedalways reads 0Reserved (Do Not Program)default = 0Reservedalways reads 0Data Pulldown Drive (HD)default = 0Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations.
7 6-4 3 2-0 Note:	Reserved
7 6-4 3 2-0 Note:	Reserved always reads 0 Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control RW Reserved always reads 0
7 6-4 3 2-0 Note:	Reserved always reads 0 Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control RW Reserved always reads 0
7 6-4 3 2-0 Note:	Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control Reserved always reads 0 HD[63:48, 31:16] Output Stagger 0 No delay default
7 6-4 3 2-0 Note:	Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control RW Reserved always reads 0 HD[63:48, 31:16] Output Stagger 0 No delay default 1 1 nsec delay
7 6-4 3 2-0 Note: Offset 7-6 5	Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control Reserved always reads 0 HD[63:48, 31:16] Output Stagger 0 No delay default 1 1 nsec delay HA[31:17] Output Stagger
7 6-4 3 2-0 Note: Offset 7-6 5	Reserved (Do Not Program) default = 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 - Output Delay / Stagger Control Reserved always reads 0 HD[63:48, 31:16] Output Stagger 0 No delay default 1 1 nsec delay HA[31:17] Output Stagger 0 No delay default
7 6-4 3 2-0 Note: Offset 7-6 5	Reserved always reads 0 Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 – Output Delay / Stagger Control RW Reserved always reads 0 HD[63:48, 31:16] Output Stagger 0 No delay default 1 necedelay HA[31:17] Output Stagger 0 No delay default

Offset '	75 – AGTL+ I/O Control (00h)RW
7	AGTL+ 1x Input Increase Delay to Filter Noise
	0 Disable default
	1 Enable
6	AGTL+ 2x Input Increase Delay to Filter Noise
	0 Disable default
	1 Enable
5	AGTL+ Slew Rate Control
	0 Disabledefault
	1 Enable
4	Increase Delay for First HD Strobe
	0 Disable default
	1 Enable
3	Input Pullup
	0 Disable default
	1 Enable
2	AGTL+ Strobe Internal Termination Pullups
	0 Disable default
	1 Enable
1	AGTL+ Data Internal Termination Pullups
	0 Disabledefault
	1 Enable
0	AGTL+ Dynamic Compensation
	0 Disable default
	1 Enable
Occ.	TO ACTUAC COMPANY (AND)
	76 - AGTL+ Comp Status (00h)RW
Offset 7	Select AutoCompensation Drive
	Select AutoCompensation Drive 0 Disable
	Select AutoCompensation Drive 0 Disable
7	Select AutoCompensation Drive 0 Disable
7 6-4	Select AutoCompensation Drive 0 Disable
7	Select AutoCompensation Drive 0 Disable
7 6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
7 6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive 0 Disable
6-4	Select AutoCompensation Drive O Disable
6-4	Select AutoCompensation Drive O Disable
6-4	Select AutoCompensation Drive O Disable
6-4 3	Select AutoCompensation Drive O Disable
6-4	Select AutoCompensation Drive O Disable
6-4 3 2	Select AutoCompensation Drive O Disable
6-4 3 2	Select AutoCompensation Drive O Disable
6-4 3 2 1-0 Offset	Select AutoCompensation Drive 0 Disable

....default = 0



Device 0 Function 3 Registers – DRAM

Device 0 Function 3 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 3.

		endor ID (1106h)RO			
15-0 ID Code (reads 1106h to identify VIA Technologies)					
06642	2 D				
		evice ID (3259h)RO			
15-0		ID Code (reads 3259h to identify CN333 NB virtual			
	devic	e function 3)			
Offset 5	5-4 –C	ommand (0006h)RW			
15-10	Rese	rvedalways reads 0			
9	Fast	Back-to-Back Cycle EnableRO			
	0	Fast back-to-back transactions only allowed to			
		the same agentdefault			
	1	Fast back-to-back transactions allowed to			
		different agents			
8	SER	R# EnableRO			
	0	SERR# driver disableddefault			
	1	SERR# driver enabled			
7		ress / Data SteppingRO			
	0	Device never does steppingdefault			
	1	Device always does stepping			
6	Parit	y Error ResponseRW			
	0	Ignore parity errors & continuedefault			
_	1	Take normal action on detected parity errors			
5		Palette SnoopRO			
	0	Treat palette accesses normallydefault			
	1	Don't respond to palette accesses on PCI bus			
4		ory Write and Invalidate CommandRO			
	0	Bus masters must use Mem Writedefault			
2	1	Bus masters may generate Mem Write & Inval			
3	-	ial Cycle MonitoringRO			
	0	Does not monitor special cyclesdefault			
2	_	Monitors special cycles Bus MasterRO			
2	0	Never behaves as a bus master			
	1	Can behave as a bus masterdefault			
1	-	ory SpaceRO			
1	0	Does not respond to memory space			
	1	Responds to memory spacedefault			
0	_	spaceRO			
U	0	Does not respond to I/O spacedefault			
	1	Responds to I/O space			
	1	Tropolius to 1/0 space			

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	cted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14		aled Sys Err (SERR# Asserted) .always reads 0
13	٠.	aled Master Abort
	0	No abort received
10	1	Transaction aborted by master . write 1 to clear
12		ived Target Abort
	0	No abort received
11	l	led Target Abortalways reads 0
11	Signa 0	Target Abort never signaled
10-9		SEL# Timing
10-7		Fast
		Mediumalways reads 01
		Slow
•		Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
7	1	Error detected in data phase. Set only if error
		response enabled via command bit- $6 = 1$ and
7		the North Bridge was initiator of the operation
4	V.	in which the error occurred write one to clear
7	Fast	Back-to-Back Capablealways reads 0
6		Definable Featuresalways reads 0
5		Hz Capable always reads 0
3-0	Supp	orts New Capability listalways reads 0 rvedalways reads 0
3-0	Kese	r veu /aiways leads 0
Offset 8	- Rev	ision ID (0nh)RO
		Revision Code always reads 0nh
	·	
Offset 9	- Pro	gramming Interface (00h)RO
7-0		face Identifieralways reads 00h
Offset A		Class Code (00h)RO
7-0	Sub (Class Codereads 00 to indicate Host Bridge
		se Class Code (06h) RO
7-0	Base	Class Code reads 06 to indicate Bridge Device
Officet 2	D 10	Subsystem Vender ID (0000h) W1 / DO
		- Subsystem Vendor ID (0000h) W1 / RO
15-0		ystem Vendor IDdefault = 0
_		hay be written once and is then read only.
		- Subsystem ID (0000h)W1 / RO
		ystem IDdefault = 0
This reg	ıster n	nay be written once and is then read only.
0.00 + 2		C 199 B ((C) PRED)
		Capability Pointer (CAPPTR)RO
Contains	s an of	fset from the start of configuration space.

31-0 AGP Capability List Ptr ... always reads 0000 0000h

Device 0 Function 3 Device-Specific Registers

These registers are normally programmed once at system initialization time.

DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies CN333 BIOS porting guide for details).

Table 6. System Memory Map

Space DOS	Start 0	<u>Size</u> 640K	Address Range 00000000-0009FFFF	<u>Comment</u> Cacheable
DOS	U	040K	00000000-0009FFFF	Cacileable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Offset 40-47 – DRAM Row Ending Address:

Offset 40 – Bank 0 Ending (HA[32:25]) (01h)RW
Offset 41 – Bank 1 Ending (HA[32:25]) (01h)RW
Offset 42 - Bank 2 Ending (HA[32:25]) (01h)RW
Offset 43 – Bank 3 Ending (HA[32:25]) (01h)RW
Offset 44 - Bank 4 Ending (HA[32:25]) (01h)RW
Offset 45 - Bank 5 Ending (HA[32:25]) (01h)RW
Offset 46 - Bank 6 Ending (HA[32:25]) (01h)RW
Offset 47 – Bank 7 Ending (HA[32:25]) (01h)RW
ote: Refer to the BIOS Porting Guide or BIOS Porting

No Update Note for detailed programming information.

Offset 4	<u> 48 - DRAM DIMM #0 Control (00h)</u>	RW
7	Rank 1 Enable	\dots default = 0
6	Rank 0 Enable	
5	Rank 1 Is Above 4GB	\dots default = 0
4	Rank 0 Is Above 4GB	\dots default = 0
3-0	MA Setting (see Table below)	\dots default = 0
Offset 4	49 - DRAM DIMM #1 Control (00h)	RW
7	Rank 3 Enable	\dots default = 0
6	Rank 2 Enable	
5	Rank 3 Is Above 4GB	
4	Rank 2 Is Above 4GB	
3-0	MA Setting (see Table below)	\dots default = 0
Offset 4	4A - DRAM DIMM #2 Control (00h)	RW
Offset 4	4A - DRAM DIMM #2 Control (00h) Rank 5 Enable	
		\dots default = 0
7	Rank 5 Enable	default = 0 $default = 0$ $default = 0$
7 6	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0
7 6 5	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable	default = 0default = 0default = 0default = 0default = 0
7 6 5 4 3-0	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table below)	default = 0default = 0default = 0default = 0default = 0default = 0
7 6 5 4 3-0 Offset	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table below)	default = 0default = 0default = 0default = 0default = 0default = 0default = 0
7 6 5 4 3-0 Offset 4 7 6 5	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table below)	default = 0
7 6 5 4 3-0 Offset 4	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table below)	default = 0

Table 7. DIMM MA Setting

				O
Ce	olumns	<u>12 Rows</u>	13 Rows	<u>14 Rows</u>
	8	0000 32 MB/Rank	_	_
Υ,	9	0001 64 MB/Rank	0100 128 MB/Rank	_
	10	0010 128 MB/Rank	0101 256 MB/Rank	1000 512 MB/Rank
	11	0011 256 MB/Rank	0110 512 MB/Rank	1001 1 GB/Rank
	12	_	0111 1 GB/Rank	1010 2 GB/Rank



Offset 5	51-50 - DRAM MA Map Type (2222h)RW	Offset :	55 - DRAM Rank Decode Address Config (00h) RW
15-13	Bank 5/4 MA Map Type (see Table below)	7-2	Reservedalways reads 0
12	Bank 5/4 1T Command Rate	1-0	DRAM Rank Decode Address Configuration
	0 2T Commanddefault		00 default
	1 1T Command		01
11-9	Bank 7/6 MA Map Type (see Table below)		10
8	Bank 7/6 1T Command Rate		11
	0 2T Commanddefault		
	1 1T Command	Offset :	56 - DRAM Timing for All Banks I (65h)RW
7-5	Bank 1/0 MA Map Type (see Table below)	7-6	Active Command to Precharge Command Period
4	Bank 1/0 1T Command Rate		$00 T_{RAS} = 6T$
	0 2T Commanddefault		$O1 T_{RAS} = 7T$ default
	1 1T Command		$10 T_{RAS} = 8T$
3-1	Bank 3/2 MA Map Type (see Table below)		$11 T_{RAS} = 9T$
0	Bank 3/2 1T Command Rate	5-4	CAS Latency
	0 2T Commanddefault		00 1.5T
	1 1T Command		01 2T
			10 2.5T default
	Table 8. MA Map Type Encoding		11 3T
000	reserved	3-2	ACTIVE to CMD
001	64/128Mb 8 / 9-bit Column Addressdefault		$00 T_{RCD} = 2T$
010	64/128Mb 9 / 10-bit Column Addressdefault	•	O1 Trcd = $3T$ default
010	64/128Mb 9 / 10-bit Column Address	^	10 Trcd = 4T
			11 $TRCD = 5T$
100	1Gb 10 / 11 / 12-bit Column Address	1-0	Precharge Command to Active Command Period
101	256/512Mb 8-bit Column Address		00 TRP = 2T 01 TRP = 3Tdefault
110	256/512Mb 9-bit Column Address		01 TRP = 31 default $10 TRP = 4T$
111	<u>256/512Mb</u> 10 / 11 / 12-bit Column Address		10 - 1RP - 41 11 - TRP = 5T
		. 0	II IRP-DI
Offset 5	52 - DRAM Rank End Address Bit-33 (00h)RW	Offset :	57 - DRAM Timing for All Banks II (01h)RW
7-1	Reserved always reads 0	7-6	Reservedalways reads 0
0	Rank End Address Bit-33default = 0	5	Active $(0) \rightarrow$ Active (1)
0.00		Y .	$0 TRRD = 2T \qquad \qquad default$
	53 - DRAM Rank Begin Address Bit-33 (00h)RW		$1 T_{RRD} = 3T$
7-1	Reserved always reads 0	4	Write Recovery Time
0	Rank Begin Address Bit-33 default = 0		0 2Tdefault
			1 3T
		3	TWTR
Offset 5	54 - DRAM Controller Internal Options (00h)RW		0 Twtr = 1Tdefault
7-5	Reserved always reads 0	•	1 Twrn = $2T$
4	Read-Modify-Write Option	2	Increase TRFC For 1 Gbit DRAMs 0 Disabledefault
	0 Disable default		1 Enable
	1 Enable	1-0	TRFC (Refresh-to-Active or Refresh-to-Refresh)
3	Apply Same-Channel Constraints on Different	1-0	Bit-2=0 Bit-2=1
	Channels		$\frac{BR^{2}-0}{00} \frac{BR^{2}-1}{12T}$
	0 Disabledefault		01 13T 22T default
	1 Enable		10 14T 23T
2	Two SCMD Buses Are Exclusive & Cannot		11 15T 24T
	Operate Simultaneously		
	0 Disabledefault		
	1 Enable		
1-0	Reservedalways reads 0		



Offset (60 - DRAM Control (00h)RW
7	0WS Back-to-Back Write to Different DDR Bank
	0 Disabledefault
	1 Enable
6	Fast Read to Read Turnaround
•	0 Disabledefault
	1 Enable (DQS postamble overlap with
	preamble)
5	Fast Read to Write Turnaround
3	0 Disabledefault
	1 Enable
4	Fast Write to Read Turnaround
4	
	0 2104010
•	1 Enable
3	DQSA Input Capture Extended Range Control
	0 default
_	1
2	DQSB Input Capture Extended Range Control
	0default
	1
1-0	DQS[7:4] Input Capture Extended Range Control
	for Channels A and B
	00 default
	01
	10
	11
0.00	
Offset (65 - DRAM Arbitration Timer (00h)RW
7-4	AGP Timer (units of 4 DRAM clocks) default = 0
3-0	CPU Timer (units of 4 DRAM clocks) default = 0
O.CC 4	CC DDAMA L'A A' C A 1000X DW
	66 - DRAM Arbitration Control (00h)RW
7	DRAM Controller Queue Greater Than 2
	0 Disabledefault
	1 Enable
6	DRAM Controller Queue Not Equal To 4
	0 Disabledefault
	1 Enable
5-4	Arbitration Parking Policy
	00 Park at last bus ownerdefault
	01 Park at CPU
	10 Park at AGP
	11 -reserved-
3-0	AGP / CPU Priority (units of 4 DRAM clocks)
	• . ,

7	DRAM Access Timing
	0 2Tdefa
	1 3T
6	Non-Burst Write-to-Write Can Be Closer in No
	DQM Mode
	0 Disabledefa
_	1 Enable
5	Zero Delay DRAM Channel Switching for Re
	Cycles 0 Disabledefa
	1 Enable
4	Zero Delay DRAM Channel Switching for Wr
-	Cycles
	0 Disabledefa
	1 Enable
3-0	DRAM Operating Frequency
	CPU / DRAM
	0000 133 / 133 (DDR-266)
	0001 100 / 133 (DDR-266) 133 / 166 (DDR-333)
2	133 / 100 (DDR-333)
	0101 100 / 166 (DDR-333)
	1001 -reserved-
·	0010 -reserved-
	1010 -reserved-
	All other combinations are reserved.
48	
7	
KA	
7	



Offset	69 - DRAM Page Policy Control (00h)RW	Offset 6	B - DRAM Arbitration Control (1
7-6	Bank Interleave		DQS Input DLL Adjust
	00 No Interleave default		0 Disable
	01 2-way		1 Enable
	10 4-way	6	DQS Output DLL Adjust
	11 Reserved		0 Disable
	For 16Mb DRAMs bank interleave is always 2-way		1 Enable
5	Reserved always reads 0	5	Burst Refresh
4	Auto-Precharge for TLB Read or CPU Write-		0 Disable
	Back		1 Enable
	0 Disabledefault	4	Reserved (Do Not Program)
	1 Enable		HA14 / HA22 Swap
3	DRAM 8K Page Enable		0 Normal
	0 Disabledefault		1 Swap to improve performance
	1 Enable	2-0	SDRAM Operation Mode Select
2	DRAM 4K Page Enable		000 Normal SDRAM Mode
	0 Disabledefault		001 NOP Command Enable
	1 Enable		010 All-Banks-Precharge Comma
1	Page Kept Active When Crossing Banks		(CPU-to-DRAM cycles are c
	0 Disabledefault		to All-Banks-Precharge com
	1 Enable		011 MSR to Low DIMM
0	Multiple Page Mode		100 CBR Cycle Enable (if this
	0 Disabledefault		CAS-before-RAS refresh is
	1 Enable		selected, RAS-Only refresh i
			101 MSR to High DIMM
<u>Offset</u>	6A - Refresh Counter (00h)RW		11x Reserved
7-0	Refresh Counter (in units of 16 DRAM clocks)		K
	00 DRAM Refresh Disableddefault		
	01 32 DRAM clocks		
	02 48 DRAM clocks		
	03 64 DRAM clocks		
	04 80 DRAM clocks		
	05 96 DRAM clocks		
		Y	
	The programmed value is the desired number of 16-		
	DRAM clock units minus one.		
		7	
	1 7	~	
		*	
	/		

Offset (6B - DI	RAM Arbitration Control (10h)RW
7	DQS	Input DLL Adjust
	0	Disabledefault
	1	Enable
6	DQS	Output DLL Adjust
	0	Disabledefault
	1	Enable
5	Burst	Refresh
	0	Disabledefault
	1	Enable
4	Reser	ved (Do Not Program)default = 1
3	HA14	4 / HA22 Swap
	0	Normal default
	1	Swap to improve performance
2-0		AM Operation Mode Select
	000	Normal SDRAM Mode default
	001	NOP Command Enable
	010	All-Banks-Precharge Command Enable
		(CPU-to-DRAM cycles are converted
		to All-Banks-Precharge commands).
		MSR to Low DIMM
	100	CBR Cycle Enable (if this code is selected,
^		CAS-before-RAS refresh is used; if it is not
		selected, RAS-Only refresh is used)
7		MSR to High DIMM
	11x	Reserved



Offset (6C - DRAM Clock Control (00h)	RW	
7-5	Reserved	always reads 0	
4	DQM Removal (Always Perform 4-Burst R/W)		
	0 Disable	default	
	1 Enable		
3	Reserved (Do Not Program)	default = 0	
2	DDR x4 Device Enable		
	0 Disable	default	
	1 Enable		
1-0	Reserved (Do Not Program)	\dots default = 0	

Offset	6E – DRAM Control (00h)RW
7	Reservedalways reads 0
6	DRAM Scrubber
	0 Disabledefault
	1 Enable
5	DRAM Scrubber Redirect
	0 Disabledefault
	1 Enable
4-3	Reserved always reads 0
2	For Double-Sided DIMMs, Interleave Using
	Address Bit-15
	0 Disabledefault
	1 Enable
1	Select Address Bit 19 Instead of 14 as Sub-Bank
	Address
	0 Disable default
	1 Enable
0	Select Address Bit 18 Instead of 13 as Sub-Bank
	Address
	0 Disable default
	1 Enable

Note: Refer to the CN333 BIOS Porting Guide for SDRAM configuration algorithms and recommended settings for these bits for typical memory system configurations.



Offset '	70 – DRAM DDR Control 1 (00h)RW
7-0	Channel A DQS Output Delay
	00h default
	FFh
Offset '	71 - DRAM DDR Control 2 (00h)RW
7-0	Channel A MD Output Delay
, 0	00hdefault
	FFh
Offset	
	72 – DRAM DDR Control 3 (00h)RW
7-0	Channel B DQS Output Delay 00h default
	00hdefault FFh
Offset '	73 – DRAM DDR Control 4 (00h)RW
7-0	Channel B MD Output Delay
	00h default
	FFh
Off. 1	74 DDAM DOCL (D.L. (00L) DW
Offset	74 – DRAM DQS Input Delay (00h)RW
7	DQS Input Delay Setting
	0 Autodefault
_	1 Manual
6	Reserved
5-0	DQS Input Delay
	(if bit-7 = 0, reads DLL calibration result)
	00h default
	FFh
Offset '	76 - DRAM Early Clock Select (00h)RW
7	Early Clock Select - Scmd/MA Bit-2 (see bits 3-2)
6	Early Clock Select - CS, CKE Bit-2 (see bits 1-0)
5-4	Reserved (Do Not Program)default = 0
3-2	Early Clock Select - Scmd/MA Bits 1-0 (see bit-7)
	000 default
	001
	010
	011
	100
	101
	110
	111
1-0	Early Clock Select - CS, CKE Bits 1-0 (see bit-6)
	000 default
	001
	010
	011
	100
	101
	110

<u>V</u> <u>(</u>		78 – DRAM Timing Control (13h)	
	7-6	Reserved (Do Not Program)	
t	5-4	Write MD / DQS / CAS Timing Rang	e Control
		00	
		01	default
		10	
		11	
	3-0	Reserved (Do Not Program)	default = 3
9		79 – DRAM DQS Output Control (01h)	RW
	7-4	Reserved	
	3	DQS / MD Output Enable Gated wit	h DQS Input
		Enable	
		0 Disable	default
		1 Enable	
	2	DQS Output Long Postamble	
		0 Disable	default
		1 Enable	
	1	DQS Output Long Preamble 2	
		0 Disable	default
		1 Enable	
	0	DQS Output Long Preamble	
	^	0 Disable	
		1 Enable	default
	16		
7			
	. 0		
<i>A</i>	16		
) (
, 7			
		7	
1			
7			



Offset '	7A – DRAM DQS Capture Ctrl Chan A (44h)RW	Offset	7C – DIMM #0 DQS Input Delay Offset (00h) RW
7-6	MD Input Internal Timing Control 00 01 default 10 11 Process DQS Input as in QBM Mode 0 Disable default 1 Enable		are programmed as two's-complement Rank 1 DQS Input 2 nd -Order Delay Offset 000 default 111 Rank 0 DQS Input Delay Offset 00000 default
4-0 Offset 7-5	1 Enable DQS Input Capture Range - Channel A 00000 00001 00010 00011 00100	Values	7D – DIMM #1 DQS Input Delay Offset (00h) RW are programmed as two's-complement Rank 3 DQS Input 2 nd -Order Delay Offset 000
4-0	DQS Input Capture Range - Channel B 00000 00001 00010 00011 00100 00101 11111	Values 7-5 4-0	7E – DIMM #2 DQS Input Delay Offset (00h) RW are programmed as two's-complement Rank 5 DQS Input 2 nd -Order Delay Offset 000 default 111 Rank 4 DQS Input Delay Offset 00000 default 11111
	ALE COM	Values	7F – DIMM #3 DQS Input Delay Offset (00h) RW are programmed as two's-complement Rank 7 DQS Input 2 nd -Order Delay Offset 000 default 111 Rank 6 DQS Input Delay Offset 00000 default

... 11111



Table 9. 1x Bandwidth (64-Bit DDR) Memory Address Mapping Table

MA:	15	14	13	12	11	10	9	8	7	6	<u>5</u>	4	3	2	1	0	
64/128Mb 2K page 001 4K page 010 8K page 011 256/512Mb 2K page 101 4K page 110 8K page	28 31 28 31 28 31 28 31 28 31 28 31 28 31	14 28 14 28 14 28 25 29 26 29 27 29	24 27 25 27 26 27 24 28 25 28 26 28	14 14 14 14 14 14 14 14 14 14 14 14	13 13 13 13 13 13 13 13 13 13 13 13 13	12 PC 12 PC 25 PC 12 PC 12 PC 12 PC 25 PC	11 26 24 26 24 12 11 27 24 27 24 12	23 25 23 11 23 11 23 26 23 11 23 11	22 10 22 10 22 10 22 10 22 10 22 10 22 10	21 9 21 9 21 9 21 9 21 9 21 9	20 8 20 8 20 8 20 8 20 8 20 8 20 8 20 8	19 7 19 7 19 7 19 7 19 7 19 7	18 6 18 6 18 6 18 6 18 6 18 6	17 5 17 5 17 5 17 5 17 5 17 5 17 5	16 4 16 4 16 4 16 4 16 4 16 4	15 3 15 3 15 3 15 3 15 3	x32 (14,8) x16 (14,8) x8 (14,9) x16 (14,9) x4 (14,10) x8 (14,10) x4 (14,11) x32 (15,8) x32 (15,9) x16 (15,9) x16 (15,10) x8 (15,11) x8 (15,11)
1 <u>Gb</u> 8K page 100	28 31	27 30	26 29	14 14	13 13	25 PC	24 12	23 11	22 10	21 9	20 8	19 7	18 6	17 5	16 4	3	x4 (15,11) x4 (15,12) x16 (16,10) x8 (16,11) x4 (16,12)
							0	0	C							.0	6
		<i>(</i>	Ś	2							3	2	0				
									2	>							



ROM Shadow Control

Offset		-ROM Shadow Control (00h) RV	<u>V</u>	Offset 8	82 – F-R	OM Shadow /Mem	ory Hole / SMI Control
7-6		00h-CFFFFh		(00h)	•••••		RW
	00	Read/write disable	default	7-6	Reserv	ed	always reads 0
	01	Write enable		5-4		ı-FFFFFh	-
	10	Read enable			00 F	Read/write disable	default
	11	Read/write enable			01 V	Write enable	
5-4		0h-CBFFFh			10 F	Read enable	
	00	Read/write disable	default		11 F	Read/write enable	
	01	Write enable		3-2	Memor	ry Hole	
	10	Read enable			00 1	None	default
	11	Read/write enable			01 5	512K-640K	
3-2		0h-C7FFFh			10 1	15M-16M (1M)	
		Read/write disable	default		11 1	14M-16M (2M)	
		Write enable		1	Disable	e A,BK SMRAM Di	rect Access
		Read enable		0	Enable	A,BK DRAM Acco	ess
		Read/write enable			смі м	lapping Control:	
1-0		0h-C3FFFh			SWII IVI	rapping Control:	
		Read/write disable	default		Bits	<u>SMM</u>	Non-SMM
	01	Write enable			<u>1-0</u>	Code Data	Code Data
	10	Read enable		• .	00	DRAM DRAM	PCI PCI
	11	Read/write enable		^	01	DRAM DRAM	DRAM DRAM
Offset	81 – D.	-ROM Shadow Control (00h)	RW		10	DRAM PCI	PCI PCI
		00h-DFFFFh		0 %	7 11	DRAM DRAM	DRAM DRAM
7-0		Read/write disable	default				Y
	01	Write enable	deraun	Offset 8	<u> 83 – E-R</u>	OM Shadow Contr	ol (00h) RW
	10	Read enable		7-6	EC000	h-EFFFFh	
	11	Read/write enable			00 F	Read/write disable	default
5-4		0h-DBFFFh		AK	01 V	Write enable	
٥.		Read/write disable	default			Read enable	
	01	Write enable	default		11 F	Read/write enable	
		Read enable		5-4	E8000h	n-EBFFFh	
	11	Read/write enable			00 F	Read/write disable	default
3-2		0h-D7FFFh			01 V	Write enable	
· -		Read/write disable	default		10 F	Read enable	
		Write enable)		11 F	Read/write enable	
		Read enable		3-2	E4000h	n-E7FFFh	
	11	Read/write enable			00 F	Read/write disable	default
1-0		0h-D3FFFh				Write enable	
		Read/write disable	default		10 F	Read enable	
	01	Write enable			11 F	Read/write enable	
		Read enable	>	1-0		n-E3FFFh	
		Read/write enable			00 I	Read/write disable	default
						Write enable	
					10 F	Read enable	
					11 F	Read/write enable	



DRAM Above 4G Control

Offset 84 – Low Top Address Low (00h)RW					
7-4	Low	Top Ad	dress Low default = 0		
3-0	DRA	M Gran	nularity		
	0	16M	Total DRAM less than 4Gdefault		
	1	32M	Total DRAM less than 8G		
	2	64M	Total DRAM less than 16G		
	3	128M	Total DRAM less than 32G		
	4	256M	Total DRAM less than 64G		
	5-7	-reserv	red-		
Offset 85 – Low Top Address High (FFh)RW					
7-0	Low	Top Ad	dress High default = FFh		

p Address Low (00h)RW	Offset 8	86 - SMM / APIC Decoding (01h) RW
Address Low default = 0	7-6	Reserved always reads 0
anularity	5	APIC Lowest Interrupt Arbitration
Total DRAM less than 4Gdefault		0 Disable default
Total DRAM less than 8G		1 Enable
Total DRAM less than 16G	4	I/O APIC Decoding
M Total DRAM less than 32G		0 FECxxxxx accesses go to PCI default
M Total DRAM less than 64G		1 FEC00000 to FEC7FFFF accesses go to PCI
erved-		FEC80000 to FECFFFFF accesses go to AGP
	3	MSI (Processor Message) Support
p Address High (FFh)RW	•	0 Disable (master access to FEExxxxx will go to
Address Highdefault = FFh		PCI)default
8		1 Enable (master access to FEExxxxx will be
		passed to host side to do snoop)
	2	Top SMM
	L	0 Disable default
		1 Enable
	1	
	0	
	V ₀	Compatible SMM 0 Disable
	^	
		1 Enabledefault
	7	
	A	
	. 0	
	76	
	, y	
Y		
		/
(1)		
7		



UMA Control

Offset .	A0 - CPU Direct Access FB Base Address (00h). RW
7-1	CPU Direct Access FB Address [27:21] def = 0
0	CPU Direct Access FB
	0 Disabledefault
	1 Enable
Offset 2	A1 – CPU Direct Access FB Size (00h)RW
7	VGA
	0 Disabledefault
	1 Enable
6-4	CPU Direct Access FB Size
	000 Nonedefault
	001 2MB†
	010 4MB†
	011 8MB†
	100 16MB
	101 32 MB
	110 64 MB
	111 -reserved-
	†Microsoft WHQL DCT certification requires the
	frame buffer size to be a minimum of 16MB.
	Smaller frame buffer sizes are supported for non-
	Windows applications to reserve more available
	memory for the system.
3-0	CPU Direct Access FB Address [31:28] def = 0
Offset 2	A2 – VGA Timer 1 (00h)RW

\mathbf{RW}	Offset	t A4 – Graphics Miscellaneous Control (00h)	RW
f = 0	7-4	Reserved always	reads 0
	3	AGP DIO (Pad) Clock	
fault		0 Disable	default
		1 Enable	
	2	Graphics Data Delay to Sync with Clock	
\mathbf{RW}		0 No sync	default
		1 Sync with clock	
fault	1-0		
		00	default
		01	
fault		10	
		11	
		È	
the	•		
MB.	Z.		
non-			
lable			
luoic			
f = 0			
	46		
DIT!			
<u>RW</u>			
f = 0			
f = 0			
D. V.			
RW		y	
f = 0			



Graphics Control

Offiset	BU – Grapnics Control 1 (UUn)KW	Offset	CU – AGP Controller Interlace Cor
7-4	Reservedalways reads 0	7-3	Reserved
3	Frame Buffer Rank Searching	2	Graphics AGP Read Data Delay
	0 Automatic default		0 No delay
	1 Select bank per bits 2-0		1 Delay 1 clock
2-0	Frame Buffer Rank Location	1	AGP Controller Interface Pipe M
0.66	D1 C 11 C (14 (001)		0 Pipe
Offset	B1 – Graphics Control 2 (00h)RW		1 Pipe bypass
7-4	Current High Channel Granted (Normal Priority)	0	AGP Controller Interface Pip
	and Request Pending Low Request Just Arrived		Bridge)
	def = 0		0 Pipe
3-0	Current Low Channel Granted and Request		1 Pipe bypass
	Pending High Request Just Arrived def = 0		
Offset	B2 – Graphics Control 3 (00h)RW		
7-4	Lot Counter for High Channel to Extend		
/ - 4	Arbitration Slot to High Requests def = 0		
3-0	Lot Counter for Low Channel to Extend		Y
3-0	Arbitration Slot to Low Requestsdef = 0		-5
	Arbitration Slot to Low Requestsder – 0	•.	
Offset	B3 – Graphics Control 4 (00h)RW	^	
7	Reserved always reads 0		
6-4	Graphics Write Queue Threshold def = 0	0 %	
3-0	Graphics VM FIFO Threshold def = 0		
0.00	D4 G 14 G 4 15 (001)		
	B4 – Graphics Control 5 (00h)RW		
7-4	Reserved always reads 0		
3	Graphics Read / Write Order Control	AK	
	0 R/W may be out of orderdefault		
	1 Keep original low channel R/W order as		
	received from graphics controller	, Y	
2	Optimize Graphics Arbitration with DRAM Hit /	<i>'</i>	
	Miss Consideration		
	0 Disabledefault		
	1 Enable		
1	Qualify Length from Graphics Controller to Differentiate 2QW / 4QW Requests		
	/ - / / -		
	0 Disabledefault 1 Enable	7	
0	Alternate Arbitration to Low / High Channel		
U	Read When Both Hit		
	0 Disabledefault		
	1 Enable		
	1 Liiduic		

AGP Controller Interface Control

- AGP Controller Interface Control (00h) RW	ffset C0 – A
eserved always reads 0	7-3 Reser
raphics AGP Read Data Delay	2 Grap
0 No delaydefault	0
1 Delay 1 clock	1
GP Controller Interface Pipe Mode (Graphics)	1 AGP
0 Pipedefault	0
1 Pipe bypass	1
GP Controller Interface Pipe Mode (North	0 AGP
ridge)	Bridg
0 Pipedefault	0
1 Pine hypass	1



DRAM Drive Control

Offset 1	<u>E0 – DRAM DQSA Drive</u>	RW	Offset 1	<u> E6 – Drive Group S-Port Control (0</u>	0h)RW
7-4	High Drive		7	DQ S-Port Control	\dots default = 0
	0000 Lowest	default	6	CS S-Port Control	\dots default = 0
			5	MAA S-Port Control	\dots default = 0
	1111 Highest		4	MAB S-Port Control	\dots default = 0
3-0	Low Drive		3	DQS S-Port Control	
	0000 Lowest	default	2-1	Reserved	
			0	DQ / DQS / DQM Terminator	J
	1111 Highest			0 Disable	defaul
	8			1 Enable	
Offset 1	E1 – DRAM DQSB Drive	RW			
7-4	High Drive		Offset	E8 – MAA Drive (MAA, ScmdA)	RW
	0000 Lowest	default	7-4	High Drive	
				0000 Lowest	default
	1111 Highest			,	
3-0	Low Drive			1111 Highest	
	0000 Lowest	default	3-0	Low Drive	
				0000 Lowest	default
	1111 Highest			C	
	-			1111 Highest	
Offset 1	<u>E2 – DRAM MDA, DQMA Drive</u>	RW			
7-4	High Drive		Offset	EA – MAB Drive (MAB, ScmdB)	RW
	0000 Lowest	default	7-4		
				0000 Lowest	default
	1111 Highest				
3-0	Low Drive			1111 Highest	
	0000 Lowest	default	3-0	Low Drive	
			AK	0000 Lowest	default
	1111 Highest				
		C ²		1111 Highest	
	E3 – DRAM MDB, DQMB Drive	RW	Y		
7-4	High Drive		<u>Offset</u>	EC – Channel A Duty Cycle Contro	
	0000 Lowest	default	7-6	<u> </u>	
			5-4		
	1111 Highest		3-2	DQ Duty Cycle Control – Falling.	
3-0	Low Drive		1-0	DQ Duty Cycle Control - Rising	\dots default = 0
	0000 Lowest	default	Occ	ED. Charal D.D. ta Carla Canta	. D.V.
				ED – Channel B Duty Cycle Contro	
	1111 Highest			DQS Duty Cycle Control – Falling	
O.CC 4	EA DDAM CG / CIVE D :	DW		DQS Duty Cycle Control - Rising	\dots default = 0
	<u>E4 – DRAM CS / CKE Drive</u>	RW	3-2	DQ Duty Cycle Control – Falling.	
7-4	High Drive		1-0	DQ Duty Cycle Control - Rising	\dots default = 0
	0000 Lowest	default	O.C 4	EE DDD CVC D-4- Cl- C4-	1.1 DXX
				EE – DDR CKG Duty Cycle Contro	
	1111 Highest		7-2	Reserved	
3-0	Low Drive		1-0	DDR CKG Duty Cycle Control	\dots default = 0
	0000 Lowest	default	Offset 1	EF – DDR CKG Duty Cycle Contro	12RW
			7-2	Reserved	
	1111 Highest			DDR CKG Duty Cycle Control	-



<u>Device 0 Function 4 Registers – Power Management</u>

Device 0 Function 4 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 4.

Offset 1	-0 - V	endor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Offset 3		evice ID for Power Manager (4259h)RO
15-0		Code (reads 4259h to identify CN333 NB virtual
	devic	ee function 4)
Offset 5	5-4 –C	ommand (0006h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6		ty Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	•	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	l	Monitors special cycles Bus MasterRO
2		
	0	Never behaves as a bus master
1	1	Can behave as a bus masterdefault
1		nory SpaceRO
	0	Does not respond to memory space
Δ	1	Responds to memory space default
0	0	Space RO Does not respond to I/O space default
	1	Responds to I/O spacedefault
	1	Responds to I/O space

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	eted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	lled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12		ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11		always reads 0
		Target Abort never signaled
10-9		SEL# Timing
~	00	- ****
(A)	7	Mediumalways reads 01
	7)	Slow
	_ 11	Reserved
8		Parity Error Detected
	0	No data parity error detected default
4	1	Error detected in data phase. Set only if error
. 0		response enabled via command bit-6 = 1 and
70	,	the North Bridge was initiator of the operation
7	East 1	in which the error occurred write one to clear
7	rast	Back-to-Back Capablealways reads 0 Definable Featuresalways reads 0
6		
5		Hz Capablealways reads 0 orts New Capability listalways reads 0
3-0	Reser	
3-0	Kesei	weuaiways ieaus 0
Offset 8	- Rev	ision ID (0nh)RO
		Revision Codealways reads 0nh
, 11 0	СШР	110,1010 0000 01111
	_	
Offset 9		gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Officet A	\ Cl	Class Code (00h)
		Class Code (00h) RO
7-0	Sub (Class Codereads 00 to indicate Host Bridge
Offset E	3 - Bas	se Class Code (06h)RO

7-0 Base Class Code.. reads 06 to indicate Bridge Device



Device 0 Function 4 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Power Management Control

Offset	<u> A0 – Power Management Mo</u>	ode (00h)RW
7	Dynamic Power Manageme	ent
	0 Disable	default
	1 Enable	
6	Halt / Shutdown Power Ma	nagement
	0 Disable	default
	1 Enable	
5	Stop Clock Power Manage	ment
	0 Disable	default
	1 Enable	
4	Suspend Status Power Mai	nagement
	0 Disable	default
	1 Enable	
3-0	Reserved	always reads 0
Offset	A1 – DRAM Power Manager	ment (00h)RW
7	Reserved	always reads 0
6		
U	Dynamic CKE when DKA	M Idle
U	Dynamic CKE when DRA 0 Disable	M Idle default
U		
5	0 Disable 1 Enable	default
•	0 Disable	default
•	0 Disable	ower Down (Float)

Offset A	42 – D	ynamio	: Clock S	Stop Control	(00h)	RW
7				r Managem		
	0					default
	1	Enable				
6	DRA	M Inte	rface Po	wer Manage	ement	
	0	Disab	le			default
	1	Enable	e			
5	V-Li	nk Inte	rface Po	wer Manage	ement	
	0	Disab	le			default
	1	Enabl	e			
4	AGP	Interfa	ace Powe	r Managem	ent	
	0					default
	1	Enabl	e			
3	PCI #	#2 Inter	rface Pov	wer Manage	ment	
	0	Disab	le			default
	1.	Enabl	e			
2	Grap	hics In	terface I	Power Mana	gement	
	0	Disab	le			default
	1	Enabl				
1	Rese	rved			alw	ays reads 0
0	Host	Fast	Power	Manageme	ent (Da	ADS Fast
	Timi					
	0	Disab	le			default
	1	Enabl	e			
) cc		D 4 3 4 3	1.7		(001)	DII
				le Reduction		KW
7	MA/	SCMI	Pin To	ggle Reducti	ion	

BIOS Scratch

<u>O</u>	ffset I	<u> 10-EF – BIOS Scratch</u>	Registers F	<u>tw</u>
	7-0	No hardware function	ndefault	= 0

toggle if not accessed)

Enable (MA and S command pins won't

.....always reads 0



Device 0 Function 7 Registers – V-Link

Device 0 Function 7 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 7.

Offset 1 15-0		endor ID (1106h)RO ode (reads 1106h to identify VIA Technologies)
		,
		evice ID for V-Link Control (7259h)RO
15-0		ode (reads 7259h to identify the CN333 North
	Bridg	ge virtual device function 7)
Offset 5	5-4 -C	ommand (0006h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agent default
	1	Fast back-to-back transactions allowed to
		different agents
8	SERI	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
_	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
_	1	Bus masters may generate Mem Write & Inval
3	-	al Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	1	Monitors special cycles
2	0	Bus MasterRO Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	-	ory SpaceRO
1	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	
U	0	Does not respond to I/O spacedefault
	1	Responds to I/O spacedefault
	1	responds to 1/O space

Offset /	-0 - 3	tatus (0200II) KWC
15	Detec	cted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled Sys Err (SERR# Asserted). always reads 0
13	Signa	aled Master Abort
	0	No abort receiveddefault
	1	Transaction aborted by master . write 1 to clear
12	Rece	ived Target Abort
	0	No abort receiveddefault
	1	Transaction aborted by target write 1 to clear
11	Signa	aled Target Abortalways reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
		Fast
		Mediumalways reads 01
	10	Slow
•	11	Reserved
8	Data	Parity Error Detected
	0	T
	1	Error detected in data phase. Set only if error
		response enabled via command bit- $6 = 1$ and
7		the North Bridge was initiator of the operation
4	V.	in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		Definable Features always reads 0
5		Hz Capable always reads 0
4		oorts New Capability listalways reads 0
3-0	Rese	rved always reads 0
Offset 8	. Rev	vision ID (0nh)RO
		Revision Code always reads 0nh
12-0	Cmp	Revision Codearways reads offin
Offset 9	_ Pro	gramming Interface (00h)RO
7-0		face Identifieralways reads 00h
		-
-		b Class Code (00h)RO
7-0	Sub (Class Codereads 00 to indicate Host Bridge
Offset I	3 - Bas	se Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
		2
Offset 2	D-2C	- Subsystem Vendor ID (0000h) W1 / RO
15-0		ystem Vendor IDdefault = 0
		nay be written once and is then read only.
_		- Subsystem ID (0000h)
15-0		ystem ID default = 0
ınıs reg	ister n	nay be written once and is then read only.
Officet 2	7 24	Canability Pointer (CADDTD)
		Capability Pointer (CAPPTR)RO
		ffset from the start of configuration space.
21.0	A CID	G 1994 T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Offset 7-6 – Status (0200h)......RWC

31-0 AGP Capability List Ptr ... always reads 0000 0000h



Device 0 Function 7 Device-Specific Registers

These registers are normally programmed once at system initialization time.

V-Link Control

Offset 4	40 – V-Link Specification ID (40h)RO	<u>O</u> 1
7-0	Specification Revision always reads 40	
Offset 4	41 – NB V-Link Capability (39h)RO	
7-6	Reserved always reads 0	
5	16-bit Bus Width Supported by NBRO	
	0 Not Supported	
	1 Supporteddefault	
4	8-Bit Bus Width Supported by NBRO	
	0 Not Supported	
_	1 Supporteddefault	
3	4x Rate Supported by NBRO	
	0 Not Supported	
2	1 Supported default	
2	2x Rate Supported by NBRO	
	0 Not Supporteddefault 1 Supported	
1	Tr Tr	
1 0	Reserved always reads 0 8x Rate Supported by NBRO	
U	0 Not Supported	
	1 Supported default	
	1 Supporteddefault	
Offset 4	42 – NB Downlink Command (88h)RW	
7-4	DnCmd Max Request Depth (0=1 DnCmd) def = 8	
3-0	DnCmd Write Buffer Size (doublewords) def = 8	Y
Offset 4	43 – NB Uplink Max Req Depth (80h)RO	
7-4	UpCmd Max Request Depth (0=1 UpCmd) def = 8	
	Indicates the maximum allowable number of	
	outstanding UPCMD requests	
3-0	Reservedalways reads 0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Offset 4	44 – NB Uplink Buffer Size (82h)RO	7
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8	
3-0	UpCmd P2P Write Buffer Size (max lines) def = 2	
- 0	openia 121 with Bullet Size (man imes) del 2	

Offset 45 –NB V-Link Bus Timer (44h)RW
7-4 Timer for Normal Priority Requests from SB
0000 Immediate
0001 1*4 VCLKs
0010 2*4 VCLKs
0011 3*4 VCLKs
0100 4*4 VCLKsdefault
0101 5*4 VCLKs
0110 6*4 VCLKs
0111 7*4 VCLKs
1000 8*4 VCLKs
1001 16*4 VCLKs
1010 32*4 VCLKs
1011 64*4 VCLKs
11xx Own the bus for as long as there is a request
3-0 Timer for High Priority Requests from SB
0000 Immediate
0001 1*2 VCLKs
0010 2*2 VCLKs
0011 3*2 VCLKs
0100 4*2 VCLKsdefault
0101 5*2 VCLKs
0110 6*2 VCLKs
0111 7*2 VCLKs
1000 8*2 VCLKs
1001 16*2 VCLKs
1010 32*2 VCLKs
1011 64*2 VCLKs
11xx Own the bus for as long as there is a request
y
· Y



Offset 4	46 - NB V-Link Misc Control (00h)RW	Offset 4	8 – NB/S	SB V-L	ink Configura	tion (1	8h)	RW
7	Downstream High Priority	7	V-Link	Parity	Check			
	0 Disable High Priority Down Commandsdef							default
	1 Enable High Priority Down Commands		1 E	nable				
6	Downlink Priority	6	Reserve				alwav	s reads 0
	0 Treat Downlink Cycles as Normal Priority.def	5			dth Supported			
	1 Treat Downlink Cycles as High Priority				ported			default
5-4	Combine Multiple STPGNT Cycles Into One V-			upporte			• • • • • • • • • • • • • • • • • • • •	acraari
3.	Link Command	4			th Supported			
	00 Compatible, 1 command per V-Link cmddef	•		ot Sup				
	01 2 commands per V-Link command				ed			default
	10 3 commands per V-Link command	3	4x Rate			••••••	••••••	uciauit
	11 4 commands per V-Link command	3		ot Sup				
3-2								dofoult
3-2	V-Link Master Access Ordering Rules	•			ed			
	00 High priority read, pass normal read (not pass	2						
	write)default	1	V-Link	Split B	Bus			1 0 1
	01 Read (high/normal) pass write (HR>LR>W)		0 D	isable.				default
_	1x Read / write in order (ignore bit-1)			nable				
1	Read Around Write (ignored if bit-3 = 1)	0	8x Rate	Suppo	orted			
	0 Reads always pass writesdefault				ported			default
	1 8RAW		1 S	upporte	ed			
0	Reserved always reads 0	•	Turnefor					
O.CC 4	47 V L'al-Cantari (001)		Transfei	rs .				
	47 – V-Link Control (00h)RW	V-	Per		ъ	D 40	D 40	D 40
7-6	Reserved always reads 0	Link	66MHz		Bus	Rx48	Rx48	Rx48
7-6 5	C2P Read L1 Ready Return Timing	Mode	Cycle	<u>Bits</u>	<u>Usage</u>	Bit-4	Bit-5	<u>Bit-1</u>
	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef	Mode 0	Cycle 4x	<u>Bits</u> 8	<u>Usage</u> Bidirectional	Bit-4 0	Bit-5	Bit-1 0
	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed	Mode 0 1	Cycle 4x 8x	Bits 8 4+4	Usage Bidirectional Split	Bit-4 0 1	Bit-5 0 0	Bit-1 0 1
	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef	Mode 0 1 2	Cycle 4x 8x 8x	Bits 8 4+4 8	Usage Bidirectional Split Bidirectional	Bit-4 0 1 1	Bit-5 0 0 0	Bit-1 0 1 0
5	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1	Cycle 4x 8x 8x 4x	Bits 8 4+4 8 16	Usage Bidirectional Split Bidirectional Bidirectional	Bit-4 0 1 1 0	Bit-5 0 0 0 1	Bit-1 0 1 0 0
5	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2	Cycle 4x 8x 8x	Bits 8 4+4 8	Usage Bidirectional Split Bidirectional	Bit-4 0 1 1	Bit-5 0 0 0	Bit-1 0 1 0
5	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4	Cycle 4x 8x 8x 4x 8x	Bits 8 4+4 8 16 8+8	Usage Bidirectional Split Bidirectional Bidirectional Split	Bit-4 0 1 1 0 1	Bit-5 0 0 0 1	Bit-1 0 1 0 0 1
5	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4	Cycle 4x 8x 8x 4x 8x 9 - SB V	Bits 8 4+4 8 16 8+8	Usage Bidirectional Split Bidirectional Bidirectional Split Split Capability (19	Bit-4 0 1 1 0 1	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4	Cycle 4x 8x 8x 4x 8x 7 8x 8x 4x 8x	Bits 8 4+4 8 16 8+8 Y-Link ed	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19	Bit-4 0 1 1 0 1 Oh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 0 1 WC
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4	Cycle 4x 8x 8x 4x 8x 4x 8x 19 – SB V Reserve 16-bit B	Bits 8 4+4 8 16 8+8 7-Link ed	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19	Bit-4 0 1 1 0 1 0 1 Oh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC s reads 0 RO
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved always reads 0 Down Strobe Dynamic Stop 0 Disable default 1 Enable Auto-Disconnect 0 Disable default 1 Enable	Mode 0 1 2 3 4 Offset 4 7-6	Cycle 4x 8x 8x 4x 8x 4x 8x 10-SB V Reserve 16-bit B	Bits 8 4+4 8 16 8+8 V-Link ed Sus Widot Supp	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19	Bit-4 0 1 1 0 1 0 1 Oh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC s reads 0 RO
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6	Cycle 4x 8x 8x 4x 8x 4x 8x 16-bit B 0 N 1 S	Bits 8 4+4 8 16 8+8 7-Link ed Sus Wid fot Supjupporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19	Bit-4 0 1 1 0 1 0 1 by SB	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC rs reads 0 RO default
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6	Cycle 4x 8x 8x 4x 8x 4x 8x 16-bit B 0 N 1 S	Bits 8 4+4 8 16 8+8 7-Link ed Sus Wid fot Supjupporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19	Bit-4 0 1 1 0 1 0 1 by SB	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC rs reads 0 RO default
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x 4	Bits 8 4+4 8 16 8+8 7-Link ed Sus Wid fot Supjupporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19) Ith Supported porteded th Supported	Bit-4 0 1 1 0 1 0 1 by SB	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC rs reads 0 RO default
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x 4	Bits 8 4+4 8 16 8+8 Y-Link d Gus Wid ot Supporte upporte us Wid ot Sup	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19) Ith Supported porteded th Supported	Bit-4 0 1 1 0 1 0 1 by SB.	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 WC s reads 0 RO default
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S	Bits 8 4+4 8 16 8+8 V-Link d Gus Wid lot Supj upporte us Wid lot Supj upporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by th Supported ported	Bit-4 0 1 1 0 1 0 1 Dh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1WC s reads 0ROROdefault
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S 4x Rate	Bits 8 4+4 8 16 8+8 V-Link d Gus Wid lot Supj upporte us Wid lot Supj upporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported th Supported ported ed corted by SB	Bit-4 0 1 1 0 1 0 1 Dh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1WC s reads 0ROROdefault
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bi 0 N 1 S 4x Rate 0 N	Bits 8 4+4 8 16 8+8 C-Link d Gus Wid fot Suppupporte supporte Suppo fot Suppo fot Suppo fot Suppo fot Suppo fot Suppo	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported th Supported ported ed corted by SB	Bit-4 0 1 1 0 1 0 1 by SB.	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1 sreads 0ROdefaultRO
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 4x 8x 4x 8x P - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S 4x Rate 0 N 1 S	Bits 8 4+4 8 16 8+8 C-Link d Sus Wid fot Suppupporte supporte Suppo fot Suppupporte Suppo fot Suppupporte Suppo fot Suppupporte	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by Supported corted by SB	Bit-4 0 1 1 0 1 0 1 Dh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1WC rs reads 0ROdefaultROdefault
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S 4x Rate 0 N 1 S 2x Rate	Bits 8 4+4 8 16 8+8 7-Link d Gus Wid fot Suppupporte 1s Wid fot Suppupporte Suppo Suppo Suppo Suppo Suppo	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by SB ported by SB	Bit-4 0 1 1 0 1 0 1 by SB	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1WC rs reads 0ROdefaultROdefaultRO
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bit 0 N 1 S 4x Rate 0 N 1 S 2x Rate 0 N	Bits 8 4+4 8 16 8+8 7-Link Got Supporte 1s Wid Tot Supporte Suppo Tot Suppo	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by SB ported by SB ported by SB ported	Bit-4 0 1 1 0 1 0 1 by SB	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 1 0 1WC rs reads 0ROdefaultROdefaultRO
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S 4x Rate 0 N 1 S 2x Rate 0 N 1 S	Bits 8 4+4 8 16 8+8 7-Link d Gus Wid fot Supporte s Wid fot Supporte Suppo fot Sup	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by Supported by Supported corted by Supported	Bit-4 0 1 1 0 1 1 Dh)	Bit-5 0 0 0 1 1	Bit-1 0 1 0 0 1 0 1 WC s reads 0 RO default RO default RO default RO default
5 4 3	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef 1 Wait till previous P2C write cycles all flushed Reserved	Mode 0 1 2 3 4 Offset 4 7-6 5	Cycle 4x 8x 8x 8x 4x 8x 9 - SB V Reserve 16-bit B 0 N 1 S 8-Bit Bu 0 N 1 S 4x Rate 0 N 1 S 2x Rate 0 N 1 S Reserve	Bits 8 4+4 8 16 8+8 Z-Link d Got Supported s Wid fot Supported Supported Supported Supported Supported Supported	Usage Bidirectional Split Bidirectional Bidirectional Split Capability (19 Ith Supported ported by SB ported by SB ported by SB ported	Bit-4 0 1 1 0 1 1 Dh)	Bit-5 0 0 1 1 1 alway	Bit-1 0 1 0 0 1 WC s reads 0 RO default RO default RO default RO default

1 Supporteddefault

0 Not Supported



Offset 4	4A – SB Downlink Status (88h)RO	Offset	4E – CCA Master Priority (00h)RW
7-4	DnCmd Max Request Depth (0=1 DnCmd) def = 8	7	1394 High Priority
3-0	DnCmd Write Buffer Size (doublewords) def = 8	•	0 Low prioritydefault
•	Direction with Bullet Size (double words) doi: 0		1 High priority
Offset 4	4B – SB Uplink Command (80h)RW	6	LAN / NIC High Priority
7-4	UpCmd Max Request Depth (0=1 UpCmd) def = 8	v	0 Low priority
	Indicates the maximum allowable number of		1 High priority
	outstanding UPCMD requests	5	Reservedalways reads 0
3-0	Reservedalways reads 0	4	USB High Priority
		4	0 Low prioritydefault
Offset 4	4C – SB Uplink Command (82h)RW		1 High priority
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8	3	Reservedalways reads 0
3-0	UpCmd P2P Write Buffer Size (max lines) def = 2	2	IDE High Priority
	• , , ,	2	0 Low prioritydefault
Offset 4	4D – SB V-Link Bus Timer (44h)RW		1 High priority
7-4	Timer for Normal Priority Requests from NB	1	AC97-ISA High Priority
	0000 Immediate	1	
	0001 1*4 VCLKs		0 Low priority default
	0010 2*4 VCLKs	0	1 High priority
	0011 3*4 VCLKs	0	PCI High Priority
	0100 4*4 VCLKs default		0 Low prioritydefault
	0101 5*4 VCLKs		1 High priority
	0110 6*4 VCLKs	Offset	4F - SB V-Link Misc Control (00h)RW
	0111 7*4 VCLKs	7	Upstream Command High Priority
	1000 8*4 VCLKs	9	0 Disable high priority up commands default
	1001 16*4 VCLKs	0 3	1 Enable high priority up commands
	1010 32*4 VCLKs	6-4	Reservedalways reads 0
	1011 64*4 VCLKs	3	Up Strobe Dynamic Stop
	11xx Own the bus for as long as there is a request	3	0 Disabledefault
3-0	Timer for High Priority Requests from NB	. 0	1 Enable
	0000 Immediate	2.1	Reservedalways reads 0
	0001 1*2 VCLKs	. 2-1	Down Cycle Wait for Up Cycle Write Flush
	0010 2*2 VCLKs		(Except Down Cycle Post Write)
	0011 3*2 VCLKs	, ,	0 Disabledefault
	0100 4*2 VCLKsdefault		
	0101 5*2 VCLKs		1 Enable
	0110 6*2 VCLKs		
	0111 7*2 VCLKs		
	1000 8*2 VCLKs		
	1000 8 2 VCLKs 1001 16*2 VCLKs	Offset	57 – Bank 7 Ending (01h)RO
	1010 32*2 VCLKs	DRAM	I Bank 7 Ending Address High (HA[31:24]) sent to the
	1010 52-2 VCLKs 1011 64*2 VCLKs		Bridge. (See also Function 3 Rx47).
	11xx Own the bus for as long as there is a request		- '
	1 1AA OWII tile ous for as long as tilete is a request		
	,		
		O.CC 4	(1 C DOW CL - 1 (00L)

Offset 61 - C-ROM Shadow (00h)RW

Offset 62 - D-ROM Shadow (00h) RW

Offset 63 - F-ROM Shadow / Mem Hole / SMI (00h) ... RW

Offset 64 - E-ROM Shadow (00h).....RW

(same as Function 3 Rx80)

(same as Function 3 Rx81)

(same as Function 3 Rx82)

(same as Function 3 Rx83)



PCI Bus Control

These registers are normally programmed once at system initialization time.

Offset '	70 - PCI Buffer Control (00h)RW	Offset	73 - PCI Master Control (00h)
7	CPU to PCI Post-Write	7	Reserved
	0 Disabledefault	6	PCI Master 1-Wait-State Write
	1 Enable		0 Zero wait state TRDY# respo
6	Reserved always reads 0		1 One wait state TRDY# respo
5-4	PCI Master to DRAM Prefetch	5	PCI Master 1-Wait-State Read
	00 Always prefetchdefault		0 Zero wait state TRDY# response
	x1 Never prefetch		1 One wait state TRDY# respo
	10 Prefetch only for Enhance command	4	WSC#
3	Reserved always reads 0		0 Disable
2	PCI Master Read Buffering		1 Enable
	0 Disabledefault	3-1	Reserved
	1 Enable	0	PCI Master Broken Timer Enabl
1	Delay Transaction		0 Disable
	0 Disable default		1 Enable. Force into arbitratio
	1 Enable		FRAME# 16 PCICLK's afte
0	Reserved always reads 0		
Offset '	71 - CPU to PCI Flow Control (48h)RWC		
7			
/	Retry StatusRWC 0 No retry occurreddefault		
	1 Retry occurred		
6	Retry Timeout Action	7	
O	0 Retry forever (record status only)		
	1 Flush buffer or return FFFFFFFh for reads		
	default	76	
5-4	Retry Count and Retry Backoff		
	00 Retry 2 times, backoff CPUdefault		
	01 Retry 16 times		
	10 Retry 4 times		
	11 Retry 64 times		
3	PCI Burst	`	Y
	0 Disable		
	1 Enabledefault	L Y	
2	Reserved always reads 0		
1	Compatible Type#1 Configuration Cycles		
	0 Disable (fixed AD31)default	7	
	1 Enable		
0	IDSEL Control		
	0 AD11, AD12default		
	1 AD30, AD31		
	·		

Offset '	73 - PCI Master Control (00h) RW
7	Reservedalways reads 0
6	PCI Master 1-Wait-State Write
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
5	PCI Master 1-Wait-State Read
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
4	WSC#
	0 Disabledefault
	1 Enable
3-1	1 Enable Reservedalways reads 0
0	PCI Master Broken Timer Enable
	0 Disable default
	1 Enable. Force into arbitration when there is no
	FRAME# 16 PCICLK's after the grant



Offset	75 - PCI Arbitration 1 (00h)RW	Offset '	76 - PCI Arbitration 2 (00h)
7 6-4	Arbitration Mode 0 REQ-based (arbitrate at end of REQ#)default 1 Frame-based (arbitrate at FRAME# assertion) CPU Latency	7	I/O Port 22 Access 0 CPU access to I/O address 22h the PCI bus
3	Reserved always reads 0		internally
2-0	PCI Master Bus Time-Out	6	Reserved
	(force into arbitration after a period of time) 000 Disable	5-4	Master Priority Rotation Control 00 Disable

I Arbitration 1 (00h)RW	Offset '	76 - PCI Arbitration 2 (00h)RW
ration Mode	7	I/O Port 22 Access
REQ-based (arbitrate at end of REQ#)default		0 CPU access to I/O address 22h is passed on to
Frame-based (arbitrate at FRAME# assertion)		the PCI bus
Latency		1 CPU access to I/O address 22h is processed
vedalways reads 0		internally
Iaster Bus Time-Out	6	Reservedalways reads 0
into arbitration after a period of time)	5-4	Master Priority Rotation Control
Disabledefault		00 Disable default
1x16 PCICLKs		01 Grant to CPU after every PCI master grant
2x16 PCICLKs		10 Grant to CPU after every 2 PCI master grants
3x16 PCICLKs		11 Grant to CPU after every 3 PCI master grants
4x16 PCICLKs		Setting 01: the CPU will always be granted access
		after the current bus master completes, no matter how
7x16 PCICLKs		many PCI masters are requesting.
		Setting 10: if other PCI masters are requesting during
		the current PCI master grant, the highest priority
		master will get the bus after the current master
		completes, but the CPU will be guaranteed to get the
		bus after that master completes.
		Setting 11: if other PCI masters are requesting, the
		highest priority will get the bus next, then the next
		highest priority will get the bus, then the CPU will
		get the bus.
		In other words, with the above settings, even if
		multiple PCI masters are continuously requesting the
		bus, the CPU is guaranteed to get access after every
	/	master grant (01), after every other master grant (10)
	-	or after every third master grant (11).
	3-2	Select REQn# to REQ4# mapping
	7	00 REQ4# default
		01 REQ0#
A (C) X		10 REQ1#
		11 REQ2#
	1	Reserved always reads 0
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	REQ4# is High Priority Master
		0 Disable default
		1 Enable
1	()	
)	
7		



Graphics Aperture Control

Reserved

Offset 8		perture Size (0000h)RW
15-12	Reserved	always reads 0
11-0		re Size [31:20] default = 00h
	111100111111	4MB
	111100111110	8MB
	111100111100	16MB
	111100111000	32MB
	111100110000	64MB
	111100100000	128MB
	111100000000	256MB
	111000000000	512MB
	110000000000	1GB
	100000000000	2GB <= Max supported
	000000000000	4GB <= Do not program
	In AGP 2.0 mode,	only 4MB - 256MB are supported
Offset 8	88 – GART Base <u>(</u> 0	0h)RW
7-2	Reserved	always reads 0
1	GART Window A	
	0 Disable	default
	1 Enable	

V-Link CKG Control

	perture Size (0000h)RW		B0 – V-Link CKG Control 1 (00h)RW
	always reads 0	7	Rise Time Duty Cyclc Control - V-Link #1 R-Port
-	e Size [31:20] default = 00h	6	Rise Time Duty Cyclc Control - V-Link #0 R-Port
11111	4MB	5	Fall Time Duty Cycle Control - V-Link #1 R-Port
1110	8MB	4	Fall Time Duty Cyclc Control - V-Link #0 R-Port
1100	16MB	3	Rise Time Duty Cyclc Control - V-Link #1 S-Port
1000	32MB 64MB	2	Rise Time Duty Cyclc Control - V-Link #0 S-Port
0000	128MB	1	Fall Time Duty Cyclc Control - V-Link #1 S-Port
00000	256MB	0	Fall Time Duty Cyclc Control - V-Link #0 S-Port
00000	512MB		
00000	1GB	Offset	B1 – V-Link CKG Control 2 (00h) RW
00000		7-4	Reservedalways reads 0
00000	2GB <= Max supported 4GB <= Do not program	3	Rise Time Duty Cyclc Control - V-Link #1 D-Port
	only 4MB - 256MB are supported	2	Rise Time Duty Cyclc Control - V-Link #0 D-Port
mode,	only 4MB - 230MB are supported	1	Fall Time Duty Cyclc Control - V-Link #1 D-Port
Base (00	0h)RW	0	Fall Time Duty Cyclc Control - V-Link #0 D-Port
	always reads 0		Č. Y
ndow A			~9
	default	•	
ble	doiwait		
	always reads 0		
•••••		7	
		AK	
	A 81		
		Y	
			y
. 1		~	
	7		



V-Link Compensation / Drive Control

	B4 – V-Link NB Compensation Control (00h)RW	<u>VT823</u>	7 South Bridge:
	V-Link Autocomp Output Value – High Drive. RO	Offact	DO VI intr CD Componentian Control (00h) DW
4	Reserved always reads 0		B8 – V-Link SB Compensation Control (00h) RW
3-1	V-Link Autocomp Output Value – Low Drive RO		V-Link Autocomp Output Value – High Drive .RO
0	Compensation Select	4-1	Reserved always reads 0
	0 Auto Comp (use values in bits 7-5, 3-1) default	0	Compensation Select
	1 Manual Comp (use values in RxB5, B6)		0 Auto Comp (use values in bits 7-5) default
Offset 1	B5 – V-Link NB Strobe Drive Control (00h)RW		1 Manual Comp (use values in RxB9)
	V-Link Strobe Pullup Manual Setting (High)	Offset 1	B9 – V-Link SB Strobe Drive Control (00h) RW
4	Reserved always reads 0	7-5	V-Link Strobe Pullup Manual Setting (High)
3-1	V-Link Strobe Pulldown Manual Setting (Low)	4	Reservedalways reads 0
0	Reserved always reads 0	3-1	V-Link Strobe Pulldown Manual Setting (Low)
	•	0	Reservedalways reads 0
	B6 – V-Link NB Data Drive Control (00h)RW		
	V-Link Data Pullup Manual Setting (High)		
4	Reserved always reads 0	VT823	3 South Bridge (VT8233, VT8233A):
3-1	V-Link Data Pulldown Manual Setting (Low)	. 1020	South Brings (+ 10200) + 102001).
0	Reserved always reads 0	Offset	B8 - V-Link SB Compensation Control (00h) RW
Offset 1	B7 – V-Link NB Receive Strobe Delay (00h)RW	7-6	V-Link Autocomp Output Valuealways reads 0
7-2	Reserved always reads 0	5	Pullup Compensation Selection
1-0	NB V-Link Strobe Delay for Receiving	04	O Auto Comp (use values in bits 7-6) default
	00 150 psec earlydefault		1 Manual Comp (use values in bits 3-2)
	01 No delay	4	Pulldown Compensation Selection
	10 150 psec late		0 Auto Comp (use values in bits 7-6) default
	11 300 psec late	20	1 Manual Comp (use values in bits 1-0)
			Pullup Compensation Manual Settingdef = 0
		1-0	Pulldown Compensation Manual Setting def = 0
		Offset 1	B9 – V-Link SB Drive Control (00h)RW
		7-6	SB V-Link Strobe Pullup Manual Setting
		5-4	SB V-Link Strobe Pulldown Manual Setting
	, , , , , , , , , , , , , , , , , , ,	3-1	Reserved always reads 0
		0	SB V-Link Slew Rate Control
			0 Disabledefault
		~	1 Enable
		,	
	>	DRAM	Above 4G Support
		Offset	E4 – Low Top Address Low (00h)RW
		(same a	s Function 3 Rx84)
		Offset 1	E5 – Low Top Address High (FFh)RW
			us Function 3 Rx85)
		`	,
			E6 - SMM / APIC Decoding (01h)RW
		(same a	s Function 3 Rx86)



<u>Device 1 Registers – PCI-to-PCI Bridge</u>

Device 1 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and <u>device number</u> equal to <u>one</u>.

Device 1		et 1-0 - Vendor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Dovido	1 Offe	et 3-2 - Device ID (B198h)RO
15-0		
15-0		'ode (reads B198h to identify the North Bridge to-PCI Bridge device)
	1 C1-0	0-1 CI Blidge device)
Device 1	1 Offs	et 5-4 – Command (0007h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
	~===	different agents
8		R# EnableRO
	0	SERR# driver disabled default
7	1	SERR# driver enabled
,	Addi ()	ress / Data Stepping
	1	Device always does steppingdefault
6	-	y Error ResponseRW
Ü	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	Rese	
4	Mem	ory Write and Invalidate Command RO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	_	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
•	1	Monitors special cycles
2	Bus I	MasterRW Never behaves as a bus master
	1	Enable to operate as a bus master on the
	1	primary interface on behalf of a master on the
		secondary interfacedefault
1	Mem	ory SpaceRW
-	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	I/O S	
	0	Does not respond to I/O space
	1	Enable I/O space accessdefault

Device	1 Offset 7-6 - Status (Primary Bus) (0230h) RWC
15	Detected Parity Error always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort received
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
10)	00 5 (
	00 Fast 01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detectedalways reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Features always reads 0
5	66MHz Capable always reads 1
4	Supports New Capability listalways reads 1
3-0	Reserved always reads 0
Device	1 Offset 8 - Revision ID (00h)RO
7-0	Chip Revision Code (00=First Silicon)
AK	
Device	1 Offset 9 - Programming Interface (00h)RO
7	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
	1 Offset A - Sub Class Code (04h)RO
7-0	Sub Class Code reads 04 to indicate PCI-PCI Bridge
Device	1 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
	_
Device	1 Offset E - Header Type (01h)RO
DUTTE	1 CHECK I HOUSE I JPC (VIII)

7-0

Header Type Code.....reads 01: PCI-PCI Bridge



Device 1 Offset 13-10 – Graphics Aperture Base (0000	
0008h)	RW

This register is interpreted per the following definition if RxFD[1]=1 (AGP 2.0 registers enabled).

31	30	29	28	-	-	27	26	25	24	23	22	(Base)
11	10	9	8	7	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	0	(Size)
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	RW	4M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	0	8M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	0	0	16M
RW	RW	RW	RW	0	0	RW	RW	RW	0	0	0	32M
RW	RW	RW	RW	0	0	RW	RW	0	0	0	0	64M
RW	RW	RW	RW	0	0	RW	0	0	0	0	0	128M
RW	RW	RW	RW	0	0	0	0	0	0	0	0	256M
RW	RW	RW	0	0	0	0	0	0	0	0	0	512M
RW	RW	0	0	0	0	0	0	0	0	0	0	1G
RW	0	0	0	0	0	0	0	0	0	0	0	2G-max
0	0	0	0	0	0	0	0	0	0	0	0	4G

Device 1 Offset 18 - Primary Bus Number (00h).....RW

21-4 Reservedalways reads 0

Prefetchable always reads 1

Memory Space..... always reads 0

..... always reads 0

3

2-1

Type

Device 1 Offset 19 - Secondary Bus Number (00h)RW

Device 1 Offset 1A - Subordinate Bus Number (00h)RW

Device	1 Offset 1C - I/O Base (F0h)	RW
7-4	I/O Base AD[15:12]	default = 1111b
3-0	I/O Addressing Capability	\dots default = 0
Device	1 Offset 1D - I/O Limit (00h)	RW
	1 Offset 1D - I/O Limit (00h) I/O Limit AD[15:12]	

Device	1 Offset 1F-1E - Secondary StatusRO
15-0	Secondary Status
	Rx44[4] = 0: these bits read back 0000h
	Rx44[4] = 1: these bits read back same as $Rx7-6$

Device 1 Offset 21-20 - Memory Base (FFF0h).....RW

	Memory Base AD[31:20] Reserved	
Device	1 Offset 23-22 - Memory Limit ((Inclusive) (0000h) RW
15-4	Memory Limit AD[31:20]	default = 0
3-0	Reserved	always reads 0

Device	1 Offset 25-24 - Prefetchable Mem Base (Fl	FF0h) RW
15-4	Prefetchable Memory Base AD[31:20]defa	ult = FFFh
3-0	Reservedalway	ys reads 0
Device	1 Offset 27-26 - Prefetchable Memory Lim	<u>it</u>
(0000h)		- RW

(0000h)	RW
15-4 Prefetchable	e Memory Limit AD[31:20]default = 0
	always reads 0

7-0 AGP Capability List Pointeralways reads 70h



Device 1 Device-Specific Registers

AGP Bus Control

Device	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	CPU-AGP One Wait State Burst Write
	0 Disabledefault
	1 Enable
5-4	Read Prefetch Control
	00 Always prefetchdefault
	x1 Never prefetch
	10 Prefetch only for Enhance command
3	Reserved always reads 0
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disable default

Table 10. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	B0000	3Cx,	
VG	A	MDA	<u>is</u>	<u>is</u>	B8xxx	-B7FFF	<u>3Dx</u>	3Bx
Pre	S.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0		-	PCI	PCI	PCI	PCI	PCI	PCI
1		0	AGP	AGP	AGP	AGP	AGP	AGP
1		1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
•	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
U	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5 4	
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
	0 Disable
	1 Enabledefault
2	Reserved always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
	Buffered Read Data
	0 Disable default
	1 Enable
0	Reserved always reads 0
Device	1 Offset 42 - AGP Master Control (00h)RW
7 🗸	Reserved (Must Be Programmed to 1) $def = 0$
	When this bit is set, the North Bridge will
16	automatically resolve the problem of AGP master
	cycles being blocked by PCI Master Cycles.
6	AGP Master One Wait State Write
, 7	0 Disable default
	1 Enable
5	AGP Master One Wait State Read
	0 Disable default
	1 Enable
4	Break Consecutive PCI Master Accesses
7	0 Disabledefault
	1 Enable
2	
3	110501 (Cu
2	Claim I/O R/W and Memory Read Cycles
	0 Disabledefault
	1 Enable
1	Claim Local APIC FEEx xxxx Cycles
	0 Disabledefault
	1 Enable
0	Snoop Write Enable 2T Rate, Support Host Side
	Snoop Cycles at 2T Rate
	0 Disabledefault
	1 Enable



Device 1 Offset 43 - AGP Master Latency Timer (22h) RW **Host to AGP Time slot** 0 Disable (no timer) 16 GCLKs 1 2 32 GCLKs default F 128 GCLKs **AGP Master Time Slot** 0 Disable (no timer) 16 GCLKs 1 32 GCLKs default F 128 GCLKs Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID...RW **15-0 PCI-to-PCI Bridge Device ID** default = 0000

Power Management

7-0	1 Offset 70 – Capability ID (01h)RO Capability IDalways reads 01h
	1 Offset 71 – Next Pointer (00h)RO Next Pointer: Nullalways reads 00h
	1 Offset 72 – Power Mgmt Capabilities 1 (02h) RO
	Power Mgmt Capabilitiesalways reads 02h
	1 Offset 73 – Power Mgmt Capabilities 2 (00h) RO
7-0	Power Mgmt Capabilitiesalways reads 00h
Device	1 Offset 74 – Power Mgmt Ctrl/Status (00h) RW
7-2	Reserved always reads 0
1-0	Power State 00 D0 default 01 -reserved- 10 -reserved- 11 D3 Hot
Device	1 Offset 75 – Power Mgmt Status (00h)RO
7-0	Power Mgmt Status default = 00
Device	1 Offset 76 – P2P Br. Support Extensions (00h). RO
7-0	P2P Bridge Support Extensions
Device	1 Offset 77 – Power Management Data (00h) RO
7-0	Power Management Data
A.	
	7-0 Device 7-0 Device 7-0 Device 7-0 Device 7-2 1-0 Device 7-0 Device 7-0 Device 7-0



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Table 11. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T_{C}	Case operating temperature	0	85	oC	1
T_{S}	Storage temperature	-55	125	oC	1
$V_{\rm IN}$	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V _{OUT}	Output voltage	-0.5	V _{RAIL} + 10%	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2. V_{RAIL} is defined as the V_{CC} level of the respective rail. The CPU interface voltage is CPU dependent. AGP is 1.5V (4x transfer mode) or 0.8V (8x transfer mode). V-Link is 1.5V. Memory is 2.5V. Graphics / Display is 3.3V.

DC Characteristics

 $\overline{T_C} = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} \pm 5\%$, $V_{CORE} = 1.5V \pm 5\%$, GND=0V

Table 12. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input Low Voltage	-0.50	0.8	V	
$ m V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage	- 3	0.55	V	$I_{OL} = 4.0 \text{mA}$
V_{OH}	Output High Voltage	2.4	-	V	$I_{OH} = -1.0 \text{mA}$
${ m I}_{ m IL}$	Input Leakage Current		±10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate Leakage Current	<u> </u>	±20	uA	$0.55 < V_{OUT} < V_{CC}$



MECHANICAL SPECIFICATIONS




Figure 5. Mechanical Specifications - 681-Pin HSBGA Ball Grid Array Package with Heat Spreader






Figure 6. Lead-Free Mechanical Specifications - 681-Pin HSBGA Ball Grid Array Package with Heat Spreader