

VT82C694X Apollo Pro133A

66 / 100 / 133 MHz
Single-Chip Slot-1 / Socket-370 North Bridge
for Desktop and Mobile PC Systems
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM,
Virtual Channel Memory (VCM), & ESDRAM

Revision 1.4 October 18, 2000

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 1999, 2000 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596B, VT82C597, VT82C598, VT8501, VT82C680, VT82C685, VT82C686A, VT82C687, VT82C696A, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT8601, Mobile South, Super South, Apollo VP, Apollo VPX, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, Apollo ProPlus, Apollo Pro133, Apollo Pro133A, and Apollo ProMedia may only be used to identify products of VIA Technologies.

Cyrix™ is a registered trademark of VIA Technologies, Inc.

AMD-K6™ and Athlon™ are registered trademarks of Advanced Micro Devices Corp.

Pentium™, P54C™, P55C™, and MMX™ are registered trademarks of Intel Corp.

PS/2™ is a registered trademark of International Business Machines Corp.

Windows 95™, Windows 98™, and Plug and Play™ are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office: 1045 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300 Fax: (510) 683-3301 Taipei Office:

8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Online Services:

Home Page: http://www.via.com.tw (Taiwan) -or- http://www.viatech.com (USA)

FTP Server: ftp.via.com.tw (Taiwan)

BBS: 886-2-2185208



REVISION HISTORY

Document Release	Date	Revision	Initials
0.3	1/5/99	Initial internal release as VT82C694A based on 694A2X rev 0.3	DH
0.31	1/6/99	Fixed minor typo in AGP feature bullets	DH
0.4	2/1/99	Changed part number to VT82C694X; Updated pinouts to engg rev 0.9 Updated Dev 0 Rx50,51,53,69,6B,6C,73,76,79,7A,FC; Updated mech spec	DH
0.5	3/29/99	Changed product name to Pro133AX; Fixed feature bullets Updated pinouts; Added RxAD[4], Updated mech spec to BGA504	DH
0.61	5/28/99	Changd product name to Pro133A; Added PCI 33/66 config strap on MAB5# Fixed pin descriptions: GCKRUN# pin # (typo), NCOMP connect to VCCQ Added Device 0 Rx54, 7B, AE, B0-B1, E0, FD & Device 1 Rx1B, 45, 80-87 Modified Dev 0 Rx6[6], 8, 52[5], 53[2-0], 54[7-6], 68[1-0], 69[7-6], 6D[7], 70[3], 72[7], 73[4], 74[6, 76[5-4], 7A[4], A4[2,4,5], A7, A8[2,4,5], AC[0], FC[1] and Dev 1 Rx3-2, 42[0]	DH
0.7	6/17/99	Updated pinouts, mechanical specs, and feature bullets to 510 BGA Pins added: K7, L7, R7, U7, AA11, AA12 Pins changed: U6, W6, Y6, AC4, AD4, AD5 Fixed CKE & DQM pin name polarity; fixed MAA14 & MAB14# ball diagram typos, changed default signal names to match SDRAM not EDO (swapped "CAS" with "DQM" and "RAS" with "CS") Added ESDRAM to title; fixed feature bullets # of mem banks supported Fixed register defnitions: Device 0 Rx56-57 and 5A-5F bank ending addresses	DH
0.8	7/7/99	Fixed CPURSTD# pin definition, and VCCQ and AGPREF pin descriptions Fixed Device 0 Rx8 default, A2 default, A7 default, AC[7]definition, FD[4-0]	DH
0.81	7/9/99	Fixed Device 1 Rx2-3 Device ID	DH
0.9	8/27/99	Removed "Preliminary" from doc revision & fixed document formatting errors Fixed minor typos in pin descriptions GDS[1:0]#, SBS#, GWBF#, GCKRUN# Fixed Device 0 Rx10[27:20] and 88[2] and Device 1 Rx40[3] bit definitions Added "Case Operating Temp" spec and fixed ambient & AC conditions temps	DH
1.0	9/8/99	Final document release with "NDA Required" removed Fixed register reference in MECC pin descriptions & Dev 0 Rx6[7], Rx7A[3]	DH
1.01	11/2/99	Changed Device 0 Rx68[0] to don't care for CPU FSB Frequency of 133 MHz Updated logo to "Delivering Value" format	DH
1.1	1/5/00	Fixed RxA0[15-8] and added info for CE silicon with differences from CD: Rx8 Rev ID, Rx51/54[2]; added RxB2	DH
1.11	1/7/00	Fixed typos in feature bullets (PCI 2.2) & RxB2[0] and added Dev1Rx44[4-1]	DH
1.12	2/10/00	Fixed voltage tolerance typos in pin descriptions & TA typo in DC Elec specs	DH
1.2	2/25/00	Added VIA-Cyrix-III processor support & fixed Cyrix trademark reference Pin descriptions: fixed MAB5# strap and REQ/GNT for VT8231 hookup Fixed Device 0 Rx52[7] & 76[3-0] and rotated mech spec marking orientation	DH
1.21	5/10/00	Fixed HCLK, PCLK, GCLK pin description clock timing notes per engg input Changed pin lists from figures to tables & fixed header / footer formatting	DH
1.3	6/5/00	Removed GCKRUN# function and fixed HCLK pin description	DH
1.4	10/18/00	Fixed pin descriptions: HITM#, GPIPE#, GRBF#, AGPREF (and fixed pin #) Rotated Mech spec to show marking horizontally; Fixed misc doc formatting Updated Elec specs to use case temp; added Icc table; added AC elec specs	DH



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	III
LIST OF TABLES	IV
APOLLO PRO133A	1
OVERVIEW	4
PINOUTS	6
PIN DESCRIPTIONS	9
REGISTERS	17
REGISTER OVERVIEW	17
MISCELLANEOUS I/O	20
CONFIGURATION SPACE I/O	20
REGISTER DESCRIPTIONS	21
Device 0 Header Registers - Host Bridge	21
Device 0 Configuration Registers - Host Bridge	
Host CPU Control	
DRAM Control	
PCI Bus Control	
GART / Graphics Aperture Control	
AGP Control Device 1 Header Registers - PCI-to-PCI Bridge	
Device 1 Generation Registers - PCI-to-PCI Bridge	
AGP Bus Control	
ELECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	46
DC CHARACTERISTICS	46
POWER CHARACTERISTICS	46
AC TIMING SPECIFICATIONS	47
MECHANICAL CRECIFICATIONS	40



LIST OF FIGURES

FIGURE 1.	APOLLO PRO133A SYSTEM BLOCK DIAGRAM USING THE VT82C596B MOBILE SOUTH BRIDGE	4
FIGURE 2.	VT82C694X APOLLO PRO133A_BALL DIAGRAM (TOP VIEW)	6
FIGURE 3.	GRAPHICS APERTURE ADDRESS TRANSLATION	36
FIGURE 4.	MECHANICAL SPECIFICATIONS - 510-PIN BALL GRID ARRAY PACKAGE	48



LIST OF TABLES

TABLE 1. VT82C694X PIN LIST (NUMERICAL	(ORDER)	7
TABLE 2. VT82C694X PIN LIST (ALPHABETIC	CAL ORDER)	8
TABLE 3. VT82C694X PIN DESCRIPTIONS		9
TABLE 4. VT82C694X REGISTERS		7
TABLE 5. SYSTEM MEMORY MAP	2!	
TABLE 6. MEMORY ADDRESS MAPPING TA	BLE2	
TABLE 7. VGA/MDA MEMORY/IO REDIRECT	TION4	3
TABLE 8. AC TIMING MIN / MAX CONDITIO	NS4	7
TABLE 9. AC TIMING – HOST CPU INTERFA	CE4	7
TABLE 10. AC TIMING – DRAM INTERFACE	4'	7



VIA VT82C694X APOLLO PRO133A

66 / 100 /133 MHz
Single-Chip Slot-1 / Socket-370 North Bridge
for Desktop and Mobile PC Systems
with AGP 4x and PCI
plus Advanced ECC Memory Controller
supporting PC133 / PC100 SDRAM,
Virtual Channel Memory (VCM), and ESDRAM

• AGP / PCI / ISA Mobile and Deep Green PC Ready

- GTL+ compliant host bus supports write-combine cycles
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management

• High Integration

- Single chip implementation for 64-bit Slot-1 / Socket-370 CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo Pro133A Chipset: VT82C694X system controller and VT82C596B PCI to ISA bridge
- Chipset includes UltraDMA-33/66 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

• High Performance CPU Interface

- Supports Slot-1 (Intel Pentium IITM and Pentium IIITM) and Socket-370 (VIA Cyrix IIITM and Intel CeleronTM)
 processors
- 66 / 100 /133 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism



• Full Featured Accelerated Graphics Port (AGP) Controller

Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control

<u>PCI</u>	<u>AGP</u>	<u>CPU</u>	<u>Mode</u>
33 MHz	66 MHz	133 MHz	4x synchronous
33 MHz	66 MHz	100 MHz	3x synchronous
33 MHz	66 MHz	66 MHz	2x synchronous

- AGP v2.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 266 MHz 4x mode for AD and SBA signaling
- Pipelined split-transaction long-burst transfers up to 1GB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
 - One level TLB structure
 - Sixteen entry fully associative page table
 - LRU replacement scheme
 - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Two lines of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



• Advanced High-Performance DRAM Controller

- DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
- DRAM interface may be <u>faster</u> than CPU by 33 MHz to allow use of PC100 memory modules with 66MHz Celeron or use of PC133 with 100MHz Pentium II or Pentium III
- DRAM interface may be <u>slower</u> than CPU by 33 MHz to allow use of older memory modules with newer CPUs (e.g., PC66 memory modules with 100 MHz Pentium II or Pentium III)
- Concurrent CPU, AGP, and PCI access
- Supports FP, EDO, SDRAM, ESDRAM, and VCM SDRAM memory types
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- Pinouts support 8 banks up to 2 GB DRAMs (256Mb DRAM technology) at 100 MHz
 (PC133 specifications, however, recommend a limit of 3 DIMMs or 6 banks at 133 MHz for 1.5 GB max memory)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection)
 or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
- x-1-1-1-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh

• Advanced System Power Management Support

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- EDO self-refresh and SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.35um, high speed / low power CMOS process
- 35 x 35 mm, 510 pin BGA Package



OVERVIEW

The *Apollo Pro133A* (*VT82C694X*) is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop personal computer systems from 66 MHz, 100 MHz and 133 MHz based on 64-bit Socket-370 (VIA Cyrix III and Intel Celeron) and Slot-1 (Intel Pentium-II and Pentium III) super-scalar processors.




Figure 1. Apollo Pro133A System Block Diagram Using the VT82C596B Mobile South Bridge

The Apollo Pro133A chip set consists of the VT82C694X system controller (510 pin BGA) and the VT82C596B PCI to ISA bridge (324 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation.

The VT82C694X supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CPU bus frequency (66 / 100 / 133 MHz) or at the AGP bus frequency (66 / 100 / 133 MHz) with built-in PLL timing control.

The VT82C694X system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x and 4x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C694X supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post



write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 324-pin Ball Grid Array VT82C596B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C596B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66 for 33/66 MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.

For sophisticated power management, the Apollo Pro133A provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C596B south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

The Apollo Pro133A chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.



PINOUTS

Figure 2. VT82C694X Apollo Pro133A_Ball Diagram (Top View)

Kev	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	AD20	REQ0#	AD25	AD29	RESET#	HD56#	HD62#	HD55#	HD54#	HD49#	HD47#	HD40#	GND	HD33#	HD31#	HD27#	HD19#	HD20#	HD10#	HD6#	HD3#	HA29#	HA24#	HA22#	GND
В	vcc	PCLK	AD22	AD27	AD28	PREQ#	HD50#	HD61#	HD63#	HD53#	HD48#	HD42#	HD36#	HD43#	HD32#	HD29#	HD25#	HD21#	HD18#	HD12#	HD8#	HD0#	CPU RST#	HA27#	HA20#	BREQ 0#
C	AD19	VCC	AD21	CBE3#	GND	AD31	REQ1#	HD52#	GND	HD60#	HD59#	HD51#	HD44#	HD37#	HD28#	HD26#	HD22#	GND	HD17#	HD7#	HD5#	GND	HA26#	HA28#	HA23#	HA21#
D	AD16	AD18	AD17	AD23	AD26	PGNT#	GNT1#	REQ3#	HD58#	REQ4#	HD46#	HD41#	HD39#	HD34#	HD35#	HD30#	HD24#	HD16#	HD15#	HD14#	HD4#	HD1#	HA31#	HA25#	HA18#	HA19#
E	FRM#	IRDY#	GND	CBE2#	AD24	AD30	GNT0#	GNT3#	GNT4#	GNT2#	HD57#	GND	HD45#	HD38#	GND	GTL REF	HD23#	HD13#	HD11#	HD9#	HD2#	HA30#	HA15#	GND	HA17#	HA16#
F	SERR#	LOCK#	DEV SEL#	STOP#	TRDY#	GND	VCC	GND	VCC	REQ2#	11	12	13	14	15	16	VTT	VCC	GND	VCC	GND	HA11#	HA12#	HA13#	HA14#	HA8#
G	AD13	AD14	CBE1#	AD15	PAR	VCC	G7	8	9	10							17	18	19	G20	VCC	HA10#	HA5#	HA7#	HA3#	HA9#
Н	AD8	AD7	AD10	AD12	AD11	GND	Н													Н	GND	HA4#	HA6#	BNR#	H TRDY#	BPRI#
J	AD5	AD6	GND	CBE0#	AD9	VCC	J		PCI										CPU	J	vcc	HREQ 0#	HREQ 1#	GND	HREQ 4#	DEFER#
K	GND	AD1	AD3	AD2	AD4	AD0	GND	K	Pins	K10	11	12	13	14	15	16	K17		Pins	K	ADS#	HLOCK#	DRDY#	HREQ 2#	HREQ 3#	RS0#
L	ST1	SBA0	GGNT#	ST0	GREQ#	VCCQ	VCCQ	L		L	VCC	GND	VCC	VCC	GND	VCC	L	ļ		4 1	L	HITM#	DBSY#	HIT#	RS2#	RS1#
М	SBA2	SBA1	GPIPE#	ST2	SBS#	GWBF#	M			M	GND	VCC	GND	GND	VCC	GND	M			M	GNDA	GNDA	GTL REF	VTT	TEST IN#	CPU RSTD#
N	AGP REF	SBA3	SBS	GCLKO	GCLK	GRBF#	GND	N		N	VCC	GND	GND	GND	GND	VCC	N			N	VCCA	VCCA	HCLK	GND	MD63	VCC
P	SBA7	SBA6	GND	SBA4	SBA5	GD30	GND	P		P	vcc	GND	GND	GND	GND	VCC	P				P	GND	MD62	MD30	MD31	GND
R	GD31	GD29	VCCQ	GD27	GD24	VCCQ	VCCQ	R		R	GND	VCC	GND	GND	VCC	GND	R				R	GND	MD28	MD60	MD61	MD29
Т	GD26	GD23	GBE3#	GD20	GDS1#	GDS1	T	ı		T	vcc	GND	VCC	vcc	GND	VCC	T				T	MD57	MD58	MD25	MD26	MD59
U	GD22	GD25	GD19	GD18	GDS0#	GND	GNDA	U	AGP	U10	11	12	13	14	15	16	U17		DRAM	U	MD27	MD22	MD56	MD55	MD23	MD24
v	GD17	GD16	GD28	G STOP#	GBE2#	VCCA	V		Pins										Pins	v	vcc	MD19	MD20	GND	MD21	MD54
w	GD21	G FRM#	GI RDY#	GD15	GDEV SEL#	VCCQ	W7	8										!		W	GNDA	MD18	MD50	MD51	MD53	MD52
Y	GPAR	GT RDY#	GND	GBE1#	GDS0	GND	GND	GND	9	10	11	12					17	18	19	Y20	VCCA	MECC3	MD16	MD48	MD49	MD17
AA	GD13	GD12	VCCQ	GD11	GD9	GND	VCCQ	GND	VCC	MECC5	VSUS	SUST#	13	14	15	16	SRAS B#	VCC	GND	VCC	GND	DQM A2#	MECC6	DQM A3#	MECC2	MECC7
AB	GD8	GD10	GBE0#	GD7	GD0	MD2	MD37	MD40	MD41	MD44	MD14	GND	SCAS B#	CS A0#	GND	MA A1	MA B3#	MA B6#	MA B7#	MA B10	DCLK O	DCKR/ MAA14	CS B5#	GND	GND	DQM A7#
AC	GD6	GD4	GD5	GND	MD0	MD3	MD38	MD7	MD42	MD45	MD15	SWEB#	DQM A5#	DQM A1#	CS A3#	MA B1#	MA A3	MA A7	MA A8	MA B9#	MA A12	CKE0	CKE4	CS B3#	DQM A6#	CS B4#
AD	GD14	GD3	GD2	VCC QQ	GND QQ	MD35	MD5	MD8	GND	MD12	MD47	MECC1	DQM A4#	DQM B1#	CS A4#	MA B0#	MA B2#	GND	MA B5#	MA A10	MA B12#	GND	CKE3	CS B1#	DCLK WR	CS B2#
AE	GD1	NCOMP	WSC#	MD33	MD1	MD36	MD6	MD10	MD43	MD13	MECC4	SWEA#	DQM B5#	DQM A0#	CS A2#	CS A5#	MA A2	MA B4#	MA A5	MA A9	MA B11#	MA B14#	GND	CKE2	CS B0#	VCC
AF	GND	PCOMP	PWR OK	MD32	MD34	MD4	MD39	MD9	MD11	MD46	MECC0	SCAS A#	GND	VCC	CS A1#	SRAS A#	MA A0	MA A4	MA A6	MA B8#	MA A11	MA B13#	CKE1	CKE5	MA A13	GND



Table 1. VT82C694X Pin List (Numerical Order)

April Apri	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name									
Mag Mag	A01	P	GND	D02	Ю	AD18	G23	Ю	HA05#	P02	I	SBA6	Y21	P	VCCA	AC26	О	CSB4# / RASB4#
April Apri																		
Margin M					_													
AGE 16 AGE 15 AGE 16 AGE 16 AGE AG													ll .					
Margin M																		
Month Mont																11		
Age 10 10556																		
Alt				D10			H05	Ю		P24				I		AD08		
A. A. A. A. A. A. A. A.																		
Alia P. G. D. D. D. B. B. B. B. D. B. B													-11					
Also 1																		
A15 10 HD33#					_													
Also																		DQMB1 / CASB1#
ABS 10 BID19# Duty 10 BID19# Duty 10 BID19# Duty D				D17	Ю	HD24#		Ю		R05	Ю			Ю	MECC5		О	CSA4# / RASA4#
A19 O HD26 D20 I HD264 J03 P KND R22 P KND AA17 O SRASB9 AD18 P KND A21 O SRASB9 A22 I O MAD54 Strag A21 O HD266 A22 O MAD54 Strag A22 O HD266 A22 O MAD54 Strag A22 O HD266 A22 O MAD54 Strag A22 O MAD54																		
A20 10 HD1066 D22 10 HD046 D32 D33 D33 D34 D34																		
A22 10																		
A22 0 H0039								-										
A22 10 HA29# D24 10 HA25# D25 10 HA25# D25 10 HA18# D25 D25 10 HA18# D25 D25 D25 HA18# D25 D25 D25 HA18# D25													ll .					
A25 D HA22# D26 D HA19# D25 D HA19# D25 D HREQJ# TO D GD23																		
1.26 10 10 10 10 10 10 10 1																		
									~				ll .					CSB1# / RASB1#
FOR 10 PCLK E03 P SND 326 D DEFER# T05 O GDS1# AAQ6 IO MECCT AEQ1 O GD00													ll .					
BOS 10 AD22																		
BOS IO AD27																		
B00																		
BOS TO HDS-9# EOS O GNT3# ROS O ADO-9 T25 TO MD26 ABOS TO GD00 AEOF TO MD36 ABOS TO MD37 AEOR TO MD36 ABOS TO MD36 AEOS TO MD37 AEOR TO MD36 AEOS TO MD37 AEOR TO MD36 AEOS TO MD36 AEOS TO MD36 AEOS TO MD37 AEOR TO MD36 AEOS TO TO TO TO TO TO TO		Ю																
BOS 10 HDG # BOS 0 ONT # KOF P KOP NOT																		
No 10 10 10 10 10 10 10 1		_																
B10 IO HD55#					l								1					
B11 10 HD48# E12 P GND																		
B13 IO HD36#																		
B14 10 BD43# E15 P GND	B12	Ю	HD42#		Ю	HD45#		Ю	DRDY#	U04	Ю	GD18	AB10	Ю		AE11	Ю	MECC4
B15 IO HD32# E16 I GTLREF C26 IO RS09# U07 P GNDA AB13 O SCASB# AE14 O DOMAO / CASA AB16 IO HD29# E18 IO HD15# LD2 I SBAO U12 IO MD22 AB15 P GND AB14 O CSA9# / RASA5# AE15 O CSA2# / RASA5# AB15 O CSA9# / RASA5# AB15 O CSA9# / RASA5# AB16 O CS																		SWEA# / MWEA#
B16 IO HD29# B17 IO HD23# B18 IO HD12# B19 IO HD12# B19 IO HD11# B19 IO HD10# B19 IO HD10# B19 IO HD10# B19 IO HD00# B19 IO MAB9# AB18 O MAB9# AB18 O MAB9# AB18 O MAB9# AB19 O MAA9 AB19 O																		
B18 IO HD23# E18 IO HD13# LO2 I SBAO U22 IO MD22 AB15 P GND AE16 O CSA5#/RASA5/8 AB18 IO MD11# LO3 O GGNT# U23 IO MD55 AB16 O MAA1 AE17 O MAA2 AB19 O MD11# AE18 O MD11# AE18 O MAB3# AE18 O MAB4# AE19 O MAB4* AE19 O													ll .					
B18 10 HD12#																		
B20 10 HD12# E21 10 HD02# E22 10 H33# L06 I VCCQ U26 I 0 MD23 AB18 0 MAB6# /strap AE29 0 MAA5 B22 10 HD02# E23 10 HA15# L07 P VCCQ V01 10 GD17 AB20 0 MAB7# /strap AE21 0 MAA9 AE26 0 MAB1# /strap AE29 0 MAB11# /strap AE29 0 MAB14# /strap AE29 0																		
B22 IO HD08# E22 IO HA30# L06 I VCCQ VOI IO IO MD24 AB19 O MAB7# / Strap AE20 O MAA9	B19				Ю	HD09#		О	ST0	U24				О	MAB3#	AE18	О	
B22 O HD00# B23 O CPURST# E24 P GND																		
B23 O CPURST# E24 P GND																		
B25 IO HA27# E25 IO HA17# L24 IO BRY# V04 IO GD28 AB22 O MAA14/DCLKRD AE24 O CKE2 / CSB6# RA26 D RAFCO# RA26 D RA26 RA26 P RA26																		
B25 O																		
R26											-							
CO2		0								V05			ll .		GND		O	CSB0# / RASB0#
C03																		
CO5																11		
C05																		
C06																		
C07	C06	Ю	AD31	F07	P	VCC	M05		SBS#	V25	Ю	MD21	AC04	P	GND	AF05	Ю	MD34
C09	C07	I	REQ1#			GND			GWBF#		Ю	MD54	AC05	Ю	MD00	AF06		
C10 IO HD60# F17 P VTT M23 I GTLREF W03 IO GIRDY# AC08 IO MD07 AF09 IO MD11																		
C11 IO HD59# F18 P VCC M24 P VTT W04 IO GD15 AC09 IO MD42 AF10 IO MD46																		
C12 IO HD51# F19 P GND M25 I TESTIN# W05 IO GDSEL# AC10 IO MD45 AF11 IO MECCO																		
C13 IO HD44#																		
C14 IO HD37# F21 P GND NO1 P AGPREF SBA3 W22 IO MD18 AC13 O DQMA5 / CASA5# AF14 P VCC																		
C16 IO HD26# F23 IO HA12# N03 I SBS W23 IO MD50 AC14 O DQMA1 / CASA1# AF15 O CSA1# / RASA1# AF16 O SRASA# AF17 O MAA0 O O O O O O O O O	C14	Ю	HD37#		P	GND	N01		AGPREF		P	GNDA	AC12		SWEB# / MWEB#	AF13	P	GND
C17 IO HD22# F24 IO HA13# N04 O GCLKO W24 IO MD51 AC15 O CSA3# / RASA3# AF16 O SRASA# AF17 O MAA0																		
C18 P GND																		
C19 IO HD17# F26 IO HA08# N06 I GRBF# W26 IO MD52 AC17 O MAA3 AF18 O MAA4																		
C20 IO HD07# G01 IO AD13 N07 P GND Y01 IO GPAR AC18 O MAA7 AF19 O MAA6 AF20 O MAB#/strap AC22 P GND G03 IO CBE1# N22 P VCCA Y03 P GND AC20 O MAB9#/strap AF21 O MAA11 AF20 O MAA11 AF20 O MAA11 AF20 O MAB1#/strap AF21 O MAA11 AF20 O MAB1#/strap AF21 O MAB1#/strap AF22 O AF20 O																		
C21 IO HD05# G02 IO AD14 N21 P VCCA Y02 IO GTRDY# AC19 O MAA8 AF20 O MAB8#/strap AF21 O MAA11																		
C23 IO HA26# G04 IO AD15 N23 I HCLK Y04 IO GBE1# AC21 O MAA12 AF22 O MAB13# C24 IO HA28# G05 IO PAR N24 P GND Y05 IO GDS0 AC22 O CKE0 / FENA AF23 O CKE1 / GCKE C25 IO HA21# G06 P VCC N25 IO MD63 Y06 P GND AC24 O CKE4 / CSA6# AF24 O CKE5 / CSA7# C26 IO HA21# P VCC N26 P VCC Y07 P GND AC24 O CSB3# / RASB3# AF25 O MAA13	C21	Ю	HD05#	G02	Ю	AD14	N21		VCCA	Y02	Ю	GTRDY#	AC19	О	MAA8	AF20	О	MAB8# / strap
C24 IO HA28# G05 IO PAR N24 P GND Y05 IO GDS0 AC22 O CKE0 / FENA AF23 O CKE1 / GCKE C25 IO HA23# G06 P VCC N25 IO MD63 Y06 P GND AC23 O CKE4 / CSA6# AF24 O CKE5 / CSA7# C26 IO HA21# P VCC N26 P VCC Y07 P GND AC24 O CSB3# / RASB3# AF25 O MAA13																		
C25 IO HA23# G06 P VCC N25 IO MD63 Y06 P GND AC23 O CKE4 / CSA6# AF24 O CKE5 / CSA7# C26 IO HA21# P VCC N26 P VCC Y07 P GND AC24 O CSB3# / RASB3# AF25 O MAA13																		
C26 IO HA21# G21 P VCC N26 P VCC Y07 P GND AC24 O CSB3# / RASB3# AF25 O MAA13																		
1.1201 1.1211.01210				G21			P01	ī	SBA7	Y08	P	GND	AC25		DOMA6 / CASA6#	AF26		

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16
Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



Table 2. VT82C694X Pin List (Alphabetical Order)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
11	Ю	AD00	Y04	Ю	GBE1#	AA06	P	GND		Ю	HD14#	AB17		MAB3#	Y22		MECC3
K02	IO	AD01	V05	IO	GBE2#	AA08	P	GND	D19		HD15#	AE18		MAB4#	AE11		MECC4
K04 K03	IO	AD02 AD03	T03 N05	IO	GBE3# GCLK	AA19 AA21	P P	GND GND	D18 C19		HD16# HD17#	AD19 AB18		MAB5# / strap MAB6# / strap			MECC5 MECC6
K05	Ю	AD03 AD04	N05 N04	ò	GCLKO	AB12	P	GND	B19	Ю	HD17# HD18#	AB18		MAB7# / strap			MECC7
J01	Ю	AD05	AB05	IO	GD00	AB15	P	GND	A18	IO	HD19#	AF20	O	MAB8# / strap	AE02	Ī	NCOMP
J02	IO	AD06	AE01	IO	GD01	AB24	P	GND	A19		HD20#	AC20		MAB9# / strap			PAR
H02 H01	IO IO	AD07 AD08	AD03 AD02	IO IO	GD02 GD03	AB25 AC04	P P	GND GND	B18 C17		HD21# HD22#	AB20 AE21		MAB10 / strap MAB11# /	B02 AF02	I	PCLK PCOMP
J05	IO	AD09	AC02	IO	GD04	AD09	P	GND	E17		HD23#	AD21		MAB12# /	D06	O	PGNT#
H03	Ю	AD10	AC03	Ю	GD05	AD18	P	GND	D17		HD24#	AF22		MAB13#	B06	I	PREQ#
H05 H04	IO	AD11 AD12	AC01 AB04	IO	GD06 GD07	AD22 AE23	P P	GND GND	B17 C16		HD25# HD26#	AE22 AC05	O IO	MAB14# MD00	AF03 A03	I	PWROK REO0#
G01	Ю	AD12 AD13	AB04 AB01	IO	GD07 GD08	AF01	P	GND	A17		HD26# HD27#	AE05		MD00 MD01	C07	I	REQ1#
G02	Ю	AD14	AA05	Ю	GD09	AF13	P	GND	C15	Ю	HD28#	AB06		MD02	F10	I	REQ2#
G04	IO	AD15	AB02	IO	GD10	AF26	P	GND	B16		HD29#	AC06		MD03	D08	I	REQ3#
D01 D03	IO IO	AD16 AD17	AA04 AA02	IO IO	GD11 GD12	M21 M22	P P	GNDA GNDA	D16 A16	IO IO	HD30# HD31#	AF06 AD07		MD04 MD05	D10 A06	I	REO4# RESET#
D03	Ю	AD18	AA01	IO	GD12 GD13	U07	P	GNDA	B15		HD32#	AE07		MD06	K26	Ю	RS0#
C01	Ю	AD19	AD01	Ю	GD14	W21	P	GNDA	A15		HD33#	AC08		MD07	L26		RS1#
A02	IO	AD20	W04	IO	GD15	AD05	P	GNDOO CNTO#	D14		HD34#	AD08		MD08	L25	IO	RS2#
C03 B03	IO IO	AD21 AD22	V02 V01	IO IO	GD16 GD17	E07 D07	0	GNT0# GNT1#	D15 B13		HD35# HD36#	AF08 AE08		MD09 MD10	L02 M02	I I	SBA0 SBA1
D04	Ю	AD23	U04	Ю	GD18	E10	O	GNT2#	C14	Ю	HD37#	AF09	Ю	MD11	M01	I	SBA2
E05	IO	AD24	U03	IO	GD19	E08	0	GNT3#	E14		HD38#	AD10		MD12	N02	Ĩ	SBA3
		AD25	T04	IO	GD20	E09	0	GNT4#	D13		HD39#	AE10		MD13	P04	I	SBA4
D05 B04	IO	AD26 AD27	W01 U01	IO	GD21 GD22	Y01 M03	IO	GPAR GPIPE#	A13 D12	IO	HD40# HD41#	AB11 AC11		MD14 MD15	P05 P02	I	SBA5 SBA6
B05		AD28	T02	IO	GD23	N06	Ī	GRBF#	B12		HD42#	Y23	Ю	MD16	P01	Ì	SBA7
A05	IO	AD29	R05	IO	GD24	L05	I	GREO#	B14		HD43#	Y26		MD17	N03	Ĩ	SBS GBG#
E06 C06	IO IO	AD30 AD31	U02	IO	GD25 GD26	V04		GSTOP#	C13	IO IO	HD44# HD45#	W22 V22		MD18 MD19	M05	I	SBS# SCASA#
K21	IO	ADS#	T01 R04	IO	GD26 GD27	E16 M23	I	GTLREF GTLREF	E13 D11		HD45# HD46#	V22 V23		MD19 MD20	AF12 AB13	0	SCASA# SCASB#
N01	P	AGPREF	V03	Ю	GD28	Y02	_	GTRDY#	A12	Ю	HD47#	V25		MD21	F01	Ю	SERR#
H24		BNR#	R02	IO	GD29	M06	I	GWBF#	B11		HD48#	U22		MD22	AF16		SRASA#
H26 B26	OI	BPRI# BREO0#	P06 R01	IO	GD30 GD31	G25 H22	IO	HA03# HA04#	A11 B07		HD49# HD50#	U25 U26		MD23 MD24	AA17 1.04	0	SRASB# ST0
J04	Ю	CBE0#	Y05	IO	GDS0	G23		HA04# HA05#	C12		HD50# HD51#	T24		MD25	L01	O	ST1
G03	Ю	CBE1#	U05	Ю	GDS0#	H23	Ю	HA06#	C08	Ю	HD52#	T25	Ю	MD26	M04	0	ST2
E04		CBE2#	T06	IO	GDS1#	G24		HA07#	B10		HD54#	U21		MD27	F04	IO	STOP#
C04 AC22	O	CBE3# CKE0 / FENA	T05 W05	IO IO	GDS1# GDSEL#	F26 G26	IO IO	HA08# HA09#	A10 A09		HD54# HD55#	R23 R26		MD28 MD29	AA12 AE12	0	SUST# SWEA# / MWEA#
AF23	ŏ	CKE1 / GCKE	W02	IO	GFRM#	G22	Ю	HA10#	A07	Ю	HD56#	P24	Ю	MD30	AC12	ŏ	SWEB# / MWEB#
AE24	0	CKE2 / CSB6#	L03	0	GGNT#	F22		HA11#	E11	IO	HD57#	P25		MD31	M25	I	TESTIN#
AD23 AC23	0	CKE3 / CSB7# CKE4 / CSA6#	W03 A01	IO P	GIRDY# GND	F23 F24		HA12# HA13#	D09 C11		HD58# HD59#	AF04 AE04		MD32 MD33	F05 B01	IO P	TRDY# VCC
AF24	ŏ	CKE4 / CSA6# CKE5 / CSA7#	A14	P P	GND	F24 F25		HA14#	C10	IO	HD60#	AF05		MD33 MD34	C02	P	VCC
B23	0	CPURST#	A26	P	GND	E23	Ю	HA15#	B08	IO	HD61#	AD06	Ю	MD35	F07	P	VCC
M26	0	CPURSTD#	C05	P	GND	E26		HA16#	A08		HD62#	AE06		MD36	F09	P	VCC
AB14 AF15	0	CSA0# / RASA0# CSA1# / RASA1#	C09 C18	P P	GND GND	E25 D25		HA17# HA18#	B09 L24	IO	HD63# HIT#	AB07 AC07		MD37 MD38	F18 F20	P P	VCC VCC
AE15	ŏ	CSA2# / RASA2#	C22	P	GND	D26		HA19#	L22	I	HITM#	AF07		MD39	G06	P	vcc
AC15	O	CSA3# / RASA3#	E03	P	GND	B25	Ю	HA20#	K22	I	HLOCK#	AB08		MD40	G21	P	VCC
AD15 AE16		CSA4# / RASA4# CSA5# / RASA5#	E12 E15	P P	GND GND	C26 A25		HA21# HA22#	J22 J23		HREO0# HREO1#	AB09 AC09		MD41 MD42	J06 J21	P P	VCC VCC
		CSB0# / RASB0#	E15		GND			HA23#			HREQ1# HREO2#	AE09	Ю	MD43	N26		VCC
AD24	O	CSB1# / RASB1#	F06	P	GND	A24	Ю	HA24#	K25	Ю	HREQ3#	AB10	Ю	MD44	V21	P	VCC
AD26		CSB2# / RASB2#	F08	P	GND			HA25#	J25		HREQ4#			MD45	AA09	P	VCC
AC24 AC26	0	CSB3# / RASB3# CSB4# / RASB4#	F19 F21	P P	GND GND	C23 B24		HA26# HA27#	H25 E02		HTRDY# IRDY#	AF10 AD11		MD46 MD47	AA18 AA20		VCC VCC
AB23		CSB5# / RASB5#	H06	P	GND	C24		HA28#	F02		LOCK#	Y24		MD48	AE26		VCC
1.23	Ю	DBSY#	H21	P	GND	A23	Ю	HA29#	AF17	O	MAA0	Y25	IO	MD49	AF14	P	VCC
AB21	O	DCLKO DCLKWR	J03 J24	P P	GND	E22 D23		HA30#	AB16		MAA1	W23 W24		MD50 MD51	N21		VCCA VCCA
AD25 J26		DEFER#	J24 K01	P	GND GND	N23		HA31# HCLK	AE17 AC17		MAA2 MAA3	W24 W26		MD51 MD52	N22 V06		VCCA VCCA
		DEVSEL#	K07	P	GND		Ю	HD00#	AF18	О	MAA4	W25	Ю	MD53	Y21	P	VCCA
AE14	0	DOMA0# / CASA0	N07	P	GND	D22	Ю	HD01#	AE19	0	MAA5	V26	Ю	MD54	L06	P	VCCO
AC14 AA22	0	DQMA1# / CASA1 DQMA2# / CASA2	N24 P03	P P	GND GND	E21 A22		HD02# HD03#	AF19 AC18		MAA6 MAA7	U24 U23		MD55 MD56	L07 R03		VCCQ VCCQ
AA24	o	DQMA3# / CASA2 DQMA3# / CASA3	P07	P	GND	D21		HD03# HD04#	AC19		MAA8	T22		MD56 MD57	R06		vccq
AD13	O	DQMA4# / CASA4	P22	P	GND	C21	Ю	HD05#	AE20	О	MAA9	T23	Ю	MD58	R07	P	VCCQ
AC13		DQMA5# / CASA5	P26	P	GND	A21		HD06#	AD20		MAA10	T26		MD59	W06		VCCQ
AC25 AB26	0	DQMA6# / CASA6 DQMA7# / CASA7	R22 U06	P P	GND GND	C20 B21		HD07# HD08#	AF21 AC21		MAA11 MAA12	R24 R25		MD60 MD61	AA03 AA07		VCCQ VCCO
AD14	0	DOMB1# / CASB1	V24	P	GND	E20		HD09#	AF25		MAA13	P23		MD62	AD04		VCCOO
AE13	0	DOMB5# / CASB5	Y03	P	GND	A20	Ю	HD10#	AB22	0	MAA14/DCLKRD	N25	Ю	MD63	AA11	P	VSUS
		DRDY# EDAME#	Y06	P	GND	E19		HD11#	AD16		MARO#	AF11		MECC0	F17		VTT
		FRAME# GBE0#	Y07 Y08	P P	GND GND	B20 E18		HD12# HD13#	AC16 AD17		MAB1# MAB2#			MECC1 MECC2	M24 AE03		VTT WSC#
7313(7.)	11.7	\$ 1.71 AM	. (20)	•	14117	1710	11.7		/ 11/1/	`'	111111111111111111111111111111111111111	11114.1	11.7	111111111111111111111111111111111111111	73137.5	``	*******

Center VCC Pins (16 pins): L11, L13-14, L16, M12, M15, N11, N16, P11, P16, R12, R15, T11, T13-14, T16
Center GND Pins (20 pins): L12, L15, M11, M13-14, M16, N12-15, P12-15, R11, R13-14, R16, T12, T15



PIN DESCRIPTIONS


Table 3. VT82C694X Pin Descriptions

			CPU Interface
Signal Name	Pin#	<u>I/O</u>	Signal Description
HA[31:3]#	(see pinout tables)	Ю	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C694X during cache snooping operations.
HD[63:0]#	(see pinout tables)	Ю	Host CPU Data. These signals are connected to the CPU data bus.
ADS#	K21	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.
BNR#	H24	Ю	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.
BPRI#	H26	IO	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C694X drives this signal to gain control of the processor bus.
DBSY#	L23	IO	Data Bus Busy . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	J26	IO	Defer . The VT82C694X uses a dynamic deferring policy to optimize system performance. The VT82C694X also uses the DEFER# signal to indicate a processor retry response.
DRDY#	K23	Ю	Data Ready . Asserted for each cycle that data is transferred.
HIT#	L24	IO	Hit . Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	L22	I	Hit Modified . Asserted by the CPU to indicate that the address presented with the last snoop cycle is modified in the L1 cache and needs to be written back.
HLOCK#	K22	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	J25, K25, K24, J23, J22	Ю	Request Command . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	H25	Ю	Host Target Ready . Indicates that the target of the processor transaction is able to enter the data transfer phase.
RS[2:0]#	L25, L26, K26	Ю	Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type 000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data
CPURST#	B23	О	CPU Reset. Reset output to CPU
CPURSTD#	M26	O	CPU Reset Delayed. Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.
BREQ0#	B26	О	Bus Request 0. Bus request output to CPU.

Note: Clocking of the CPU interface is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



The VT82C694X pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





		D	DRAM Interface
Signal Name	Pin #	<u>I/O</u>	Signal Description
MD[63:0]	(see pinout tables)	IO	Memory Data. These signals are connected to the DRAM data bus.
			Note: MD0 is internally pulled up for use in EDO memory type detection.
MECC[7:0]	AA26, AA23, AA10, AE11, Y22, AA25, AD12, AF11	IO	DRAM ECC or EC Data (see Rx6E)
MAA14 / DCLKRD MAA[13:0]	(see pinout tables)	O/I O	Memory Address A. DRAM address lines (two sets for better drive)
MAB[14]#, MAB[13]#, MAB[12]# / strap, MAB[11]# / strap, MAB[10] / strap, MAB[9]# / strap, MAB[8]# / strap, MAB[7]# / strap, MAB[6]# / strap, MAB[5]# / strap, MAB[5]# / strap,	AE22, AF22, AD21, AE21, AB20, AC20, AF20, AB19, AB18, AD19, AE18, AB17, AD17, AC16, AD16	0	Memory Address B. DRAM address lines (two sets for better drive). Note that this set of memory address pins is opposite polarity from the "A" set (except for MAB10 which must be positive polarity because it is used for the SDRAM Precharge command). Selected pins are also used for strap options: MAB12# CPU Bus Frequency Select 0 Rx68[0] PD MAB11# In-Order Queue Depth Enable Rx50[7] PU MAB10 Quick Start Select Rx52[5] PD MAB9# AGP Disable RxAC[7] PD MAB8# CPU Bus Frequency Select 1 Rx68[1] PD MAB7# Memory Module Configuration Rx6B[4] PD MAB6# GTL I/O Buffer Pullup Rx52[7] PD
CSA[5:0]# / RASA[5:0]#	AE16, AD15, AC15, AE15, AF15, AB14	О	MAB5# PCI 33 / 66 MHz Select Rx7B[0] none Multifunction Pins (two sets for better drive) 1. Synchronous DRAM: Chip select of each bank
CSB[5:0]# / RASB[5:0]#	AB23, AC26, AC24, AD26, AD24, AE25	О	 2. FPG/EDO DRAM: Row Address Strobe of each bank. Multifunction Pins (two sets for better drive) 1. Synchronous DRAM: Chip select of each bank 2. FPG/EDO DRAM: Row Address Strobe of each bank.
DQMA[7:0] / CASA[7:0]#	AB26, AC25, AC13, AD13, AA24, AA22, AC14, AE14	O	Multifunction Pins 1. Synchronous DRAM: Data mask of each byte. 2. FPG/EDO DRAM: Column Address Strobe of each byte lane.
DQMB5 / CASB5#, DQMB1 / CASB1#	AE13 AD14	О	Multifunction Pins 1. Synchronous DRAM: Data mask of bytes 5 and 1 2. FPG/EDO DRAM: Column Address Strobe of bytes 5 and 1
SRASA#, SRASB#	AF16, AA17	О	Row Address Command Indicator. (two sets for better drive)
SCASA#, SCASB#	AF12, AB13	О	Column Address Command Indicator. (two sets for better drive)
SWEA# / MWEA#, SWEB# / MWEB#	AE12, AC12	О	Write Enable Command Indicator. (two sets for better drive)
CKE0 / FENA, CKE1 / GCKE, CKE2 / CSB6#, CKE3 / CSB7#, CKE4 / CSA6#, CKE5 / CSA7#	AC22, AF23, AE24, AD23, AC23, AF24	0	Clock Enables. Clock enables for each DRAM bank (Rx78[0]=1) for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control for reducing power usage and for reducing heat/temperature in high-speed memory systems. Alternate functions: FENA = FET Enable, GCKE = Global CKE.



			PCI Bus Interface
Signal Name	<u> Pin #</u>	<u>I/O</u>	Signal Description
AD[31:0]	(see pinout tables)	Ю	Address/Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	C4, E4, G3, J4	Ю	Command/Byte Enable. Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	E1	Ю	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	E2	IO	Initiator Ready. Asserted when the initiator is ready for data transfer.
TRDY#	F5	IO	Target Ready. Asserted when the target is ready for data transfer.
STOP#	F4	Ю	Stop. Asserted by the target to request the master to stop the current transaction.
DEVSEL#	F3	Ю	Device Select. This signal is driven by the VT82C694X when a PCI initiator is attempting to access main memory. It is an input when the VT82C694X is acting as a PCI initiator.
PAR	G5	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].
SERR#	F1	IO	System Error. VT82C694X will pulse this signal when it detects a system error condition.
LOCK#	F2	IO	Lock. Used to establish, maintain, and release resource lock.
PREQ#	В6	I	South Bridge Request. This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. It should be connected to PREQ# of the VT82C686A or to PREQL# of the VT8231.
PGNT#	D6	O	South Bridge Grant. This signal driven by the VT82C694X to grant PCI access to the South Bridge. It should be connected to PGNT# of the VT82C686A or to PGNTL# of the VT8231.
REQ[4:0]#	D10, D8, F10, C7, A3	I	PCI Master Request. PCI master requests for PCI. Device 0 Rx76[0] may be used to enable REQ4# as a high priority request for use with on-board high-bandwidth PCI controllers or for connection to PREQH# of the VT8231 South Bridge. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
GNT[4:0]#	E9, E8, E10, D7, E7	0	PCI Master Grant. Permission is given to the master to use PCI. GNT4# may be used for connection to the grant input of an on-board high priority device or for connection to PGNTH# of the VT8231. These inputs thus allow support for either 5 PCI slots or 4 slots plus one high-priority on-board master (6 slots plus 2 high-priority masters with the VT8231).
WSC#	AE3	0	Write Snoop Complete. Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.



			AGP Bus Interface
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description
GD[31:0]	(see pinout tables)	Ю	Address/Data Bus. The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.
GDS0	Y5	IO	Bus Strobe 0 (AGP transactions only). Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS0#	U5	Ю	Bus Strobe 0 complement and Bus Strobe 0 (AGP transactions only). Provides timing for 4x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
GDS1	Т6	IO	Bus Strobe 1 (AGP transactions only). Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GDS1#	T5	IO	Bus Strobe 1 complement and Bus Strobe 1 (AGP transactions only). Provides timing for 4x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
GBE[3:0]#	T3, V5, Y4, AB3	Ю	Command/Byte Enable. AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master. PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
GFRM#	W2	Ю	Frame (PCI transactions only). Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
GIRDY#	W3	Ю	Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers. PCI: Asserted when the initiator is ready for data transfer.
GTRDY#	Y2	IO	Target Ready: AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions. PCI: Asserted when the target is ready for data transfer.
GSTOP#	V4	IO	Stop (PCI transactions only). Asserted by the target to request the master to stop the current transaction.
GDSEL#	W5	Ю	Device Select (PCI transactions only). This signal is driven by the VT82C694X when a PCI initiator is attempting to access main memory. It is an input when the VT82C694X is acting as PCI initiator. Not used for AGP cycles.

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock pins.

Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms \pm 15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are: a. GDS0#, GDS0, GD15-0, GBE1-0#

- b. GDS1#, GDS1, GD31-16, GBE3-2#
- c. SBS#, SBS, SBA7-0
- 3. Ground isolation should be provided around GDS0#, GDS0, GDS1# and GDS1 to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



	AGP Bus Interface (continued)			
Signal Name	<u>Pin #</u>	<u>IO</u>	Signal Description	
GPIPE#	M3	I	Pipelined Request. Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C694X. The master enqueues one request each rising edge of GCLK while GPIPE# is asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.	
GRBF#	N6	Ι	Read Buffer Full. Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the VT82C694X will not return low priority read data to the master.	
GWBF#	M6	I	Write Buffer Full.	
SBA[7:0]	P1, P2, P5, P4, N2, M1, M2, L2	Ι	SideBand Address. Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C694X). These pins are ignored until enabled.	
SBS	N3	I	Sideband Strobe. Provides timing for SBA[7:0] (driven by the master)	
SBS#	M5	Ι	Sideband Strobe complement and SBS . Provides timing for SBA[7:0] (driven by the master) when 4x timing is supported.	
ST[2:0]	M4, L1, L4	0	 Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. 000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller). 001 Indicates that previously requested high priority read data is being returned to the master. 010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (arbiter must not issue, may be defined in the future). 101 Reserved. (arbiter must not issue, may be defined in the future). 110 Reserved. (arbiter must not issue, may be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C694X and inputs to the master. 	
GREQ#	L5	I	Request. Master request for AGP.	
GGNT#	L3	0	Grant. Permission is given to the master to use AGP.	
GPAR	Y1	IO	AGP Parity. A single parity bit is provided over GD[31:0] and GBE[3:0].	

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT82C694X has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



	Clock / Reset Control					
Signal Name	Pin#	<u>I/O</u>	Signal Description			
HCLK	N23	I	Iost Clock. This pin receives the host CPU clock (66 / 100 / 133 MHz). This clock used by all VT82C694X logic that is in the host CPU domain.			
PCLK	B2	I	CI Clock. This pin receives a buffered host clock divided-by-2, 3, or 4 to create 33 Hz. This clock is used by all of the VT82C694X logic that is in the PCI clock omain. This clock input must be 33 MHz maximum to comply with PCI ecification requirements and must be synchronous with the host CPU clock, HCLK, th an HCLK:PCLK frequency ratio of 2:1, 3:1, or 4:1 as shown in the table below. The host CPU clock must lead the PCI clock by 2.0 ± 1.0 nsec. Vicial Clock Frequency Combinations Mode Host Clock AGP Clock PCI Clock OD 2x 66 MHz 66 MHz 33 MHz OD 3x 100 MHz 66 MHz 33 MHz OD 3x 100 MHz 66 MHz 33 MHz OD OD OD OD OD OD OD O			
			10 4x 133 MHz 66 MHz 33 MHz 11 Reserved			
GCLK	N5	I	AGP Clock. This pin receives the AGP bus clock (66 MHz). This clock is used by all VT82C694X logic that is in the AGP clock domain. The AGP clock must be synchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the table above).			
GCLKO	N4	О	AGP Clock Feedback.			
DCLKO	AB21	О	DRAM Clock. Output from internal clock generator to the external clock buffer.			
DCLKWR	AD25	I	DRAM Clock Input. Input from the external clock buffer.			
DCLKRD / MAA14	AB22	I/O	DRAM Clock Input. No function (used for chip test). MAA14 if Rx69[5]=1.			
RESET#	A6	I	Reset. Input from south bridge chip. When asserted, this signal resets the VT82C694X and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).			
PWROK	AF3	I	Power OK.			
CPURST#	B23	O	CPU Reset. CPU Reset output to the CPU.			
CPURSTD#	M26	О	CPU Reset Delayed. Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.			
SUST#	AA12	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.			



Power, Ground, and Test						
Signal Name	<u>Pin #</u>	<u>I/O</u>	Signal Description			
VCC	(see pin list)	P	Power for Internal Logic (3.3V ±5%).			
GND	(see pin list)	P	Ground			
VSUS	AA11	P	Suspend Power (3.3V ±5%).			
VCCA	N21, N22, V6, Y21	P	Analog Power (3.3V ±5%). For internal clock logic.			
GNDA	M21, M22, U7, W21	P	Analog Ground. For internal clock logic. Connect to main ground plane.			
VCCQ	L6-L7, R3, R6-R7,	P	AGP 1.5V or 3.3V Power. 1.5V is used for AGP 4x transfer mode. 3.3V is			
	W6, AA3, AA7		sed for AGP 2x mode.			
VCCQQ	AD4	P	AGP Quiet Power.			
GNDQQ	AD5		AGP Quiet Ground.			
VTT	F17, M24	P	CPU Interface Termination Voltage (1.5V ±10%).			
GTLREF	E16, M23	P	CPU Interface GTL+ Voltage Reference. 2/3 VTT ±2%			
AGPREF	N1	P	AGP Voltage Reference. 0.4 VCCQ (1.32V) when VCCQ is 3.3V and 0.5			
			VCCQ (0.75V) when VCCQ is 1.5V. Check the VT82C694X Design Guide			
			for additional information. AGPREF for 3.3V signaling is generated internally			
			by the VT82C694X. AGPREF for 1.5V signaling is generated on the			
			motherboard.			
NCOMP	AE2	I	Compensation. Connect to VCCQ through a 60 ohm resistor.			
PCOMP	AF2	I	Compensation. Connect to GND through a 60 ohm resistor.			
TESTIN#	M25	I	Test Input. NAND tree / tristate mode test select.			



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT82C694X. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 4. VT82C694X Registers

VT82C694X I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



VT82C694X Device 0 Registers - Host Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0691	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID (CD: V=8, CE: V=C)	Vn	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	Reserved	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	\mathbf{RW}
14-27	Reserved	00	_
28-2B	Reserved	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
33-30	Reserved	00	
37-34	Capability Pointer	0000 00A0	RO
3F-38	Reserved	00	_

Device-Specific Registers

Offset	Host CPU Protocol Control	Default	Acc
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dvnamic Defer Timer	90	RW
53	Miscellaneous 1	03	RW
54	Miscellaneous 2	00	RW
55	Reserved	00	_

Offset	DRAM Control	Default	Acc
59-58	MA Map Type	0040	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[31:24])	01	RW
5B	Bank 1 Ending (HA[31:24])	01	RW
5C	Bank 2 Ending (HA[31:24])	01	RW
5D	Bank 3 Ending (HA[31:24])	01	RW
5E	Bank 4 Ending (HA[31:24])	01	RW
5F	Bank 5 Ending (HA[31:24])	01	RW
56	Bank 6 Ending (HA[31:24])	01	RW
57	Bank 7 Ending (HA[31:24])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0.1	EC	RW
65	DRAM Timing for Banks 2.3	EC	RW
66	DRAM Timing for Banks 4.5	EC	RW
67	DRAM Timing for Banks 6.7	EC	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

Device-Specific Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control	00	RW
79	PMU Control	00	RW
7A	Miscellaneous Control 1	00	RW
7B	Miscellaneous Control 2	02	RW
7C-7D	Reserved	00	_
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	Reserved (unassigned)	00	_
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
9F-8C	Reserved (unassigned)	00	

Offset	AGP Control	Default	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	20	RO
A3	Reserved (unassigned)	00	
A7-A4	AGP Status	1F00 0203	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	08	RW
AD	AGP Latency Timer	02	RW
AE	AGP Miscellaneous Control	00	RW
AF	Reserved	00	
В0	AGP Compensation Control / Status	8x	RW
B1	AGP Drive Strength	63	RW
B2-BF	Reserved	00	

Offset	Miscellaneous Control	Default	Acc
C0-DF	Reserved	00	
E0	Miscellaneous Control	00	RW
E1-EF	Reserved	00	
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer	00	RW
F9	VGA Timer	00	RW
FB-FA	Reserved	0000	RW
FC	Back-Door Control 1	00	RW
FD	Back-Door Control 2	00	RW
FF-FE	Back-Door Device ID	0000	RW



VT82C694X Device 1 - PCI-to-PCI Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8598	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	Reserved	00	_
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
17-10	Reserved	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	\mathbf{RW}
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	\mathbf{RW}
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	\mathbf{RW}
27-26	Prefetchable Memory Limit	0000	RW
3D-28	Reserved (unassigned)	00	_
3F-3E	PCI-to-PCI Bridge Control	00	\mathbf{RW}

Device-Specific Registers

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	00	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	00	RW
44	Back-Door Register Control	00	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	Reserved	00	
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	Reserved	00	_



Miscellaneous I/O

One I/O port is defined in the VT82C694X: Port 22.

Port 22	2 – PCI / AGP Arbiter DisableRW
7-2	Reserved always reads 0
1	AGP Arbiter Disable
	0 Respond to GREQ# signaldefault
	1 Do not respond to GREQ# signal
0	PCI Arbiter Disable
	0 Respond to all REQ# signalsdefault
	1 Do not respond to any REQ# signals, including
	PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All registers in the VT82C694X (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CFB-CF8 - Configuration AddressRW									
31	Configuration Space Enable								
	0 Disabled default								
	1 Convert configuration data port writes to								
	configuration cycles on the PCI bus								
30-24	Reserved always reads 0								
23-16	PCI Bus Number								
	Used to choose a specific PCI bus in the system								
15-11	Device Number								
	Used to choose a specific device in the system								
	(devices 0 and 1 are defined for the VT82C694X)								
10-8	Function Number								
	Used to choose a specific function if the selected								
	device supports multiple functions (only function 0 is								
	defined for the VT82C694X).								
7-2	Register Number (also called the "Offset")								
	Used to select a specific DWORD in the								
	VT82C694X configuration space								
1-0	Fixed always reads 0								
Port CI	FF-CFC - Configuration DataRW								

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



Register Descriptions

Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and $\underline{\text{device number}}$ equal to $\underline{\text{zero}}$.

Device Offset 3-2 - Device ID (0691h) RO	Device	Offset 1-0 - Vendor ID (1106h)RO
Device Offset 5-4 - Command (0006h) RW	15-0	ID Code (reads 1106h to identify VIA Technologies)
Device Offset 5-4 - Command (0006h) RW	Darrias	Office 2.2 Device ID (0(01h) DO
Device 0 Offset 5-4 - Command (0006h)		
15-10 Reserved	15-0	D Code (reads 0691h to identify the VT82C694X)
15-10 Reserved	Device (Offset 5-4 –Command (0006h)RW
9 Fast Back-to-Back Cycle Enable RO 0 Fast back-to-back transactions only allowed to the same agent default 1 Fast back-to-back transactions allowed to different agents 8 SERR# Enable RO 0 SERR# driver disabled default 1 SERR# driver enabled (SERR# is used to report parity errors if bit-6 is set). 7 Address / Data Stepping RO 0 Device never does stepping default 1 Device always does stepping default 1 Device always does stepping RW 0 Ignore parity errors & continue default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master RO 0 Does not respond to memory space 1 Responds to memory space default 0 I/O Space RO 0 Does not respond to I/O space default		
0 Fast back-to-back transactions only allowed to the same agent	9	
the same agent		0 Fast back-to-back transactions only allowed to
different agents 8 SERR# Enable		
8 SERR# Enable RO 0 SERR# driver disabled default 1 SERR# driver enabled (SERR# is used to report parity errors if bit-6 is set). 7 Address / Data Stepping RO 0 Device never does stepping default 1 Device always does stepping RW 0 Ignore parity errors & continue default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space 1 Responds to memory space default 0 I/O Space RO 0 Does not respond to I/O space default		1 Fast back-to-back transactions allowed to
O SERR# driver disabled		different agents
1 SERR# driver enabled (SERR# is used to report parity errors if bit-6 is set). 7 Address / Data Stepping	8	
(SERR# is used to report parity errors if bit-6 is set). 7 Address / Data Stepping		0 SERR# driver disableddefault
7 Address / Data Stepping		1 SERR# driver enabled
0 Device never does stepping		
1 Device always does stepping 6 Parity Error Response	7	
6 Parity Error Response		
0 Ignore parity errors & continue		
1 Take normal action on detected parity errors VGA Palette Snoop	6	
5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space 1 Responds to memory space default 0 I/O Space RO 0 Does not respond to I/O space default		
0 Treat palette accesses normally		
1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command	5	
4 Memory Write and Invalidate Command		
0 Bus masters must use Mem Writedefault 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring		
1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring	4	
3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space 1 Responds to memory space default 0 I/O Space RO 0 Does not respond to I/O space default		
0 Does not monitor special cycles	_	
1 Monitors special cycles 2 Bus Master	3	•
2 Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space 1 Responds to memory space default 0 I/O Space RO 0 Does not respond to I/O space default		
0 Never behaves as a bus master 1 Can behave as a bus master	•	1 2
1 Can behave as a bus master	2	
1 Memory Space		
0 Does not respond to memory space 1 Responds to memory space	1	
1 Responds to memory spacedefault 0 I/O SpaceRO 0 Does not respond to I/O spacedefault	1	
0 I/O SpaceRO 0 Does not respond to I/O spacedefault		• • •
O Does not respond to I/O spacedefault	Λ	
	U	
1 Responds to 1/O space		
		1 Responds to 1/O space

Device (0 Offse	et 7-6 – Status (0210h)RWC
15	Detec	eted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6)write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	_	lled Master Abort
	0	No abort receiveddefault
	1	Transaction aborted by the master
10	ъ.	write one to clear
12	()	ived Target Abort No abort receiveddefault
	1	Transaction aborted by the target
	1	write one to clear
11	Signa	iled Target Abortalways reads 0
11	0	Target Abort never signaled
10-9		SEL# Timing
10 /	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		VT82C694X was initiator of the operation in
		which the error occurredwrite one to clear
7		Back-to-Back Capablealways reads 0
6		Definable Features always reads 0
5		Hz Capable always reads 0
4		orts New Capability listalways reads 1
3-0	Resei	rvedalways reads 0
Device (0 Offse	et 8 - Revision ID (8nh or Cnh)RO
7-0		Revision Code
	_	evision code)CE silicon reads Cnh
		et 9 - Programming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00
Davica	n Offe	et A - Sub Class Code (00h)RO
7-0		Class Codereads 00 to indicate Host Bridge
7-0	Sub (lass Codereads oo to indicate Host Bridge
Device (0 Offse	et B - Base Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
		, and the second
		et D - Latency Timer (00h)RW
Specifie	s the la	atency timer value in PCI bus clocks.
7-3	Guar	ranteed Time Slice for CPUdefault=0
2-0		rved (fixed granularity of 8 clks) always read 0
		2-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read

-21-

back in Offset 75 bits 5-4 (PCI Arbitration 1).



Device 0 Host Bridge Header Registers (continued)

Device 0 Offset E - Header Type (00h)RO										
7-0	Header Type Codereads 00: single function									
Device	0 Offset F - Built In Self Test (BIST) (00h)RO									
7	BIST Supportedreads 0: no supported functions									
6-0	Reserved always reads 0									

<u>Device 0 Offset 13-10 - Graphics Aperture Base</u> (00000008h)RW

31-28 Upper Programmable Base Address Bits...... def=0
27-20 Lower Programmable Base Address Bits def=0
These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 0 Offset 84h) is 0.

27 26 25 24 23 22 21 20 (This Register) <u>7 6 5 4 3 2 1</u> (Gr Aper Size) 0 RW RW RW RW RW RW RW 1M RW RW RW RW RW RW 2MRWRWRWRWRW 0 4M RWRWRWRW 0 8M RWRWRWRW 0 0 0 0 16M RWRWRW 0 0 0 32M RWRW 0 0 0 0 0 64M 0 RW = 00 0 0 0 0 0 128M 0 0 0 0 0 256M

The locations in the address range defined by this register are prefetchable.

<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1</u>

15-0 Subsystem Vendor ID.....default = 0 This register may be written once and is then read only.

Device 0 Offset 2F-2E - Subsystem ID (0000h).....R/W1

15-0 Subsystem IDdefault = 0 This register may be written once and is then read only.

Device 0 Offset 37-34 - Capability Pointer (000000A0h) RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointer always reads A0h



<u>Device 0 Configuration Registers - Host Bridge</u> These registers are normally programmed once at system initialization time.

Host CPU Control

Device	0 Offset 50 – Request Phase Control (00h)RW
7	CPU Hardwired IOQ (In Order Queue) Size
	Default per strap on pin MAB11#During reset. This
	register can be written 0 to restrict the chip to one
	level of IOQ.
	0 1-Level
	1 4-Level
6	Read-Around-Write
	0 Disabledefault
	1 Enable
5	Reserved always reads 0
4	Defer Retry When HLOCK Active
	0 Disabledefault
	1 Enable
	Note: always set this bit to 1
3-1	Reserved always reads 0
0	CPU / PCI Master Read DRAM Timing
	0 Start DRAM read <u>after</u> snoop complete def

1 Start DRAM read <u>before</u> snoop complete

Device	0 Offset 51 – Response Phase Control (00h) RW
7	CPU Read DRAM 0ws for Back-to-Back Read
	Transactions
	0 Disabledefault
	1 Enable
	Setting this bit enables maximum read performance
	by allowing continuous 0 wait state reads for
	pipelined line reads. If this bit is not set, there will be
_	at least 1T idle time between read transactions.
6	CPU Write DRAM 0ws for Back-to-Back Write
	Transactions
	0 Disable default
	1 Enable
	Setting this bit enables maximum write performance
	by allowing continuous 0 wait state writes for
	pipelined line writes ands sustained 3T single writes. If this bit is not set, there will be at least 1T idle time
	between write transactions.
5	Reserved always reads 0
4	Fast Response (HIT/HITM sample 1T earlier)
7	0 Disabledefault
	1 Enable
3	Non-Posted IOW
	0 Disable
	1 Enable
2	CE Silicon: Reserved (see Rx54[2])always reads 0
2	CD Silicon: Zero Length Write
	0 Disabledefault
	1 Enable <u>this bit must be programmed to 1</u>
1	Reserved always reads 0
0	Concurrent PCI Master / Host Operation
	0 Disable – the CPU bus will be occupied (BPRI
	asserted) during the entire PCI operation def
	1 Enable – the CPU bus is only requested before
	ADS# assertion



Device	0 Offset 52 – Dynamic Defer Timer (90h)RW	Device	e 0 Offset 53 – Miscellaneous 1 (03h)RW
7	GTL I/O Buffer Pullup	7	HREQ
	default = inverse of MAB6# Strap		0 Disabledefault
	0 Disable		1 Enable
	1 Enableno-strap default	6	SDRAM Frequency Higher Than CPU Front Side
	The default value of this bit is determined by a strap		Bus Frequency
	on the MAB6# pin during reset.		0 Disabledefault
6	RAW Write Retire Policy (After 2 Writes)		1 Enable
	0 Disabledefault1 Enable		Setting this bit enables the DRAM subsystem to run at a higher frequency than the CPU FSB frequency.
5	Quick Start Selectdefault = MAB10 Strap		When setting this bit, register bit Rx69[6] must also be
	0 Disableno-strap default		set and only SDRAM type DIMM modules may be
	1 Enable		used. An EDO/SDRAM mix in the DRAM subsystem
	The default value of this bit is determined by a strap		is not supported in this case.
	on the MAB10 pin during reset.	5	PCI/AGP Master-to-CPU / CPU-to-PCI/AGP
4-0	Snoop Stall Count		Slave Concurrency
	00 Disable dynamic defer		0 Disabledefault
	01-1F Snoop stall count default = 10h		1 Enable
		4	HPRI Function
			0 Disabledefault
			1 Enable
		3	P6Lock Function
			0 Disabledefault
		2	1 Enable
		2	Line Write / Write Back Without Implicit Write Back Data
			0 Disabledefault
			1 Enable
		1	PCI Master Pipeline Access
		1	0 Disable
			1 Enabledefault
		0	Initialization of Fast Write Address Selection
		ŭ	0 Tail
			1 Headdefault
		Device	e 0 Offset 54 – Miscellaneous 2 (00h)RW
		7-6	Reserved (Do Not Program) default = 0
		5-3	Reserved always reads 0
		2	<u>CD Silicon:</u> Reserved (see Rx51[2]) .always reads 0
		2	CE Silicon: Zero Length Write
			0 Disabledefault
			1 Enablethis bit must be programmed to 1
		1	Invalidate CPU Internal Cache on PCI Master
			Access
			0 Disabledefault
			1 Enable
		0	1-1-1-1 PMRDY for PCI Master Access
			0 Disable default

1

Enable



DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT82C694X BIOS porting guide for details).

Table 5. System Memory Map

Spac	<u>e Start</u>	<u>Size</u>	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Device 0 Offset 59-58 - DRAM MA Map Type (0040h).RW

15-13 Bank 5/4 MA Map Type (see below)

12 Reserved (Bank 5/4 Virtual Channel Enable) ... def=0

11-9 Bank 7/6 MA Map Type (see below)

8 Reserved (Bank 7/6 Virtual Channel Enable) ... def=0

7-5 Bank 1/0 MA Map Type

000 8-bit Column Address

001 9-bit Column Address

010 10-bit Column Addressdefault

011 11-bit Column Address

100 12-bit Column Address (64Mb)

101 Reserved

11x Reserved

Bank 0/1 MA Map Type (SDRAM)

000 16Mbit SDRAM.....default

100 64Mbit SDRAM

101 Reserved

11x Reserved

4 Reserved (Bank 1/0 Virtual Channel Enable) ... def=0

3-1 Bank 3/2 MA Map Type (see above)

0 Reserved (Bank 3/2 Virtual Channel Enable) ... def=0

Device 0 Offset 5F-5A – DRAM Row Ending Address:

Note: BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device 0 Offset 60 - DRAM Type (00h).....RW

7-6 DRAM Type for Bank 7/6

00 Fast Page Mode DRAM (FPG).....default

01 EDO DRAM (EDO)

10 Reserved

11 SDRAM

5-4 DRAM Type for Bank 5/4.....default=FPG

3-2 DRAM Type for Bank 3/2....default=FPG

1-0 DRAM Type for Bank 1/0.....default=FPG

Table 6. Memory Address Mapping Table

EDO/FP DRAM

MA:	<u>13</u>	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	4	<u>3</u>	2	1	0	
8-bit Col		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits
(000)							10	9	8	7	6	5	4	3	Col Bits
9-bit Col		<u>24</u>	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(001)						11	10	9	8	7	6	5	4	3	Col Bits
10-bit Col		<u>25</u>	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(010)					22	11	10	9	8	7	6	5	4	3	Col Bits
11-bit Col		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(011)				24	22	11	10	9	8	7	6	5	4	3	Col Bits
12-bit Col		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(100)			26	24	22	11	10	9	8	7	6	5	4	3	Col Bits

SDRAM

MA:	14	<u>13</u>	<u>12</u>	11	10	9	8	7	<u>6</u>	<u>5</u>	4	3	2	1	0	
16Mb				11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(0xx)				11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb	25/	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
(100)	26/															x8: 9 col
2/4 bank	27															x16: 8 col
x4, x8,		24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x32: 8 col
x16;																
4-bank x32																

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank

x8: 12x9 4bank, 13x9 2bank

x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank



Device 0 Offset 61 - Shadow RAM Control 1 (00h)RW			Device	0 Offs	et 63 - Shadow RAM	Control 3	(00h)	RW
7-6	CC000h-CFFFFh			E000	0h-EFFFFh			
	00	Read/write disabledefault		00	Read/write disable		d	efault
	01	Write enable		01	Write enable			
	10	Read enable		10	Read enable			
	11	Read/write enable		11	Read/write enable			
5-4		0h-CBFFFh	5-4	F000	0h-FFFFFh			
	00	Read/write disabledefault			Read/write disable		d	efault
	01	Write enable		01	Write enable			
	10	Read enable		10	Read enable			
	11	Read/write enable		11	Read/write enable			
3-2		0h-C7FFFh	3-2	Mem	ory Hole			
	00	Read/write disabledefault		00	None		d	efault
	01	Write enable			512K-640K			
	10	Read enable		10	15M-16M (1M)			
	11	Read/write enable			14M-16M (2M)			
1-0	C000	0h-C3FFFh	1-0		Mapping Control			
	00	Read/write disabledefault		-	SMM	Non-	<u>SMM</u>	
	01	Write enable			Code Data	Code	Data	
	10	Read enable		00	DRAM DRAM	PCI	PCI	
	11	Read/write enable		01	DRAM DRAM	DRAM	DRAM	
				10	DRAM PCI	PCI	PCI	
<u>Device</u>		et 62 - Shadow RAM Control 2 (00h)RW		11	DRAM DRAM	DRAM	DRAM	
7-6		00h-DFFFFh						
		Read/write disabledefault						
		Write enable						
		Read enable						
	11	Read/write enable						
5-4		0h-DBFFFh						
		Read/write disabledefault						
		Write enable						
		Read enable						
		Read/write enable						
3-2		0h-D7FFFh						
		Read/write disabledefault						
		Write enable						
		Read enable						
		Read/write enable						
1-0		0h-D3FFFh						
		Read/write disabledefault						
		Write enable						
	10	Read enable						

11 Read/write enable



Device 0 Offset 64 - DRAM Timing for Banks 0,1 (ECh)RW

Device 0 Offset 65 - DRAM Timing for Banks 2,3 (ECh)RW

Device 0 Offset 66 - DRAM Timing for Banks 4,5 (ECh)RW

Device 0 Offset 67 - DRAM Timing for Banks 6,7 (ECh)RW

FPG/1	EDO Settings	for Registers 67-64	
7	RAS Precharge Time		
	0 3T		
	1 4T	default	
6	RAS Pulse	Width	
	$0 ext{ 4T}$		
	1 5T	default	
5-4	CAS Read	Pulse Width	
	00 1T		
	01 2T		
	10 3T	default	
	11 4T		
	Note: EDC	will not automatically reduce the CAS	
	pulse width.	For EDO type DRAMs, use 00 if CAS	
	width $= 1$ is to be used.		
3	CAS Write	Pulse Width	
	0 1T		
	1 2T	default	
2	MA-to-CAS	S Delay	
	0 1T		
	1 2T	default	
1	RAS to MA	Delay	
	0 1T	default	
	1 2T		
0	Reserved	always reads 0	

SDRAM Settings for Registers 67-64				
7	Precharge Command to Active Command Period			
	0	TRP = 2T		
	1	TRP = 3Tdefault		
6	Activ	e Command to Precharge Command Period		
	0	$T_{RAS} = 5T$		
	1	$Tras = 6T \dots default$		
5-4	CAS	Latency		
	00	1T		
	01	2T		
	10	3Tdefault		
	11	reserved		
3	DIM	M Type		
	0	Standard		
	1	Registereddefault		
2	ACT	IVE Command to CMD Command Period		
	0	2T		
	1	3Tdefault		
1-0	Bank	Interleave		
	00	No Interleavedefault		
	01	2-way		
	10	4-way		
	11	Reserved		



Device	e 0 Offset 68 - DRAM Control (00h)RW	Device	0 Offset 69 – DRAM Clock Select (00h) RW
7	SDRAM Open Page Control	7	CPU Operating Frequency Faster Than DRAM
	0 Always precharge SDRAM banks when		0 CPU Same As or Equal to DRAM default
	accessing EDO/FPG DRAMsdefault		1 CPU Faster Than DRAM by 33 MHz
	1 SDRAM banks remain active when accessing	6	DRAM Operating Frequency Faster Than CPU
	EDO/FPG banks		0 DRAM Same As or Equal to CPU default
6	Bank Page Control		1 DRAM Faster Than CPU by 33 MHz
	O Allow only pages of the same bank active def.		D COM OF D COM CF CDM / DDAM
-	1 Allow pages of different banks to be active		<u>Rx68[1-0]</u> <u>Rx69[7-6]</u> <u>CPU / DRAM</u>
5	Reserved		00 00 66 / 66 (def)
4	DRAM Data Latch Delay for EDO/FPG DRAM 0 Latch DRAM data at CCLK rising edge def.		00 01 66 / 100†
	1 Delay latch of DRAM data by ½ CCLK		01 10 100 / 66
3	EDO Test Mode		01 00 100 / 100
3	0 Disabledefault		01 01 100 / 133†
	1 Enable		1x 10 133 / 100
2	Burst Refresh		1x 00 133 / 133
	0 Disabledefault		†Rx53[6] must also be set to 1 for DRAM > CPU
	1 Enable (burst 4 times)		
1	System Frequency DividerRO	5	256Mbit DRAM Support
	This bit is latched from MAB8# at the rising edge of		0 Disable (pin AB22 is DCLKRD)default
	RESET# (see table below).		1 Enable (pin AB22 is MAA14)
0	System Frequency DividerRO	4	DRAM Controller Command Register Output
	This bit is latched from MAB12# at the rising edge of		0 Disabledefault
	RESET#.	_	1 Enable
	00 CPU Frequency = 66 MHz	3	Fast DRAM Precharge for Different Bank
	01 CPU Frequency = 100 MHz		0 Disable default
	1x CPU Frequency = 133 MHz	2	1 Enable DRAM 4K Page Enable (for 64Mbit DRAM)
	See also Rx69[7-6]	4	0 Disabledefault
Note:	MD0 is internally pulled up for EDO detection.		1 Enable
		1	DIMM Type
		•	0 Unbuferreddefault
			1 Registered
		0	Reservedalways reads 0



Device 0 Offset 6A - Refresh Counter (00h)RW7-0Refresh Counter (in units of 16 CPUCLKs)00DRAM Refresh Disableddefault0132 CPUCLKs0248 CPUCLKs0364 CPUCLKs0480 CPUCLKs0596 CPUCLKs

The programmed value is the desired number of 16-CPUCLK units minus one.

<u>vice</u>	0 Offse	et 6B - DRAM Arbitration Control (01h) RW
7-6	Arbit	ration Parking Policy
	00	Park at last bus owner default
	01	Park at CPU side
	10	Park at AGP side
	11	Reserved
5	Fast 1	Read to Write turn-around
	0	Disabledefault
	1	Enable
4	Mem	ory Module ConfigurationRO
	0	Normal Operation default
	1	Unused Outputs Tristated (CSB#, DQMB,
		CKE, MAB, DCLKO)
	This 1	bit is latched from MAB7# at the rising edge of
	RESE	ET#.
3	MD I	Bus Second Level Strength Control
	0	Normal slew rate controldefault
	1	More slew rate control
2	CAS	Bus Second Level Strength Control
	0	Normal slew rate controldefault
	1	More slew rate control
1	Virtu	al Channel-DRAM Enable
	0	Disabledefault
	1	Enable
0	Multi	i-Page Open
	0	Disable (page registers marked invalid and no
		page register update which causes non page-
		mode operation)
	1	Enable default



Device	0 Offse	et 6C - SDRA	M Control (00h)RW
7-5	Reser	ved	always reads 0
4	CKE	Configuration	
	0	Rx6B[4]=0	CSA = CSA, CSB = CSB,
			CKE0=CKE0, $CKE1 = CKE1$
	X	Rx6B[4]=1	CSA = CSA, $CSB = Float$,
			CSB = Float, MAB = Float,
			CKE0 = CKE0, CKE1 = CKE0
	1	Rx6B[4]=0	CSA = CSA, $CSB = CSB$,
			CKE3-2 = CSA7-6
			CKE5-4 = CSB7-6
			CKE1 = GCKE (Global CKE)
			CKE0 = FENA (FET Enable)
3	Fast 7	TLB Lookup	
	0	Disable	default
	1	Enable	
2-0			n Mode Select
			AM Modedefault
		NOP Comma	
	010		echarge Command Enable
			AM cycles are converted
			Precharge commands).
	011		
			M cycles are converted to
			nd the commands are driven on
			The BIOS selects an appropriate
			for each row of memory such that
		_	commands are generated on
	100	MA[14:0].	F. 11. Cf 41 1 1
	100		Enable (if this code is selected,
			RAS refresh is used; if it is not
	101		S-Only refresh is used)
		Reserved	
	11X	Reserved	

Device (0 Offse	t 6D - DRAM Drive Strength (00h)RW	
7	ESDRAM Memory Type		
	0	Disabledefault	
	1	Enable	
6-5	Delay	DRAM Read Latch	
	00	No Delaydefault	
	01	0.5 ns	
	10	1.0 ns	
	11	1.5 ns	
4	Memo	ory Data Drive (MD, MECC)	
	0	6 mAdefault	
	1	8 mA	
3	SDRA	AM Command Drive (SRAS#, SCAS#, SWE#)	
	0	16mAdefault	
	1	24mA	
2	Memo	ory Address Drive (MA, WE#)	
	0	16mAdefault	
	1	24mA	
1	CAS#	Drive	
	0	8 mAdefault	
	1	12 mA	
0	RAS#	Drive	
	0	16mAdefault	
	1	24mA	



Device	0 Offset 6E - ECC Control (00h)RW
7	ECC / EC Mode Select
	0 ECC Checking and Reportingdefault
	1 ECC Checking, Reporting, and Correcting
6	Reserved always reads 0
5	Enable SERR# on ECC / EC Multi-Bit Error
	0 Don't assert SERR# for multi-bit errors def
	1 Assert SERR# for multi-bit errors
4	Enable SERR# on ECC / EC Single-Bit Error
	0 Don't assert SERR# for single-bit errors def
	1 Assert SERR# for single-bit errors
3	ECC / EC Enable - Bank 7/6 (DIMM 3)
	0 Disable (no ECC or EC for banks 7/6)default
	1 Enable (ECC or EC per bit-7)

- 2 ECC / EC Enable Bank 5/4 (DIMM 2)
 - 0 Disable (no ECC or EC for banks 5/4)...default
 - 1 Enable (ECC or EC per bit-7)
- 1 ECC / EC Enable Bank 3/2 (DIMM 1)
 - 0 Disable (no ECC or EC for banks 3/2)...default
 - 1 Enable (ECC or EC per bit-7)
- 0 ECC / EC Enable Bank 1/0 (DIMM 0)
 - 0 Disable (no ECC or EC for banks 1/0)...default
 - 1 Enable (ECC or EC per bit-7)

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

<u>Bit-7</u>	Bits 2-0	$\underline{\mathbf{RMW}}$	Error Checking	Error Correction
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

Device	0 Offset 6F - ECC Status (00h)RWC
7	Multi-bit Error Detected write of '1' resets
6-4	Multi-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the multi-bit error.
3	Single-bit Error Detected write of '1' resets
2-0	Single-bit Error DRAM Bankdefault=0
	Encoded value of the bank with the single-bit error.



<u>PCI Bus Control</u>
These registers are normally programmed once at system initialization time.

<u>Device</u>	<u>0 Offse</u>	t 70 - PCI Buffer Control (00h)RW
7	CPU 1	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	PCI N	Iaster to DRAM Post-Write
	0	Disabledefault
	1	Enable
5	Reser	ved always reads 0
4	PCI N	Iaster to DRAM Prefetch
	0	Disabledefault
	1	Enable
3	Enhai	nce CPU-to-PCI Write
	0	Normal operationdefault
	1	Reduce 1 cycle when the CPU-to-PCI buffer
		becomes available after being full (PCI and
		AGP buses)
2	PCI N	Iaster Read Caching
	0	Disabledefault
	1	Enable
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Slave	Device Stopped Idle Cycle Reduction
	0	Normal Operationdefault
	1	Reduce 1 PCI idle cycle when stopped by a
		slave device (PCI and AGP buses)

Device (Offs	et 71 - CPU to PCI Flow Control 1 (00h). RW
7	Dyna	mic Burst
	0	Disabledefault
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	Disabledefault
	1	Enable
5	Reser	rvedalways reads 0
4	PCI 1	I/O Cycle Post Write
	0	Disable default
	1	Enable
3	PCI I	Burst
	0	Disabledefault
	1	Enable (bit7=1 will override this option)
<u>bit-7</u>	<u>bit-3</u>	<u>Operation</u>
0	0	Every write goes into the write buffer and no
		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write
		buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
2	DOI 1	is the normal setting.
2		Fast Back-to-Back Write Disabledefault
	0 1	Enable defauit
1	-	
1	•	k Frame Generation Disabledefault
	1	Enable default
0	-	it State PCI Cycles
U	1 vv a	Disabledefault
	1	Enable Gerautt
	1	Lituoic



<u>Jevice</u>	<u>u Onse</u>	t /2 - CPU to PCI Flow Control 2 (UUII) KVV
7	Retry	Status
	0	No retry occurreddefaul
	1	Retry occurredwrite 1 to clear
6	Retry	Timeout Action
	0	Retry Forever (record status only)defaul
	1	Flush buffer for write or return all 1s for read
5-4	Retry	Limit
	00	Retry 2 timesdefaul
	01	Retry 16 times
	10	Retry 4 times
	11	Retry 64 times
3	Clear	Failed Data and Continue Retry
	0	Flush the entire post-write bufferdefaul
	1	When data is posting and master (or target
		abort fails, pop the failed data if any, and keep
		posting
2	CPU I	Backoff on PCI Read Retry Failure
	0	Disabledefaul
	1	Backoff CPU when reading data from PCI and
		retry fails
1	Reduc	ce 1T for FRAME# Generation
	0	Disabledefaul
	1	Enable
0	Reduc	ce 1T for CPU read PCI slave
	0	DisableDefaul
	1	Enable

Device	0 Offs	et 73 - PCI Master Control 1 (00h)RW
7	Reser	rvedalways reads 0
6	PCI I	Master 1-Wait-State Write
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
5	PCI I	Master 1-Wait-State Read
	0	Zero wait state TRDY# response default
	1	One wait state TRDY# response
4	Reser	
3	Asser	t STOP# after PCI Master Write Timeout
	0	Disabledefault
	1	Enable
2	Asser	t STOP# after PCI Master Read Timeout
	0	Disabledefault
	1	Enable
1	LOC	K# Function
	0	Disabledefault
	1	Enable
0	PCI I	Master Broken Timer Enable
	0	Disabledefault
	1	Enable. Force into arbitration when there is no
		FRAME# 16 PCICLK's after the grant.
Device	0 Offs	et 74 - PCI Master Control 2 (00h)RW
7	PCI I	Master Read Prefetch by Enhance Command
	0	Always Prefetchdefault
	1	Prefetch only if Enhance command
6	Reser	rved (Do Not Program)default = 0
5	Reser	
4	Dum	my Request default = 0
3		Delay Transaction Timeout
	0	Disabledefault
	1	Enable
2	Back	off CPU Immediately on CPU-to-AGP
	0	Disable default
	1	Enable
1-0	CPU/	PCI Master Latency Timer Control
	00	AGP master reloads MLT timer default
	01	AGP master falling edge reloads MLT timer
	10	AGP master rising edge resets timer to 00 and
		AGP master falling edge reloads MLT timer

11 Reserved (do not program)



Device	0 Offset 75 - PCI Arbitration 1 (00h)RW	Device	0 Offset 76 - PCI Arbitration 2 (00h)RW
7	Arbitration Mechanism	7	PCI CPU-to-PCI Post-Write Retry Failed
	0 PCI has prioritydefault		0 Continue retry attemptdefault
	1 Fair arbitration between PCI and CPU		1 Go to arbitration
6	Arbitration Mode	6	CPU Latency Timer Bit-0RO
	0 REQ-based (arbitrate at end of REQ#)default		0 CPU has at least 1 PCLK time slot when CPU
	1 Frame-based (arbitrate at FRAME# assertion)		has PCI bus
5-4	Latency Timer read only, reads Rx0D bits 2:1		1 CPU has no time slot
3-0	PCI Master Bus Time-Out	5-4	Master Priority Rotation Control
	(force into arbitration after a period of time)		0x Grant to CPU after every PCI master grant
	0000 Disabledefault		def=00
	0001 1x32 PCICLKs		10 Grant to CPU after every 2 PCI master grants
	0010 2x32 PCICLKs		11 Grant to CPU after every 3 PCI master grants
	0011 3x32 PCICLKs		With setting 01, the CPU will always be granted
	0100 4x32 PCICLKs		access after the current bus master completes, no
			matter how many PCI masters are requesting. With
	1111 15x32 PCICLKs		setting 10, if other PCI masters are requesting during
			the current PCI master grant, the highest priority
			master will get the bus after the current master
			completes, but the CPU will be guaranteed to get the
			bus after that master completes. With setting 11, if
			other PCI masters are requesting, the highest priority will get the bus next, then the next highest priority
			will get the bus, then the CPU will get the bus. In
			other words, with the above settings, even if multiple
			PCI masters are continuously requesting the bus, the
			CPU is guaranteed to get access after every master
			grant (01), after every other master grant (10) or after
			every third master grant (11).
		3-2	REQn# to REQ4# Mapping
		· -	00 REQ4#
			01 REQ0#
			10 REQ1#
			11 REQ2#
		1	Allow Backoff for CPU-to-PCI Quadword and
			High Doubleword Read Access to PCI slave

7 6-0 0 Disable.....default

0 Disable.....default

Reserved (no function).....always reads 0

Reserved (do not use)default=0

Device 0 Offset 77 - Chip Test Mode (00h).....RW

1 Enable

1 Enable

REQ4# is High Priority Master



Device (0 Offset 78 - PMU Control I (00h)RW	Device 0 Offset 7A – Miscellaneous Control 1 (00h) RW
7	I/O Port 22 Access	7 No Time-Out Arbitration for Consecutive Frame
•	0 CPU access to I/O address 22h is passed on to	Accesses
	the PCI busdefault	0 Enabledefault
	1 CPU access to I/O address 22h is processed	1 Disable
	internally	6-5 Reserved always reads 0
6	Suspend Refresh Type	4 Invalidate PCI / AGP Buffered (Cached) Read
v	0 CBR Refreshdefault	Data for CPU to PCI / AGP Accesses
	1 Self Refresh	0 Enabledefault
5	Reservedalways reads 0	1 Disable
4	Dynamic Clock Control	3 Background PCI-to-PCI Write Cycle Mode
•	0 Normal (clock is always running)default	0 Disabledefault
	1 Clock to various internal functional blocks is	1 Enable
	disabled when those blocks are not being used	2-1 Reservedalways reads 0
3	Reserved	0 South Bridge PCI Master Force Timeout When
2	GSTOP# Assertion	PCI Master Occupancy Timer Is Up
_	O Disable (GSTOP# is always high)default	0 Disable default
	1 Enable (GSTOP# could be low)	1 Enable
1	Reservedalways reads 0	
0	Memory Clock Enable (CKE) Function	
· ·	0 CKE Function Disabledefault	
	1 CKE Function Enable	Device 0 Offset 7B – Miscellaneous Control 2 (02h) RW
		7-2 Reserved always reads 0
		1 PCI Master Access PMRDY Select
		0 Tail
	0 Offset 79 - PMU Control 2 (00h)RW	1 Headdefault
7	Cache Controller Module Clock Dynamic Stop	0 PCI Bus Operating Freqstrapped from MAB5#
	0 Disabledefault	0 33 MHzdefault
	1 Enable	1 66 MHz
6	DRAM Controller Module Clock Dynamic Stop	
	0 Disabledefault	Device 0 Offset 7E – PLL Test Mode (00h)RW
	1 Enable	· · · · · · · · · · · · · · · · · · ·
5	AGP Controller Module Clock Dynamic Stop	7-6 Reserved (status)RO
	0 Disabledefault	5-0 Reserved (do not use)default=0
	1 Enable	Device 0 Offset 7F - PLL Test Mode (00h)RW
4	PCI Controller Module Clock Dynamic Stop	7-0 Reserved (do not use)
	0 Disabledefault	7-0 Reserved (do not use)deradit—0
_	1 Enable	
3	Pseudo Power Good	
	0 Disabledefault	
_	1 Enable	
2	Indicate SIO Request to DRAM Controller	
	0 Disabledefault	
4.0	1 Enable	
1-0	Poserved always reads ()	
1-0	Reserved always reads 0	



GART / Graphics Aperture Control

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C694X.

This scheme is shown in the figure below.




Figure 3. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the VT82C694X contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device (0 Offset 83-80 - GART/TLB Control (00000000h) RW	Device	0 Offset 84 - Graphics Aperture Size (00h) RW
31-16	Reserved always reads 0	7-0	Graphics Aperture Size
15-8	Reserved (test mode status)RO		11111111 1M
			11111110 2M
7	Flush Page TLB		11111100 4M
	0 Disabledefault		11111000 8M
	1 Enable		11110000 16M
			11100000 32M
6-4	Reserved (always program to 0)RW		11000000 64M
			10000000 128M
3	PCI Master Address Translation for GA Access		00000000 256M
	0 Addresses generated by PCI Master accesses		
	of the Graphics Aperture will not be translateddefaul	t	
	1 PCI Master GA addresses will be translated	<u>Offset</u>	8B-88 - GA Translation Table Base (00000000h) RW
2	AGP Master Address Translation for GA Access	31-12	Graphics Aperture Translation Table Base.
	0 Addresses generated by AGP Master accesses		Pointer to the base of the translation table in system
	of the Graphics Aperture will not be translateddefaul	t	memory used to map addresses in the aperture range
	1 AGP Master GA addresses will be translated		(the pointer to the base of the "Directory" table).
1	CPU Address Translation for GA Access	11-3	
	0 Addresses generated by CPU accesses of the	2	TLB Flush Timing
	Graphics Aperture will not be translated def		0 TLB Flush Will Delay Until DRAM Is Idle
	1 CPU GA addresses will be translated		default
0	AGP Address Translation for GA Access		1 TLB Flush Is A Static Value
	0 Addresses generated by AGP accesses of the	1	Graphics Aperture Enable
	Graphics Aperture will not be translated def		0 Disabledefault
	1 AGP GA addresses will be translated		1 Enable
Note: F	For any master access to the Graphics Aperture range,		Note: To disable the Graphics Aperture, set this bit
	ill not be performed.		to 0 and set all bits of the Graphics Aperture Size to
r			0. To enable the Graphics Aperture, set this bit to 1
			and program the Graphics Aperture Size to the
		_	desired aperture size.
		0	Reserved always reads 0



AGP Control

Device (Offset A3-A0 - AGP Capability Identifier
(0020C	002h)RO
31-24	Reserved always reads 00h
23-20	Major Specification Revision always reads 2h
	Major rev of AGP spec that device conforms to (2.x)
19-16	Minor Specification Revision always reads 0h
	Minor rev # of AGP spec that device conforms to
15-8	Pointer to Next Itemalways reads C0 (last item)
7-0	AGP ID (always reads 02 to indicate it is AGP)
Darrias	Office A.7. A.4. A.C.D. C4c.4 (1E0002021) D.O.
	Offset A7-A4 - AGP Status (1F000203h)RO
31-24	Maximum AGP Requests always reads 1F†
	Max # of AGP requests the device can manage (32)
	† See also RxFC[1] and RxFD[4-0]
23-10	Reserved always reads 0s
9	Supports SideBand Addressing always reads 1
8-6	Reserved always reads 0s
5	4G Supported (can be written at RxAE[5] def=0
4	Fast Wr Supported (can be written at AE[4] def=0
3	Reserved always reads 0s
2	4X Rate Supported (can be written at AE[2]) def=0
1	2X Rate Supported (can be written at AC[3]) def=1
0	1X Rate Supported always reads 1

Device (Offs	et AB-A8 - AGP Command (00000000h) . RW
31-24	Requ	lest Depth (reserved for target) always reads 0s
	_	rvedalways reads 0s
9	Sidel	Band Addressing Enable
	0	Disabledefault
	1	Enable
8	AGP	Enable
	0	Disabledefault
	1	Enable
7-6	Rese	rved always reads 0s
5	4G E	nable
	0	Disabledefault
	1	Enable
4	Fast	Write Enable
	0	Disabledefault
	1	Enable
3	Rese	rvedalways reads 0s
2	4X N	Iode Enable
	0	Disabledefault
	1	Enable
1	2X N	Iode Enable
	0	Disabledefault
	1	Enable
0	1X N	Iode Enable
	0	Disabledefault
	1	Enable



Device	0 Offs	et AC - AGP Control (08h)RW
7	AGP	DisableRO
	0	Enabledefault
	1	Disable
	This	bit is latched from MAB9# at the rising edge of
	RESE	ET#.
6	AGP	Read Synchronization
	0	Disabledefault
	1	Enable
5		Read Snoop DRAM Post-Write Buffer
	0	Disabledefault
	1	Enable
4		Q# Priority Becomes Higher When Arbiter is
	Park	ed at AGP Master
	0	Disabledefault
	1	Enable
3	2X R	ate Supported (read also at RxA4[1])
	0	Not supported
	1	Supporteddefault
2	LPR	In-Order Access (Force Fence)
	0	Fence/Flush functions not guaranteed. AGP
		read requests (low/normal priority and high
		priority) may be executed before previously
		issued write requestsdefault
	1	Force all requests to be executed in order
		(automatically enables Fence/Flush functions).
		Low (i.e., normal) priority AGP read requests
		will never be executed before previously
		issued writes. High priority AGP read requests
		may still be executed prior to previously issued
		write requests as required.
1		Arbitration Parking
	0	Disabledefault
	1	Enable (GGNT# remains asserted until either
	. ~=	GREQ# de-asserts or data phase ready)
0		to PCI Master or CPU to PCI Turnaround
	Cyclo	
	0	2T or 3T Timingdefault

Device	0 Offset AD – AGP Latency Timer (02h) RW
7-5	Reservedalways reads 0
4	Choose First or Last Ready of DRAM
	0 Last ready chosendefault
	1 First ready chosen
3-0	AGP Data Phase Latency Timer default = 02h
Device	0 Offset AE – AGP Miscellaneous Control (00h)RW
7-6	Reservedalways reads 0
5	4G Supported
	0 4G not supporteddefault
	1 4G supported
4	Fast Write Supported
	0 Fast Write not supporteddefault
	1 Fast Write supported
3	Reservedalways reads 0
2	4x Rate Supported
	0 4x Rate not supporteddefault
	1 4x Rate supported
1-0	Reservedalways reads 0

1 1T Timing



Device	0 Offset B0 – AGP Pad Control / Status (8xh)RW	Device	0 Offset F7-F0 – BIOS Scratch Registers RW
7	AGP 4x Strobe VREF Control	7-0	No hardware functiondefault = 0
	0 STB VREF is STB# and vice versa		
	1 STB VREF is AGPREFdefault		0 Offset F8 – DRAM Arbitration Timer (00h) RW
6	AGP 4x Strobe & GD Pad Drive Strength	7-4	AGP Timer default = 0
	0 Drive strength set to compensation circuit	3-0	Host CPU Timer default = 0
	defaultdefault 1 Drive strength controlled by RxB1[7-0]	Device	0 Offset F9 – VGA Timer (00h)RW
5-3	AGP Compensation Circuit N Control Output.RO	7-4	VGA High Priority Timerdefault = 0
2-0	AGP Compensation Circuit P Control Output .RO	3-0	VGA Timer default = 0
			0 Offset FC - Back Door Control 1 (00h)RW
ъ.	0.000 (D1 (CD D) (I (CD) DVI	7-4	Priority Timer default = 0
	0 Offset B1 – AGP Drive Strength (63h)RW	3-2	Reserved (Do Not Program)default = 0
7-4		1	Back-Door Max # of AGP Requests default = 0
3-0	AGP Output Buffer Drive Strength P Ctrl def=3		0 Read of RxA7 always returns a value of 7def
			1 Read of RxA7 returns the value programmed in RxFD[2-0]
	0.000 + D4 + 4.00 D + 1.00 + 1.	0	Back-Door Device ID Enable default = 0
	0 Offset B2 – AGP Pad Drive / Delay ControlRW		0 Use Rx3-2 value for Rx3-2 readback default
7	GD/GBE/GDS, SBA/SBS Control		1 Use RxFE-FF Back-Door Device ID for Rx3-2
	1.5V (Bit-1 = 0)		read
	0 SBA/SBS = no capdefault GD/GBE/GDS = no cap	Dovice	0 Offset ED Pools Deep Central 2 (00h) DW
	1 SBA/SBS = no cap		0 Offset FD – Back-DoorControl 2 (00h) RW Reservedalways reads 0
	$GD/GBE/GDS = \mathbf{cap}$	7-5 4-0	Max # of AGP Requests
	3.3V (Bit-1 = 1)	4-0	(see also RxA7 and RxFC[1])
	$0 SBA/SBS = \mathbf{cap} \dots default$		(See also KAA7 and KAI C[1])
	GD/GBE/GDS = no cap	Device	0 Offset FF-FE – Back-Door Device ID (0000h) RW
	1 $SBA/SBS = cap$	15-0	Back-Door Device IDdefault=00
	GD/GBE/GDS = cap		
6-5	Reserved always reads 0		
4	GD[31-16] Staggered Delay		
	0 Nonedefault		
2.1	1 GD[31:16] delayed by 1 ns		
3-1	Reserved always reads 0 GDS Output Delay		
0	0 Nonedefault		
	1 GDS[1-0] & GDS[1-0]# delayed by 0.4 ns		
	Note: GDS1 & GDS1# will be delayed an additional		
	1 ns if bit-4 = 1		
Device 7-1 0	0 Offset E0 – Miscellaneous Control (00h)RW Reserved		
	0 Internal DRAM DCLKdefault		
	1 External Feedback DRAM DCLK		



Device 1 Header Registers - PCI-to-PCI Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and device number equal to one.

Device	1 Offs	<u>et 1-0 - Vendor ID (1106h)RO</u>
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Device	1 Offs	et 3-2 - Device ID (8598h)RO
15-0		Code (reads 8598h to identify the VT82C694X
10 0		o-PCI Bridge device)
Dania	1 Off.	24.5.4. Command (0007h) DW
		et 5-4 – Command (0007h)RW
15-10 9		rvedalways reads 0 Back-to-Back Cycle EnableRO
9	rasi ()	Fast back-to-back transactions only allowed to
	U	the same agentdefault
	1	Fast back-to-back transactions allowed to
	•	different agents
8	SERI	R# EnableRO
Ü	0	
	1	SERR# driver enabled
	(SER	R# is used to report parity errors if bit-6 is set).
7	Àddı	ress / Data SteppingRO
	0	
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette Snoop (Not Supported)RO
	0	J
	1	Don't respond to palette writes on PCI bus
		(10-bit decode of I/O addresses 3C6-3C9 hex)
4	_	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
2	1	Bus masters may generate Mem Write & Inval
3		ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
2	1 Pug I	Monitors special cycles MasterRW
2	0	Never behaves as a bus master
	1	Enable to operate as a bus master on the
	1	primary interface on behalf of a master on the
		secondary interfacedefault
1	Mem	ory SpaceRW
-	0	Does not respond to memory space
	1	Enable memory space accessdefault
0	I/O S	
	0	Does not respond to I/O space
	1	Enable I/O space accessdefault

Device	1 Offset 7-6 - Status (Primary Bus) (0220h) RWC
15	Detected Parity Error always reads 0
14	Signaled System Error (SERR#) always reads 0
13	Signaled Master Abort
	0 No abort receiveddefault
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
0	11 Reserved
8	Data Parity Error Detectedalways reads 0
7	Fast Back-to-Back Capable
6	User Definable Featuresalways reads 0
5 4	66MHz Capable always reads 1
-	Supports New Capability listalways reads 0 Reserved always reads 0
3-0	Reserved always reads 0
Device	1 Offset 8 - Revision ID (00h)RO
7-0	VT82C694X Chip Revision Code (00=First Silicon)
Device	1 Offset 9 - Programming Interface (00h)RO
	gister is defined in different ways for each Base/Sub-
	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
Device	1 Offset A - Sub Class Code (04h)RO
7-0	Sub Class Code .reads 04 to indicate PCI-PCI Bridge
7-0	Sub Class Code .reads 04 to indicate r CI-r CI Bridge
Device	1 Offset B - Base Class Code (06h)RO
	Base Class Code reads 06 to indicate Bridge Device
	_
Device	1 Offset D - Latency Timer (00h)RO
7-0	Reserved always reads 0
Device	1 Offset E - Header Type (01h)RO
7-0	Header Type Code reads 01: PCI-PCI Bridge
Device	1 Offset F - Built In Self Test (BIST) (00h)RO
7	BIST Supported reads 0: no supported functions
6	Start Test write 1 to start but writes ignored
5-4	Reserved always reads 0
3-0	Response Code 0 = test completed successfully



Device 1 Offset 18 - Primary Bus Number (00h)RW	Device	1 Offset 3F-3E - PCI-to-PCI Bri
7-0 Primary Bus Number default = 0	(0000h))
This register is read write, but internally the chip always uses	15-4	Reserved
bus 0 as the primary.	3	VGA-Present on AGP
		0 Forward VGA accesses to
Device 1 Offset 19 - Secondary Bus Number (00h)RW		1 Forward VGA accesses to
7-0 Secondary Bus Number default = 0		Note: VGA addresses are mem
Note: AGP must use these bits to convert Type 1 to Type 0.		and I/O addresses 3B0-3BBh, 3 3DFh (10-bit decode). "Mon
Device 1 Offset 1A - Subordinate Bus Number (00h)RW		B0000-B7FFFh and "Color" Tex
7-0 Primary Bus Number default = 0		BFFFFh. Graphics modes use A
Note: AGP must use these bits to decide if Type 1 to Type 1		uses I/O addresses 3Bx-3Cxh at
command passing is allowed.		3Cx-3Dxh. If an MDA is present the 3Pxh I/O addresses
		use the 3Bxh I/O addresses a memory space; if not, the V
Device 1 Offset 1B – Secondary Latency Timer (00h)RO		addresses to emulate MDA mode
7-0 Reserved always reads 0	2	Block / Forward ISA I/O Addre
Device 1 Offset 1C I/O Dess (foll)	4	0 Forward all I/O accesses
Device 1 Offset 1C - I/O Base (f0h) RW		they are in the range defi
7-4 I/O Base AD[15:12] default = 1111b 3-0 I/O Addressing Capability		and I/O Limit registers (de
3-0 I/O Addressing Capability default = 0		
Device 1 Offset 1D - I/O Limit (00h)RW		1 Do not forward I/O access
7-4 I/O Limit AD[15:12] default = 0		that are in the 100-3FFh a
3-0 I/O Addressing Capability default = 0		they are in the range defi
	4.0	and I/O Limit registers.
Device 1 Offset 1F-1E - Secondary Status (0000h)RO	1-0	Reserved
15-0 Reserved always reads 0		
Device 1 Offset 21-20 - Memory Base (fff0h)RW		
15-4 Memory Base AD[31:20] default = FFFh		
3-0 Reserved		
<u>Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW</u>		
15-4 Memory Limit AD[31:20] default = 0		
3-0 Reserved always reads 0		
Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW		
15-4 Prefetchable Memory Base AD[31:20]default = FFFh		
3-0 Reserved		
Device 1 Offset 27-26 - Prefetchable Memory Limit		
(0000h)RW		
15-4 Prefetchable Memory Limit AD[31:20]		
default = 0		
1 1 0		

..... always reads 0

Reserved



<u>Device 1 Configuration Registers - PCI-to-PCI Bridge</u>

AGP Bus Control

7
1 Enable 6 CPU-AGP Dynamic Burst 0 Disabledefault 1 Enable
6 CPU-AGP Dynamic Burst 0 Disabledefault 1 Enable
0 Disabledefault 1 Enable
1 Enable
5 CPU-AGP One Wait State Burst Write
0 Disabledefault
1 Enable
4 AGP to DRAM Prefetch
0 Disabledefault
1 Enable
3 CPU to AGP Post Write Halt
0 Disabledefault
1 Enable
2 MDA Present on AGP
0 Forward MDA accesses to AGPdefault
1 Forward MDA accesses to PCI
Note: Forward despite IO / Memory Base / Limit
Note: MDA (Monochrome Display Adapter)
addresses are memory addresses B0000h-B7FFFh
and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
(10-bit decode). 3BC-3BE are reserved for printers.
Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
accesses are forwarded to the PCI bus).
1 AGP Master Read Caching
0 Disabledefault
1 Enable
0 AGP Delay Transaction
0 Disabledefault
1 Enable

Table 7. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	<u>MDA</u>	Axxxx,	<u>B0000</u>	3Cx,	
VGA	MDA	is	is	B8xxx	-B7FFF	<u>3Dx</u>	<u>3Bx</u>
Pres.	Pres.	on	on	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPUdefault
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
	0 Flush entire post-write buffer on target-abort
	or master abort default
	1 Pop one data output on target-abort or master-
	abort
2	CPU Backoff on AGP Read Retry Timeout
_	0 Disable default
	1 Enable
1-0	Reservedalways reads 0
	·
	1 Offset 42 - AGP Master Control (00h)RW
7	Read Prefetch for Enhance Command
	0 Always Perform Prefetchdefault
	1 Prefetch only if Enhance Command
6	AGP Master One Wait State Write
	0 Disabledefault
	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	Extend AGP Internal Master for Efficient
	Handling of Dummy Request Cycles
	0 Disabledefault
	1 Enable
	This bit is normally set to 1.
3	AGP Delay Transaction Timeout
	0 Disabledefault
	1 Enable
2	Prefetch Disable when Delay Transaction Occured
	0 Normal operationdefault
	1 Disable prefetch when doing fast response to
	the previous delay transaction or doing read
	caching
1	Reserved always reads 0
0	Shorten AGP Master to TRFCTL
	0 Disabledefault
	1 Enable



Device	1 Offset 43 - AGP Master Latency Timer (00h) RW	Device	1 Offset 45	– Fast Wri	te Control (72h)RW
7-4	Host to AGP Time slot	7	Force Fas	t Write Cyc	ele to be QW Aligned
	0 Disable (no timer)default		(if Rx45[6		
	1 16 GCLKs		0 Dis	able	default
	2 32 GCLKs		1 Ena	ble	
		6	Merge M	ultiple CPU	Transactions Into One Fast
	F 128 GCLKs			rst Transact	
3-0	AGP Master Time Slot		0 Dis	able	
	0 Disable (no timer)default		1 Ena	ble	default
	1 16 GCLKs	5	Merge M	ultiple CPU	U Write Cycles To Memory
	2 32 GCLKs		Offset 23-	20 Into Fas	t Write Burst Cycles
			(if Rx45[6] = 0)	
	F 128 GCLKs		0 Dis	able	
			1 Ena	ble	default
ъ.	1 Off 4 44 D 1 1 D 14 C 4 1 (001) DW	4	Merge	Multiple	CPU Write Cycles To
	1 Offset 44 – Backdoor Register Control (00h).RW				ry Offset 27-24 Into Fast
7-5	Reserved always reads 0				f Rx45[6] = 0
			0 Dis		
CD Sili			1 Ena		default
4-1	Reserved (CD) always reads 0	3	Reserved		always reads 0
ar au		2			Max (No Slave Flow Control)
CE Silio					default
4	Rx1F-1E Reflect Status in Rx7-6 (CE)		1 Ena		
	0 Rx1F-1E always read 0default	1		e Fast Back	to Back
	1 Rx1F-1E read same as Rx7-6		0 Dis		
3	Back Door Register for Rx83[2], D2 Support (CE)				default
	0 Disabledefault	0			ck 1 Wait State
•	1 Enable				default
2	Back Door Register for Rx83[1], D1 Support (CE)		1 Ena	ble	
	0 Disabledefault		~~~~	~~~~.	
1	1 Enable Park Dear Resistan for Pre2/51 Paris Specific			CPU Write	
1	Back Door Register for Rx82[5], Device Specific	Bits	Address	Address	
	Initialization (CE) 0 Disabledefault	<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
	0 Disabledefault 1 Enable	x1xx	-	-	QW aligned, burstable
	1 Eliable	0000	-	-	DW aligned, nonburstable
0	Back Door Register for AGP Device ID	x010	0	0	n/a
U	0 Disabledefault	0010	0	1	DW aligned, non-burstable
	1 Enable	x010	1	-	QW aligned, burstable
	1 Енаос	x001	0	0	n/a
		x001	-	1	QW aligned, burstable
		0001	1	0	DW aligned, non-burstable
		x011	0	0	n/a
		x011	1	- 1	QW aligned, burstable
		x011	0	1	QW aligned, burstable
		1000	-	- 1	QW aligned, non-burstable
		1010	0	1	QW aligned, non-burstable
		1001	1	0	QW aligned, non-burstable

7-0 Power Management Data.....default = 00



Device 1 Offset 47-46 – PCI-to-PCI Bridge Device IDRW 15-0 PCI-to-PCI Bridge Device ID default = 0000	Device 1 Offset 80 – Capability ID (01h) RO 7-0 Capability ID always reads 01h Device 1 Offset 81 – Next Pointer (00h) RO 7-0 Next Pointer: Null always reads 00h
	Device 1 Offset 82 – Power Mgmt Capabilities 1 (02h)RO 7-0 Power Mgmt Capabilitiesalways reads 02h Device 1 Offset 83 – Power Mgmt Capabilities 2 (00h)RO 7-0 Power Mgmt Capabilitiesalways reads 00h
	Device 1 Offset 84 – Power Mgmt Ctrl/Status (00h) RW 7-2 Reserved always reads 0 1-0 Power State 00 D0 default 01 -reserved- 10 -reserved- 11 D3 Hot
	Device 1 Offset 85 – Power Mgmt Status (00h)RO 7-0 Power Mgmt Statusdefault = 00 Device 1 Offset 86 – P2P Br. Support Extensions (00h).RO 7-0 P2P Bridge Support Extensionsdefault = 00 Device 1 Offset 87 – Power Management Data (00h)RO



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Case operating temperature	0	85	oC
Storage temperature	-55	125	oC
Input voltage	-0.5	5.5	Volts
Output voltage ($V_{CC} = 3.1 - 3.6V$)	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

 $T_C=0-85^{O}C, V_{CC}=5V+/-5\%, GND=0V$

Symbol	Parameter	Min	Max	Unit	Condition
$ m V_{IL}$	Input low voltage	-0.50	0.8	V	
V_{IH}	Input high voltage	2.0	V _{CC} +0.5	V	
V_{OL}	Output low voltage	-	0.45	V	I _{OL} =4.0mA
V _{OH}	Output high voltage	2.4	-	V	I _{OH} =-1.0mA
${ m I}_{ m IL}$	Input leakage current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate leakage current	-	+/-20	uA	$0.45 < V_{OUT} < V_{CC}$

Power Characteristics

 T_C =0-85°C, V_{CC} =5V+/-5%, GND=0V

Symbol	Parameter	Тур	Max	Unit	Condition	
I_{CC}	Power Supply Current – VCC			mA	Max operating frequency	
I_{SUS}	Power Supply Current – VSUS			mA	Max operating frequency	
I_{CCA}	Power Supply Current – VCCA			mA	Max operating frequency	
I_{CCQ}	Power Supply Current – VCCQ			mA	Max operating frequency	
I_{TT}	Power Supply Current – VTT			mA	Max operating frequency	
I_{GTLREF}	Power Supply Current – GTLREF			uA	Max operating frequency	
I _{AGPREF}	Power Supply Current – AGPREF			uA	Max operating frequency	
P_{D}	Power Dissipation		3.5	W	Max operating frequency	



AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 8. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (VCC, VSUS, VCCA)	3.135	3.465	Volts
Case Temperature	0	85	oC

Drive strength for each output pin is programmable. See Rx6D for details.

Table 9. AC Timing – Host CPU Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
HA# Bus	0.6	4	2.5	0.5	ns
HD# Bus	0.6	4	2.5	0.5	ns
ADS#	0.6	4	2.5	0.5	ns
BNR#	0.6	4	2.5	0.5	ns
DBSY#	0.6	4	2.5	0.5	ns
DRDY#	0.6	4	2.5	0.5	ns
HIT#	0.6	4	2.5	0.5	ns
HITM#	0.6	4	2.5	0.5	ns
HLOCK#	-	-	2.5	0.5	ns
HREQ# Bus	0.6	4	2.5	0.5	ns
BPRI#	0.6	4	-	-	ns
DEFER#	0.6	4	-	-	ns
HTRDY#	0.6	4	-	-	ns
RS# Bus	0.6	4	-	-	ns

Table 10. AC Timing – DRAM Interface

Signal	Min Delay	Max Delay	Setup	Hold	Unit
MD Bus	0	3.3	1.4	0.8	ns
MECC Bus	0	3.3	ı	-	ns
CKE Bus	0	3.1	=	-	ns
MAA Bus	0.3	4.3	-	-	ns
MAB# Bus	0.3	4.3	-	-	ns
CSA# Bus	0	3.3	-	-	ns
CSB# Bus	0	3.3	ı	-	ns
DQMA Bus	0.1	3.3	-	-	ns
DQMB Bus	0.1	3.3	ı	-	ns
SRAS# Bus	0.3	4.3	-	-	ns
SCAS# Bus	0.3	4.3	-	-	ns
SWE# Bus	0.3	4.3	-	-	ns



MECHANICAL SPECIFICATIONS




Figure 4. Mechanical Specifications - 510-Pin Ball Grid Array Package