



Data Sheet

CN400 North Bridge

with Integrated UniChrome Pro 3D / 2D Graphics Controller

Revision 1.13 June 10, 2004

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2003-2004, VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2003-2004, S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Trademark Notices:

VT8237 and CN400 may only be used to identify products of VIA Technologies

C3™ and PowerSaver™ are registered trademarks of VIA Technologies
Intel™, Pentium™, MMX™ and SpeedStep™ are registered trademarks of Intel Corporation
Windows XP™. Windows 2000™. Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corporation
AGP™ is a trademark of the AGP Implementors Forum
PCI™ is a registered trademark of the PCI Special Interest Group
VESA™ is a trademark of the Video Electronics Standards Association
All trademarks are the properties of their respective owners

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated Taiwan Office: 8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Home Page: http://www.viatech.com

S3 Graphics Incorporated USA Office: 1045 Mission Court Fremont, CA 94539 USA

Tel: (510) 687-4900 Fax: (510) 687-4901

Home Page: http://www.s3graphics.com





REVISION HISTORY

Document Release	Date	Revision	Initials
1.0	3/25/04	Initial external release – same as internal release 0.91 published 2/19/04	DH
1.1	4/29/04	Fixed GTVCLKIN pin descriptions; Changed GDVP0xxx to GTV0xxx in pin lists	DH
		Updated DVP0D[6:4] strap definitions; Added F3Rx52-53; Changed F7Rx57 to RO	
1.11	5/18/04	Republished to fix PDF file color problems; Fixed GTVCLKIN pin name in table 3	DH
		Removed "Mobile" (chipset is used for both mobile and desktop systems)	
		Fixed DVP0D8,6-4 strap definitions (replaced 6-4 strap definitions from revision 1.0)	
		Fixed VIA logo shape in marking specs	
1.12	6/8/04	Added NMI function to AGPBUSY pin	DH
1.13	6/10/04	Fixed spelling error typo in GADSTB1F pin name	DH





TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	П
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	5
VIA C3 PROCESSOR INTERFACE	5
MEMORY CONTROLLER	
Ultra V-Link	
System Power Management	
3D GRAPHICS ENGINE	
128-BIT 2D GRAPHICS ENGINE	
MPEG VIDEO PLAYBACK	6
VIDEO CAPTURE	6
LCD, DVI MONITOR AND TV OUTPUT DISPLAY SUPPORT	
HIGH SCREEN RESOLUTION DISPLAY SUPPORT	8
PINOUTS	9
PIN DIAGRAMS	
PIN LISTS	
PIN DESCRIPTIONS	16
CPU Interface Pin Descriptions	
DDR SDRAM Memory Controller Pin Descriptions	
Accelerated Graphics Port Pin Descriptions	
CRT and Serial Bus Pin Descriptions	
Dedicated Digital Video Port 0 (DVP0) Pin Descriptions	
AGP-Multiplexed Flat Panel Display Port (FPDP) Pin Descriptions	
AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions	
Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions	
Compensation and Reference Voltage Pin Descriptions Power Pin Descriptions	
Strap Pin Descriptions	
REGISTERS	
REGISTER OVERVIEW	
MISCELLANEOUS I/O	
CONFIGURATION SPACE I/O	39
DEVICE 0 FUNCTION 0 REGISTERS - AGP	
Device 0 Function 0 Header Registers	
Device 0 Function 0 Device-Specific Registers	
AGP Drive Control	42
AGP Miscellaneous Control	
AGP Power Management Control	
1101 Office / Orapinos riporono	,





AGP 3.0 Registers	
AGP Enhanced Control	
DEVICE 0 FUNCTION 1 REGISTERS - ERROR REPORTING	
Device 0 Function 1 Header Registers	49
Device 0 Function 1 Device-Specific Registers	
V-Link Error Reporting	
DEVICE 0 FUNCTION 2 REGISTERS – HOST CPU	
Device 0 Function 2 Header Registers	
Device 0 Function 2 Device-Specific Registers	
Host CPU Control	
Host CPU AGTL+ I/O Control	
DEVICE 0 FUNCTION 3 REGISTERS – DRAM	58
Device 0 Function 3 Header Registers	
Device 0 Function 3 Device-Specific Registers	
DRAM Control	
ROM Shadow Control	
DRAM Above 4G Control	
Graphics Control	
AGP Controller Interface Control	70
DRAM Drive Control	
DEVICE 0 FUNCTION 4 REGISTERS – POWER MANAGEMENT	
Device 0 Function 4 Header Registers	
Device 0 Function 4 Device-Specific Registers	73
Power Management Control	
BIOS Scratch	
DEVICE 0 FUNCTION 7 REGISTERS – V-LINK	
Device 0 Function 7 Header Registers	74
Device 0 Function 7 Device-Specific Registers V-Link Control	75
PCI Bus Control	
Graphics Aperture Control	
V-Link CKG Control	
V-Link Compensation / Drive Control	
DRAM Above 4G Support	
DEVICE 1 REGISTERS – PCI-TO-PCI BRIDGE	
Device 1 Header Registers	
Device 1 Device-Specific Registers	
LECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	87
IECHANICAL SPECIFICATIONS	88





LIST OF FIGURES

FIGURE 1. SYSTEM BLOCK DIAGRAM	5
FIGURE 2. INTEGRATED UNICHROME PRO GRAPHICS CONTROLLER INTERNAL BLOCK DIAGRAM	
FIGURE 3. BALL DIAGRAM (TOP VIEW) – FLAT PANEL / DIGITAL VIDEO OUTPUT ENABLED (NO	
EXTERNAL AGP INTERFACE)	9
FIGURE 4. BALL DIAGRAM (TOP VIEW) - EXTERNAL AGP INTERFACE ENABLED ON DISPLAY PINS	
FIGURE 5. GRAPHICS APERTURE ADDRESS TRANSLATION	
FIGURE 6. MECHANICAL SPECIFICATIONS - 681-PIN HSBGA BALL GRID ARRAY PACKAGE WITH HEA	
SPREADER	88

LIST OF TABLES

TABLE 1. SUPPORTED CRT AND PANEL SCREEN RESOLUTIONS	
TABLE 2. SIGNAL PIN LIST (NUMERICAL ORDER) – DISPLAY INTERFACE ENABLED (NO EXTERNAL AGP)	11(
TABLE 3. SIGNAL PIN LIST (ALPHABETICAL ORDER) - DISPLAY INTERFACE ENABLED (NO EXTERNAL	
AGP)	12
TABLE 4. SIGNAL PIN LIST (NUMERICAL ORDER) - EXTERNAL AGP INTERFACE ENABLED (NO PANEL	
INTERFACE)	13
TABLE 5. SIGNAL PIN LIST (ALPHABETICAL ORDER) - EXTERNAL AGP INTERFACE ENABLED (NO PANEI	L
INTERFACE)	14
TABLE 6. POWER, GROUND, AND VOLTAGE REFERENCE PIN LIST	15
TABLE 7. REGISTERS	31
TABLE 8. SYSTEM MEMORY MAP	59
TABLE 9. DIMM MA SETTING	59
TABLE 10. MA MAP TYPE ENCODING	
TABLE 11. 1X BANDWIDTH (64-BIT DDR) MEMORY ADDRESS MAPPING TABLE	66
TABLE 12. VGA/MDA MEMORY/IO REDIRECTION	84
TABLE 13. ABSOLUTE MAXIMUM RATINGS	87
TABLE 14 DC CHARACTERISTICS	87





CN400 NORTH BRIDGE

200 / 133 / 100 MHz VIA C3 Front Side Bus Integrated UniChrome Pro 3D / 2D Graphics & Video Controllers Advanced DDR400 SDRAM Controller 1 GB / sec Ultra V-Link Interface

PRODUCT FEATURES

• Defines Highly Integrated Solutions for Full Featured, Power Efficient PC Designs

- High Performance UMA North Bridge: Integrated VIA C3 North Bridge with 200 MHz FSB support and UniChrome Pro 3D / 2D Graphics & Video Controllers in a single chip
- Advanced memory controller supporting DDR400 / 333 / 266 / 200 SDRAM
- Combines with VIA VT8235-CE / VT8237 South Bridge for integrated 10/100 LAN, Audio, ATA133 IDE, LPC, USB 2.0 and Serial ATA (VT8237)
- 31 x 31mm HSBGA (Ball Grid Array with Heat Spreader) package with 681 balls and 1mm ball pitch

High Performance CPU Interface

- Supports 200 / 133 / 100 MHz FSB VIA C3 processors
- Eight outstanding transactions (eight-level In-Order Queue (IOQ))
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions

Advanced High-Performance 64-Bit DDR SDRAM Controller

- Supports DDR400 / 333 / 266 memory types with 2.5V SSTL-2 DRAM interface
- Supports mixed 64 / 128 / 256 / 512 / 1024Mb DDR SDRAMs in x8 and x16 configurations
- Supports CL 2 / 2.5 for DDR266 / 333 and CL 2.5 / 3 for DDR400
- Supports 2 unbuffered or registered double-sided DIMMs and up to 4 GBytes of physical memory
- Programmable timing / drive for memory address, data and control signals
- DRAM interface pseudo-synchronous with host CPU for optimal memory performance
- Concurrent CPU, internal graphics controller and V-Link access for minimum memory access latency
- Rank interleave and up to 16-bank page interleave (i.e., 16 pages open simultaneously) based on LRU to effectively reduce memory access latency
- Seamless DRAM command scheduling for maximum DRAM bus utilization
 - (e.g., precharge other banks while accessing the current bank)
- CPU Read-Around-Write capability for non-stalled operation
- Speculative DRAM read before snoop result to reduce PCI master memory read latency
- Supports Burst Read and Write operations with burst length of 4 or 8
- Eight cache lines (64 quadwords) of integrated CPU-to-DRAM write buffers and eight separate cache lines of CPU-to-DRAM read prefetch buffers
- Optional dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports self-refresh and CAS-before-RAS DRAM refresh with staggered RAS timing

High Bandwidth 1 GB / Sec 16-Bit "Ultra V-Link" Host Controller

- Supports 66 MHz, 4x and 8x transfer modes, Ultra V-Link Host interface with 1 GB/sec total bandwidth
- Full duplex transfers with separate command / strobe for 4x and 8x modes
- Request / Data split transaction
- Transaction assurance for V-Link Host-to-Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to eliminate data wait-state / throttle transfer latency and avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead





Advanced System Power Management Support

- ACPI 2.0 and PCI Bus Power Management 1.1 compliant
- Supports Suspend-to-DRAM (STR) and DRAM self-refresh
- Supports dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports SMI, SMM and STPCLK mechanisms
- Supports VIA PowerSaverTM Technology
- Low-leakage I/O pads

Integrated Graphics with 2D / 3D / Video Controllers

- Optimized Unified Memory Architecture (UMA)
- Supports 16 / 32 / 64 MB Frame Buffer sizes
- 200 MHz Graphics Engine Clock
- Two independent 128-bit data paths between North Bridge and graphics core to improve video performance, one for frame buffer access and one for texture / command access
- PCI v2.2 Host Bus compliant

2D Acceleration

- 128-bit 2D graphics engine
- Hardware 2D rotation
- Supports ROP3, 256 operations
- Supports 8bpp, 15/16bpp and 32bpp color depth modes
- BitBLT (Bit BLock Transfer) functions including alpha BLTs
- True-color hardware cursor (64x64x32bpp) with 256-level blending effect
- Color expansion, source Color Key and destination Color Key
- Bresenham line drawing / style line function
- Transparency mode
- Window clipping
- Text function

3D Acceleration

3D Graphics Processor

- 128-bit 3D graphics engine
- Dual pixel rendering pipes and dual texture units
- Floating-point setup engine
- Internal full 32-bit ARGB format for high rendering quality
- 8K Texture Cache

Capability

- Supports ROP2
- Supports various texture formats including 16/32bpp ARGB, 8bpp Palletized (ARGB), YUV 422/420 and compressed texture (DXTC)
- Texture sizes up to 2048x2048 with Microsoft DirectX texture compression
- High quality texture filter for Nearest, Linear, Bi-linear, Tri-linear and Anisotropic modes
- Flat and Gouraud shading
- Vertex Fog and Fog Table
- Z-Bias, LOD-Bias, Polygon offset, Edge Anti-aliasing and Alpha Blending
- Bump mapping and cubic mapping
- Hardware back-face culling
- Specular lighting

Performance

- Two textures per pass
- Triangle rate up to 4.5 million triangles per second
- Pixel rate up to 200 million pixels per second for 2 textures each
- Texel bilinear fill rate up to 400 million texels per second
- High quality dithering



Video Acceleration

High Quality Video Processor

- RGB555, RGB565, RGB8888 and YUV422 video playback formats
- High quality 5-tap horizontal and 5-tap vertical scaler (up or down) for both horizontal and vertical scaling (linear interpolation for horizontal and vertical p-scaling and filtering for horizontal and vertical down-scaling)
- Independent graphics and video gamma tables
- 2 sets of Color and Chroma Key support
- Color enhancement for contrast, hue, saturation and brightness
- YUV-to-RGB color space conversion
- Display rotation in clockwise and counter-clockwise directions
- Bob, Weave, Median-filter and Adaptive de-interlacing modes
- 3:2 / 2:2 pull-down detection
- De-blocking mode support
- Combining of many special effects such as filter, scaling up or down, sub-picture blending, de-interlacing and deblocking to one pass process
- Tear-free double / triple buffer flipping
- Input video vertical blanking or line interrupt
- Video gamma correction

Video Overlay Engine

- Simultaneous graphics and TV video playback overlay
- Supports video window overlays
- Supports both YUV and RGB format Chroma Key
- Supports 16 operations for Color and Chroma Key
- Hardware sub-picture blending

MPEG Video Playback

- MPEG-2 hardware VLD (Various Length Decode), iDCT, and motion compensation for full speed DVD and MPEG-2 playback at full D1 resolution
- MPEG-4 ASP (Advanced Simple Profile) Level 5 with GMC (Global Motion Compensation) L0/L1 and ¼-pixel
 MC support for high video quality and performance
- High quality DVD and streaming video playback
- Video auto-flipping
- Hardware DVD sub-picture blending

Video Capture Capability

- Dual-8-bit or single-16-bit capture port following ITU-R BT656, VIP 1.1 and VIP 2.0 standards supporting 16 / 32-bit RGB and YUV422 video capture formats
- Video capture and playback tear free auto flipping
- Multiplexed on Digital Video Port 0 (DVP0 selectable as Capture-In or TV-Out)
- External Hsync / Vsync support (on the 16-bit port or on the first of the two 8-bit ports)

DuoView+TM Dual Image Capability

- WinXP, WinME and Win98 multi-monitor, extended desktop support
- Two independent display engines, each of which can display completely different information at different resolutions, pixel depths, and refresh rates (supports different images on different displays simultaneously)
- CRT, FPD, DVI monitor and TV refresh rates are independently programmable for optimum image quality
- Improved display flexibility with simultaneous FPD / CRT, FPD / TV, FPD / DVI and other combined operations

Full Software Support

- Microsoft DirectX 7.0, 8.0 and 9.0 compatible
- Microsoft DirectX Texture Compression (DXTC / S3TC)
- Supports OpenGLTM
- Drivers for major operating systems and APIs: Windows[®] 9x/ME, Windows 2000, Windows XP, Direct3D™, DirectDraw™, DirectShow™ and OpenGL™ ICD for Windows 9x/ME and XP
- Windows NT 4.0 Standard VGA driver





• Extensive Display Support for External Video Output

- CRT display interface
- 12-bit Digital Video Port with support for TV Out or Video Capture In
- 12-bit Digital Video Port with support for TV Out or external TMDS transmitter
- 24-bit / Dual 12-Bit FPD interface to external LVDS transmitter

CRT Display

- CRT display interface with 24-bit true-color RAMDAC up to 300 MHz pixel rate with gamma correction capability
- Supports CRT resolutions up to 1920 x 1440

TV-Out Interface

- 12-bit interface to external TV encoder for NTSC or PAL TV display
- Selectable to use either Digital Video Port 0 (DVP0), Digital Video Port 1 (GDVP1) or Flat Panel Display Port (FPDP)
- Supports 3.3V signaling on DVP0 and 1.5V signaling on GDVP1

12-Bit TMDS Transmitter Interface

- Option of Digital Video Port 1 (GDVP1) when that port is not being used for TV out
- 1.5V low-swing interface supports external TMDS transmitter for a driving a DVI monitor
- Double-data-rate data transfer with clock rates up to 165 MHz
- Built-in digital phase adjuster to fine-tune signal timing between clock and data bus

24-Bit Flat Panel Display (FPD) Interface

- Multiplexed with external AGP port pins
- Supports 18/24-bit FPD interface with external LVDS transmitter chip using single or double-data rate data transfer
- Supports panel resolutions up to 1600x1200

Dual 12-Bit Flat Panel Display (FPD) Interface

- Alternate operating mode of FPD interface with external LVDS transmitters
- Single or separate sets of clock and sync signals
- Supports panel resolutions up to 1600x1200

Advanced Graphics Power Management Support

- Built-in reference voltage generator and monitor sense circuits
- Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down
- External I/O signal controls enabling of graphics accelerator into standby / suspend-off state
- Dynamic clock gating for inactive functions to achieve maximum power saving
- I²C Serial Bus and DDC / E-DDC Monitor Communications for Plug-and-Play configuration





OVERVIEW

The CN400 is a high performance, cost-effective and energy efficient UMA North Bridge with integrated UniChrome Pro graphics / video controller used for the implementation of mobile and desktop personal computer systems with 200 MHz, 133 MHz, or 100 MHz CPU host bus ("Front Side Bus") based on VIA C3 processors.




Figure 1. System Block Diagram

The complete chipset consists of the **CN400** North Bridge (681 pin HSBGA) and the **VT8235-CE** V-Link South Bridge (539-pin BGA). The CN400 integrates VIA's most advanced system controller with a high-performance UniChrome Pro 3D/2D graphics / video controller plus flat panel, DVI monitor, TV out and Video Capture interfaces. The CN400 provides superior performance between the CPU, DRAM, V-Link and integrated graphics controller with pipelined, burst, and concurrent operation. The VT8235-CE is a highly integrated peripheral controller which includes V-Link-to-PCI / V-Link-to-LPC controllers, Ultra DMA IDE controller, USB2.0 host controller, 10/100Mb networking MAC, AC97 and system power management controllers.

VIA C3 Processor Interface

The CN400 supports 200 / 133 / 100 MHz FSB VIA C3 processors and implements an eight-deep In-Order-Queue. VIA PowerSaver technology is supported for VIA Antaur processors to reduce system power consumption while sustaining high processing power.

Memory Controller

The CN400 SDRAM controller supports up to two double-sided DDR400 / 333 / 266 DIMMs for 4 GB maximum physical memory. The DDR DRAM interface allows zero-wait-state data transfer bursting between the DRAM and the memory controller's data buffers. The different banks of DRAM can be composed of an arbitrary mixture of 64 / 128 / 256 / 512 / 1024Mb DRAMs in x8 or x16 configurations. The DRAM controller can run either synchronous or pseudo-synchronous with the host CPU bus.





Ultra V-Link

The CN400 North Bridge interfaces to the South Bridge through a high speed (up to 1 GB/sec) 8x, 66 MHz Data Transfer interconnect bus called "Ultra V-Link". Deep pre-fetch and post-write buffers are included to allow for concurrent CPU and V-Link operation. The combined CN400 North Bridge and VT8235-CE South Bridge system supports enhanced PCI bus commands such as "Memory-Read-Line", "Memory-Read-Multiple" and "Memory-Write-Invalid" commands to minimize snoop overhead. In addition, advanced features are supported such as CPU write-back forward to PCI master, and CPU write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

System Power Management

For sophisticated power management, the CN400 supports dynamic CKE control to minimize DDR SDRAM power consumption during normal system state (S0). A separate suspend-well plane is implemented for the memory control logic for the Suspend-to-DRAM state. VIA PowerSaverTM Technology is supported to minimize CPU power consumption while sustaining processing power. The CN400 graphics accelerator implements automatic clock gating for each graphics engine to achieve power saving, moving to standby or suspend states to further reduce power consumption when idle. Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down are supported. Coupled with the VT8235-CE South Bridge chip, a complete power conscious PC main board can be implemented with no external glue logic.

3D Graphics Engine

Featuring an integrated 128-bit 3D graphics engine, the CN400 North Bridge utilizes a highly pipelined architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including two pixel rendering pipes, single-pass multitexturing, bump and cubic mapping, texture compression, edge anti-aliasing, vertex fog and fog table, hardware back-face culling, specular lighting, anisotropic filtering, and an 8-bit stencil buffer. The chip also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. Image quality is further enhanced with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. The advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

128-bit 2D Graphics Engine

The CN400 North Bridge's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. The enhanced 2D architecture with direct access frame buffer capability optimizes UMA performance and provides acceleration of all color depths.

MPEG Video Playback

The CN400 North Bridge provides the ideal architecture for high quality MPEG-2 and MPEG-4 based video applications. For MPEG playback, the integrated video accelerator offloads the CPU by performing planar-to-packed format conversion and motion video compensation tasks, while the enhanced scaling algorithm delivers incredible full-screen video playback.

Video Capture

The CN400 North Bridge implements an optional Video Capture Port which supports various video capture standards, including ITU-R BT656, VIP 1.1 and VIP 2.0 and is compliant with the most common video capture format: YUV422. With the integrated video capture feature, the CN400 can provide high performance video effects for video capturing and playback.








Figure 2. Integrated UniChrome Pro Graphics Controller Internal Block Diagram

LCD, DVI Monitor and TV Output Display Support

The CN400 provides three "Digital Video Port" interfaces: FPDP, GDVP1, and DVP0. The Flat Panel Display Port (FPDP) implements a 24-bit / dual 12-bit interface which is designed to drive a Flat Panel Display via an external LVDS transmitter chip (such as the VIA VT1631, NSC DS90C387R or Chrontel CH7017) or a TV-Out interface to drive a TV display via a TV encoder (VIA VT1623 or VT1623M using low-voltage 1.5V signal levels). The CN400 can be connected to the external LVDS transmitter chip in either 24-bit or dual-12-bit modes. A wide variety of LCD panels are supported including VGA, SVGA, XGA, SXGA+ and up to UXGA-resolution TFT color panels, in either SDR (1 pixel / clock) or DDR (2 pixels / clock) modes. UXGA and higher resolutions require dual-edge data transfer (DDR) mode which is supported by the VIA VT1631 LVDS transmitter chip.

Digital Video Port 0 (DVP0) is normally used for interfacing to a TV encoder (such as the VIA VT1622A or VT1622AM using 3.3V signal levels), however if DVP0 is used for video capture, Digital Video Port 1 (GDVP1) may be configured for support of an external TV encoder (VIA VT1623 or VT1623M using low-voltage 1.5V signal levels). If GDVP1 is not being used for TV out, it can optionally be used to drive a DVI monitor via an external TMDS transmitter chip (such as the VIA VT1632).





The flexible display configurations of the CN400 allow support of a flat panel (LVDS interface) or flat panel monitor (TMDS / DVI interface), TV display, and CRT display at the same time. Internally the CN400 North Bridge provides two separate display engines, so if two display devices are connected, each can display completely different information at different resolutions, pixel depths and refresh rates. If more than two display devices are connected, the additional displays must have the same resolution, pixel depth, and refresh rate as one of the first two. The maximum display resolutions supported for one display device are listed in the table below. If more than one display is implemented (i.e., if both display engines are functioning at the same time), then available memory bandwidth may limit the display resolutions supported on one or both displays. This will be dependent on many factors including primarily clock rates and memory speeds (contact VIA for additional information).

High Screen Resolution Display Support

Resolutions	Resolution	Pixel Depths	System Me	mory Frame l	Buffer Size
Supported	Name	Supported	16 MB	32 MB	64 MB
640x480 (4:3)	VGA	8 / 16 / 32	~	~	~
800x600 (4:3)	SVGA	8 / 16 / 32	~	~	V
1024x768 (4:3)	XGA	8 / 16 / 32	~	~	V
1280x1024 (5:4)	SXGA	8 / 16 / 32	~	~	~
1400x1050 (4:3)	SXGA+	8 / 16 / 32	~	~	V
1600x1200 (4:3)	UXGA, UXGA+	8 / 16 / 32	V	~	~
1920x1440 (4:3)	n/a	8 / 16	~	~	~

Table 1. Supported CRT and Panel Screen Resolutions

30	00					GND	M CLKO	MD 0	MD 1	DQM 0	MD ~	MD 8	MD 13	MD 41	MD 10	MD 16	DQS 2#	MD 18	MD 23	MD 25	БОМ 3	MD 27	MD 36	DQS 4#			DQS 5#	MD 42	MD 47	MD 49	MD 53
96	67	GND			GND		M CLKI (GND	GND	DQS 0#0	MD 3	GND	DQS 1#	MD 15	GND	MD 17	DQM 2	GND	MD 24	DQS 3#	GND	MD 31	MD 37	GND	MD 38		GND	DQM 5	MD 43	GND	DQM 6
90	07	ADS#	NC	NC			DFT IN#	VCCA3 MCK	MD 5	MD 2	CKE 1	MD 12	DQM 1	MA 11	₩ =	MD 21	MA 8	MD 22	MD 28	MD 29	MD 26	MD 32	MA 10	DQM 4	MD 39	₩ 4	MD 14	MD 46	MD 48	MD 52	SÖQ #9
ace)	17	D RDY# /	RS2#	BREQ 0#	NC		TEST IN#	GNDA V MCK N	MD 4	MD 6	CKE 3	MD 9	CKE 1	MA 12	MD 20	MA 7	MA 5	MD 19	MA 6	MA 3	MD 30	MD 33	BA 1	MD I	MD 35	MD 40	MD 45	S RAS#	MD 54	MD 80	MD 55
AGP Interface	+	$\overline{}$	D F	1	GND			G	MEM VREF0	GND		GND	CKE 0		GND	MA 9		GND	MA 4	MA 2	GND	MA 1	BA 0	GND			GND	S CAS# R	CS 0#	GND	MD 51
AGP I	4	\sim	HIT M#	RS1# F	HT RDY#	HIT#	I		25 V	Ū		MEM VREF1	Ì		Ů	MEM VREF2		Ū		MEM VREF3	MA 0			MEM VREF4			S WE# (CS 2#	CS 1#	MD 09	MD 56
rnal A	1		HREQ 2#	NC R	HREQ 3# R	H LOCK# F			24			N S				N N				N S				24 VI				MD 61	MD 57	DOS 1	DQM 7
Exte	+		B H PR#		GND H	E	Ŧ	G	H23	ſ	K	Γ	M	Z	Ь	~	T	n	>	M	Y	4A	AB	AC23	ΑD	AE	GND	CS 1	MA 13	GND	MD D
d (No	7.	NC G	NC P	HREQ HI	HA G	HA 14#	ĺ		22 H	CC [5	7CC 15	7CC 15	VCC 15	VCC 15	7CC 15	/CC 15	VCC 15	7CC 15	VCC 15	VCC 15	7CC 15	VCC 15	GND /	22 A(7	MEM VREF5	9	_	MD N	MD 63	MD N
nable	,	#±	HA ##	HA HI	NC F	1			21	VCC V	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC25 V MEM	VCC V MEM25	VCC25 V MEM	VCC 51	21		AGP M BUSY# VR	VSUS 15	PWR OK	RE NESET#	SUS ST#	VD 15
Flat Panel / Digital Video Output Enabled (No External	ł	HA 11# Bì	GND	HA #6	HA N	GND	HA VREF1		20 2	VCC V.	VCC25 VC MEM M	GND VC	GND VC	GND VC	GND VC	GND WC	GND VC	GND VC	GND VC	GND VC	GND V	VCC25 VC MEM M	VCC V ₁	20 2		BU	GND VS	VD Pv 14 C	VD F	GND S	VD V10
Out		1	G	HA F 3#	HA F	NC G	I VR		19 2	VCC V 15 1	VCC25 VC MEM M	GND G	GND G	GND G	GND G	GND	GND G	GND G	GND G	GND G	GND G	VCC25 VC MEM M	VCC V 15 1	19 2			$_{7}^{\text{VD}}$ G	UP V CMD 1	VD V 6 1	Ö	
Vide	0			HA H 13# 3	HA H 12# 5	HA N 16#	HA REF0		18 1	VCC V(VCC25 VC MEM MI	GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	VCC25 VC MEM MI	VCC V(18 1			$\stackrel{\text{VD}}{\stackrel{3}{}}$	DN CNC	VD V		
igital	┢	GND	HA 15#		GND H	HA H 28# 10	GND VRI		17 1			GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	GND G	VCC25 VC MEM MI	VCC VG 15 1							교묘	ē
el/D	ł		HA H 31# 15	HA H 22# 10				Ð	16 1)C VCC 5 15	T VTT		GND G			GND G	GND G				GND G	VCC25 VC MEM MI	VCC VC 15 1	6 17			N DN B+ STB-	GND #5	VD UP 0 STB+	UP	GND
at Par	1				A CPU	4 HA # 21#	A HA 25#	T. GND		C VCC	T VTT	ID GND		ID GND	ID GND			OND GIND	OND GIND	GND GND				5 16		L EF	D DN STB+	D V BE#			
1	₽	_	30#	A HA 27#	D HA	HA HA 24#	A HA # 17#	MP GTL EF VREF	15	C VCC	T VTT	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	15 VCC15	c vcc	15		L VL	R VD	D VD	VD 5	_	Q
View	╂	dND #	NC	HA 29#	GND	HA 26#	A НА 18#	D HCOMP	3 14	C VCC	T VIT	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	TS VCC15	c vcc	3 14		P VL F0 COMPP	PAR	CGND	Ь,	VD 6	GND
(Top View)	1		O# ∰#	CH #9	OH#	H#	HR COMP	HD VREF1	13	CC VCC	r vtt	D GND	D GND	D GND	D GND	D GND	ND GND	D GND	D GND	D GND	ND GND	15 VCC15 P AGP	CC VCC	13		AGP (FP D9	K NC	NC	VD 12	IV.
	ľ	₽# Q	# HD	HI 8#	HD ##	NC			12	^	r vtt	D GND	D GND	D GND	D GND	D GND	G	D GND	D GND	D GND	Э	Ϋ́		,		FP D20	D FP	FP1 CLK	FP D6	D D5	EP D8
Ball Diagram		GND	HD 10#	NC	GND	NC		- Q-	11	C VCC 15	r vrt	C GND	CND	GND	CND	33 GND	33 GND	33 GND	15 GND	15 GND	15 GND	15 VCC15 P AGP	2 VCC 15			FP D10	GND	FP DI11	FP D2	GND	F 72
	10			HD 12#	HD 18#			HD VREF0	10	C VCC	LIA 2	VIII	VIII	VIII	VIII	C VCC33	C VCC33	C VCC33 GFX	VCC15		VCC15 AGP	VCC15	c VCC 15	10		FP1	FP1	FP D22	L FP	FP D3	FP1
Figure 3.	┢	-	•	HD 11#	EH H T T T) HD	HD 3#	•	6	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	VCC 15	8		FP) FP1 CLK#	FP D23	L SBPL	ο FP D21	FP D00
Ξ	1	H #8	GND	HD 20#	HD 30#	GND	HD 7#	GND	H8	J 1	2 K	7 	Σ	Z	Ь	≃ I	Т	n	> 	×	Y	AA	AB	AC8	AD	FP FP DI3	GND	FP1	SBPL	GND	NC
1	1		± 18 18	NC	HD 21#	HD 23#	HID 35#		7	HD VREF3	HD VREF2		٠	- CLK	XIX			GP	0	Ī				7	.1.	FP CLK	FP DE	FP D17	1 FP D18	FP	FP D19
ams	1	ſ	HD 24#	NC	HD 33#	NC			HD 40#		HD 20#	HD9	A GNDA 2 GCK	H + CLK-	A G CLK	4 -		A BIST 3 IN	# DVP0 D4	<u> </u>	<u> </u>	-	0	9	AGP VREF1	NC	NC	NC	GDVF D11	FP D14	FP D16
Pin Diagrams	-1	HD 25#	GND	HD 32#	GND		HD 47#	GND	HD 48#	NC	GND		33 GNDA 2 HCK2	V H CLK+	VCCA15 GNDA PLL2 PLL2	VCCA33 GNDA DACI DACI	10	33 GNDA 2 DAC3	INTA#	DVP0	DVP0 CLK	DVP0 D6	DVP0 D8	GND	C ENA VEE	ENA	1 GND	1 NC	GDVPI GDVPI GDVPI GDVPI D6 D7 D10 D11	GND	FP D15
Pin	7	# 58 ■	HD 31#	NC			H H H H	H 41#	HD 59#	HD 52#	HD 58#	NC	3 VCCA33 HCK2	VCCA15 GNDA PLL1 PLL1		VCCA	GNDA DAC2	VCCA33 DAC2	R		DVP0 D5	DVP0 D7	DVP0 D10	DVP0 DE	C SBDDC CLK	ENA vDD	1 GDVP1 D0	GDVP1 GDVP1 D1 D5	1 GDVP D7	1 DET	1 FP D12
-	9	HD 28#	GND	HD 22#	HD 27#	3€ 3€	H ¥¥	HD 49#	HD 5S#	NC	H. #5	HD 61#	VCCA33		DISP CLKO		AR		SP DAT2		DVP0 D2	DVP0 D3	SP DATI	DVP0 D9	SBDDC DAT	FP N CLK#	GDVP1 VS	1 GDVP D1	1 GDVP D6	GDVP1 D9	1 GDVP1 D4
S	7		HD 34#	HD 38#	GND	HD 39#	NC	GND	HD 57#	NC	GND	HD 56#	VCCA33 GNDA HCKI HCKI	VCCA15 GNDA PLL3 PLL3	DISP CLKI		AG		SYNC	SP CLK2	DVP0 HS	$_0^{\rm GPO}$	SP CLK1	GND	NC	AGP AGP COMPP COMPN	1 GND	1 GDVP1 D2	1 GDVP1 CLK#	1 GND	1 GDVP1 DET
PINOUTS	1			HD 43#	HD 37#	NC	HD 42#	HD 51#	HD 63#	H94 #94	HD 53#	HD 62#					AB		H SYNC	L,		-		DVP0 DET	DVP0 D11		GDVP1 DE	GDVP1	GDVP1 D3	GDVP1 CLK	GDVP1 D8
PIL	NC.	∀	В	C	D	E	Ŧ	G	н	ſ	¥	٦	M	Z	4	~	T	n	>	¥	Y	AA	AB	AC	AD	AE	AF	AG	ЧH	Υ'	AK

Revision 1.13, June 10, 2004

Pin Diagrams



Pin Diagrams



Pin Lists

Table 2. Signal Pin List (Numerical Order) – Display Interface Enabled (No External AGP)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
A03	Ю	HD28#	D03	IO	HD27#	J01		HD46#	V05	Ō	INTA#	AE10	Ō	FP1VS	AH13	_	NC VD08
A04	IO	HD29#	D06		HD33#	J02	-	NC	V06	0	DVP0D04 / TVD04	AE11	0	FPD10	AH14		
A05		HD25#	D07		HD21#	J03	-	NC	V26	0	MA04	AE12	O		AH15		VD05
A06 A07		HD26# HD16#	D08 D09		HD30# HD14#	J04 J05	IO	HD52# NC	V27 V28	O	MA06 MD28	AE14 AE21	AI O	VLCOMPP AGPBUSY# / NMI	AH16 AH17	IO	VD00 UPSTB+
A07 A08		HD13#	D10		HD14# HD18#	J27	IO	MD06	V28 V29	IO	MD24	AE21 AE27	Ю	MD40	AH18	IO	VD02
A12	Ю	HD05#	D10		HD09#	J28	IO	MD02	V30	IO	MD23	AE28	IO	MD44	AH19		VD06
A13		HD15#	D13		HD00#	J29		DOS0#	W02	IO	SPCLK2	AF01		GDVP1DE	AH20		VD11
A15		HA23#	D15		HA20#	J30		DOM0	W03	ŏ	DVP0D00 / TVD00	AF03	ŏ	GDVP1VS	AH21	Ĭ	RESET#
A16		HA19#	D16	O	CPURST#	K01		HD53#	W04	Ó	DVP0D01 / TVD01	AF04	O	GDVP1D00	AH22	Ю	MD59
A20		HA11#	D18		HA12#	K03	Ю	HD54#	W05	O	DVP0VS / TVVS	AF06	_	NC	AH23	O	MA13
A21		BNR#	D19		HA05#	K04		HD58#	W26	O	MA02	AF07	О	FPDE / GTV0DE	AH24		MD57
A22	-	NC	D20		HA06#	K06		HD50#	W27	O	MA03	AF09	Ō	FP1CLK#	AH25	O	CS1#
A24	IO	DEFER#	D21	-	NC	K27	O	CKE3	W28	IO	MD29	AF10	I	FP1DET	AH26	O	CS0#
A25 A27		HREQ0# DRDY#	D22 D24		HA07# HREQ3#	K28 K29	O IO	CKE1 MD03	W29 W30	IO IO	DQS3# MD25	AF12 AF13	0	FPD07 FPD09	AH27 AH28	IO IO	MD54 MD48
A27 A28		ADS#	D24		HTRDY#	K30		MD03	Y02	0	DVP0HS / TVHS	AF14	Ю	VPAR	AH29		MD43
B02		HD34#	D23	-	NC	L01		HD62#	Y03	Ö	DVP0D02 / TVD02	AF15	IO	VD04	AH30		MD47
B04		HD31#	E01	_	NC	L02		HD56#	Y04	ŏ	DVP0D05 / TVD05	AF16	Õ	DNSTB+	AJ01	0	GDVP1CLK
B06	Ю	HD24#	E02	Ю	HD39#	L03	ĬŎ	HD61#	Y05	O	DVP0CLK / TVCLK	AF17	О	DNSTB-	AJ03	O	GDVP1D09
B07		HD19#	E03		HD36#	L04	_	NC	Y25	O	MA00	AF18	Ю	VD03	AJ04		FPDET /GTVCLKIN
B11	Ю	HD10#	E06	_	NC	L06		HD60#	Y27	Ю	MD30	AF19	Ю	VD07	AJ06		FPD14 / GTV0D02
B12		HD17#	E07		HD23#	L27	IO	MD09	Y28	Ю	MD26	AF25	0	SWE#	AJ07		FPVS / GTV0VS
B13		HD04#	E09		HD02#	L28	IO	MD12	Y30	0	DQM3	AF27	IO	MD45	AJ09		FPD21 / GTV0D09
B14	– IO	NC HA30#	E11 E12		NC NC	L30 M26	IO	MD08 CKE0	AA02	0	GPO0 DVP0D03 / TVD03	AF28 AF30	IO IO	MD41 DQS5#	AJ10	0	FPD03 FPD05
B15 B16		HA30# HA31#	E12 E13		HD01#	M27	0	CKE0 CKE2	AA03 AA04	0	DVP0D03 / TVD03 DVP0D07 / TVD07	AG01	0	GDVP1HS	AJ12 AJ13	Ю	VD12
B17		HA15#	E13		HA26#	M28		DQM1	AA05	Ö	DVP0D06 / TVD06	AG01	ő	GDVP1D02	AJ13		VD09
B21		HA04#	E15		HA24#	M29		DQS1#	AA26	ŏ	MA01	AG03	ŏ	GDVP1D01	AJ17	I	UPSTB-
B22	_	NC	E16		HA21#	M30		MD13	AA27	ΙŎ	MD33	AG04	ŏ	GDVP1D05	AJ21	Ì	SUSST#
B23	Ю	BPRI#	E17	Ю	HA28#	N05	I	HCLK+	AA28	Ю	MD32	AG05	_	NC	AJ22	Ю	MD63
B24	Ю	HREQ2#	E18		HA16#	N06	I	HCLK-	AA29	Ю	MD31	AG06	_	NC	AJ24	IO	DQS7#
B25	I	HITM#	E19	_	NC	N07	I	TCLK	AA30	Ю	MD27	AG07	O	FPD17/GTV0D05	AJ25		MD60
B26		DBSY#	E22	IO	HA14#	N27	O	MA12	AB02	IO	SPCLK1	AG08	0	FP1DE	AJ27		MD50
B27	10	RS2#	E24 E25		HLOCK#	N28 N29		MA11 MD15	AB03 AB04	IO	SPDAT1	AG09 AG10	0	FPD23/GTV0D11 FPD22/GTV0D10	AJ28 AJ30		MD52 MD49
B28 C01		NC HD43#	F01		HIT# HD42#	N30		MD13 MD14	AB04 AB05	0	DVP0D10 / TVD10 DVP0D08 / TVD08	AG10	0	FPD11	AK01	0	GDVP1D08
C02		HD38#	F02	-	NC	P02	I	DISPCLKI	AB05 AB26	ő	BA0	AG11	Ö	FP1CLK	AK01 AK02		GDVP1D68 GDVP1DET
C03		HD22#	F03		HD45#	P03	Ó	DISPCLKO		ŏ	BA1	AG13	_	NC	AK03		GDVP1D04
C04	_	NC	F04	Ю	HD44#	P06	Ĩ	GCLK	AB28	ŏ	MA10	AG15	Ю	VD01	AK04		FPD12 / GTV0D00
C05	Ю	HD32#	F05		HD47#	P07	I	XIN	AB29	Ю	MD37	AG16	Ю	VBE#	AK05		FPD15 / GTV0D03
C06	_	NC	F07		HD35#	P27	Ю	MD20	AB30	Ю	MD36	AG18	О	DNCMD	AK06		FPD16 / GTV0D04
C07		NC	F08		HD07#	P28	IO	MD11	AC01	I	DVP0DET/TVCKIN	AG19	I	UPCMD	AK07		FPD19 / GTV0D07
C08	IO	HD20#	F09		HD03#	P30		MD10	AC03	0	DVP0D09 / TVD09	AG20	IO	VD14	AK08	_	NC EDDOO
C09 C10	IO IO	HD11# HD12#	F13 F14		HRCOMP HA18#	R26 R27	0	MA09 MA07	AC04 AC27	O	DVP0DE / TVDE MD34	AG21 AG23	I	PWROK CS3#	AK09 AK10	0	FPD00 FP1HS
C10	-	NC	F15		HA17#	R28		MD21	AC28	0	DOM4	AG24	Ю	MD61	AK10		FPD04
C12	Ю	HD08#	F16		HA25#	R29		MD17	AC30	Ю	DQS4#	AG25	0	CS2#	AK11	ŏ	FPD08
C13	IO	HD06#	F27	Ĭ	TESTIN#	R30	IO	MD16	AD01	o	DVP0D11 /TVD11	AG26	ŏ	SCAS#	AK13	IO	VD13
C14	Ю	HA29#	F28	I	DFTIN#	T01	AO	AB	AD02	_	NC	AG27	O	SRAS#	AK20	Ю	VD10
C15		HA27#	F29	I	MCLKI	T02	AO	AG	AD03	Ю	SBDDCDAT	AG28	Ю	MD46	AK21		VD15
C16		HA22#	F30	O	MCLKO	T03	AO		AD04	IO	SBDDCCLK	AG29	0	DQM5	AK22		MD58
C17	IO	HA10#	G01		HD51#	T27	O	MA05	AD05	0	ENAVEE	AG30	Ю	MD42	AK23		MD62
C18	IO	HA13#	G03		HD49#	T28 T29	0	MA08	AD27	IO	MD35	AH01	0	GDVP1D03	AK24	0	DQM7
C19 C20	IO IO	HA03# HA09#	G04 G30		HD41# MD00	T30		DQM2 DQS2#	AD28 AD29	IO IO	MD39 MD38	AH02 AH03	0	GDVP1CLK# GDVP1D06	AK25 AK26	IO IO	MD56 MD51
C20	Ю	HA08#	H01		HD63#	U06	I	BISTIN	AE01	AI	AGPPCMP	AH04	Ö	GDVP1D06 GDVP1D07	AK20 AK27		MD55 MD55
C22	Ю	HREQ1#	H02	IO	HD57#	U07	ò	GPOUT	AE02	AI	AGPNCMP	AH05	ŏ	GDVP1D10	AK28		DOS6#
C23	IO	HREQ4#	H03		HD55#	U27		MD19	AE03	O	FPCLK#/GTV0CK#	AH06	ŏ	GDVP1D11	AK29		DQM6
C24	_	NC	H04	Ю	HD59#	U28	Ю	MD22	AE04	O	ENAVDD	AH07	O	FPD18/GTV0D06	AK30		MD53
C25	Ю	RS1#	H05		HD48#	U30		MD18	AE05	O	ENABLT	AH08	Ю	SBPLCLK			
C26	IO	RS0#	H06		HD40#	V01		HSYNC	AE06	_	NC	AH09	IO	SBPLDAT			
C27	O	BREQ0#	H27		MD04	V02	O	VSYNC	AE07	0	FPCLK/GTV0CLK	AH10	0	FPD01	l		
C28	-	NC	H28		MD05	V03	IO		AE08	0	FPD13 /GTV0D01	AH11	0	FPD02	l		
D01	Ю	HD37#	H30	Ю	MD01	V04	ΑI	RSET	AE09	U	FPHS/GTV0HS	AH12	О	FPD06			



Table 3. Signal Pin List (Alphabetical Order) - Display Interface Enabled (No External AGP)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
T01	AO	AB	AE04	О	ENAVDD	C20	Ю	HA09#	H06	Ю	HD40#	M30	Ю	MD13	E11	_	NC
A28		ADS#	AD05	O	ENAVEE	C17		HA10#	G04	Ю	HD41#	N30	Ю	MD14	E12	_	NC
T02		AG	AG12	О	FP1CLK	A20		HA11#	F01	Ю	HD42#	N29	Ю	MD15	E19	_	NC
AE21		AGPBUSY# / NMI	AF09	О	FP1CLK#	D18		HA12#	C01	Ю	HD43#	R30	Ю	MD16	F02	_	NC
AE02		AGPCOMPN	AG08	Ō	FP1DE	C18		HA13#	F04	IO	HD44#	R29	IO	MD17	J02	_	NC
AE01 T03		AGPCOMPP AR	AF10	O	FP1DET FP1HS	E22 B17		HA14# HA15#	F03 J01	IO IO	HD45# HD46#	U30 U27	IO IO	MD18 MD19	J03 J05	_ _	NC NC
AB26	O	BA0	AK10 AE10	0	FP1HS FP1VS	E18		HA15# HA16#	F05	IO	HD46# HD47#	P27	IO	MD19 MD20	L04	_	NC NC
AB27	ő	BA1	AE10 AE07	Ö	FPCLK / GTV0CLK	F15		HA17#	H05	IO	HD48#	R28	IO	MD20 MD21	AD02	_	NC NC
U06	Ĭ	BISTIN	AE03	ŏ	FPCLK#/GTV0CLK#	F14		HA18#	G03	IO	HD49#	U28	IO	MD22	AE06	_	NC
A21	IO	BNR#	AK09	Ō	FPD00	A16		HA19#	K06	IO	HD50#	V30	IO	MD23	AF06	_	NC
B23	Ю	BPRI#	AH10	O	FPD01	D15	Ю	HA20#	G01	Ю	HD51#	V29	Ю	MD24	AG05	_	NC
C27	О	BREQ0#	AH11	O	FPD02	E16		HA21#	J04	Ю	HD52#	W30	Ю	MD25	AG06	-	NC
M26	O	CKE0	AJ10	O	FPD03	C16		HA22#	K01	IO	HD53#	Y28	IO	MD26	AG13	-	NC
K28	0	CKE1	AK11	O	FPD04	A15 E15		HA23#	K03	IO	HD54#	AA30	IO	MD27	AH13	_	NC NC
M27 K27	0	CKE2 CKE3	AJ12 AH12	0	FPD05 FPD06	F16		HA24# HA25#	H03 L02	IO IO	HD55# HD56#	V28 W28	IO IO	MD28 MD29	AK08 AG21	_ I	PWROK
D16	0	CPURST#	AF12	ŏ	FPD07	E14		HA26#	H02	IO	HD57#	Y27	IO	MD30	AH21	I	RESET#
AH26	Ö	CS0#	AK12	ŏ	FPD08	C15		HA27#	K04	IO	HD58#	AA29	IO	MD31	C26	IO	RS0#
AH25	ŏ	CS1#	AF13	ŏ	FPD09	E17		HA28#	H04	IO	HD59#	AA28	IO	MD32	C25	ĬŎ	RS1#
AG25	Ŏ	CS2#	AE11	ŏ	FPD10	C14		HA29#	L06	IO	HD60#	AA27	IO	MD33	B27		RS2#
AG23	О	CS3#	AG11	O	FPD11	B15		HA30#	L03	Ю	HD61#	AC27	Ю	MD34	V04		RSET
B26	Ю	DBSY#	AK04	O	FPD12 / GTV0D00	B16		HA31#	L01	Ю	HD62#	AD27	Ю	MD35	AD03		SBDDCDAT
A24	IO	DEFER#	AE08	O	FPD13 / GTV0D01	N05		HCLK+	H01	IO	HD63#	AB30	IO	MD36	AD04	Ю	SBDDCCLK
F28	I	DFTIN#	AJ06	O	FPD14 / GTV0D02	N06		HCLK-	E25	IO	HIT#	AB29	IO	MD37	AH08	IO	SBPLCLK
P02 P03	I	DISPCLKI DISPCLKO	AK05	0	FPD15 / GTV0D03	D13		HD00# HD01#	B25 E24	I	HITM# HLOCK#	AD29 AD28	IO	MD38 MD39	AH09	IO	SBPLDAT SCAS#
AG18	0	DNCMD	AK06 AG07	Ô	FPD16 / GTV0D04 FPD17 / GTV0D05	E13 E09		HD01# HD02#	F13	I AI	HRCOMP	AE27	IO IO	MD39 MD40	AG26 AB02	O IO	SPCLK1
AF16	ŏ	DNSTB+	AH07	ŏ	FPD18 / GTV0D05	F09		HD02# HD03#	A25	IO	HREQ0#	AF28	IO	MD40 MD41	W02	IO	
AF17	ŏ	DNSTB-	AK07	ŏ	FPD19 / GTV0D07	B13		HD04#	C22	IO	HREO1#	AG30	IO	MD42	AB03	IO	SPDAT1
J30	ŏ	DQM0	AE12	ŏ	FPD20 / GTV0D08	A12		HD05#	B24	IO	HREQ2#	AH29	IO	MD43	V03		SPDAT2
M28	O	DQM1	AJ09	O	FPD21 / GTV0D09	C13		HD06#	D24	Ю	HREQ3#	AE28	Ю	MD44	AG27		SRAS#
T29	О	DQM2	AG10	O	FPD22 / GTV0D10	F08	Ю	HD07#	C23	Ю	HREQ4#	AF27	Ю	MD45	AJ21	I	SUSST#
Y30	O	DQM3	AG09	O	FPD23 / GTV0D11	C12		HD08#	V01	0	HSYNC	AG28	IO	MD46	AF25	O	SWE#
AC28	O	DQM4	AF07	Ō	FPDE / GTV0DE	D12		HD09#	D25	IO	HTRDY#	AH30	IO	MD47	N07	I	TCLK
AG29 AK29	0	DQM5 DOM6	AJ04 AE09	O	FPDET / GTVCLKIN FPHS / GTV0HS	B11 C09		HD10# HD11#	V05 Y25	0	INTA# MA00	AH28 AJ30	IO IO	MD48 MD49	F27 AG19	I	TESTIN# UPCMD
AK24	lő	DOM7	AE09 AJ07	ő	FPVS / GTV0VS	C10		HD12#	AA26	ő	MA00 MA01	AJ27	IO	MD49 MD50	AH17	I I	UPSTB+
J29	Ю	DOS0#	P06	Ī	GCLK	A08		HD13#	W26	ŏ	MA02	AK26	IO	MD50	AJ17	Ī	UPSTB-
M29	IO	DOS1#	AJ01	Ō	GDVP1CLK / GTV1CLK	D09		HD14#	W27	ŏ	MA03	AJ28	IO	MD52	AG16		VBE#
T30	IO	DQS2#	AH02	ŏ	GDVP1CLK#/GTV1CLK#	A13		HD15#	V26	ŏ	MA04	AK30	IO	MD53	AH16	IO	VD00
W29	IO	DQS3#	AF04	O	GDVP1D00 / GTV1D00	A07	Ю	HD16#	T27	О	MA05	AH27	Ю	MD54	AG15	Ю	VD01
AC30	IO	DQS4#	AG03	O	GDVP1D01 / GTV1D01	B12		HD17#	V27	O	MA06	AK27	IO	MD55	AH18	IO	VD02
AF30	IO	DQS5#	AG02	O	GDVP1D02 / GTV1D02	D10		HD18#	R27	0	MA07	AK25	IO	MD56	AF18	IO	VD03
AK28	IO	DQS6#	AH01	0	GDVP1D03 / GTV1D03	B07		HD19#	T28	0	MA08	AH24	IO	MD57	AF15	IO	VD04
AJ24 A27	IO	DQS7# DRDY#	AK03 AG04	0	GDVP1D04 / GTV1D04 GDVP1D05 / GTV1D05	C08 D07		HD20# HD21#	R26 AB28	0	MA09 MA10	AK22 AH22	IO IO	MD58 MD59	AH15 AH19	IO	VD05 VD06
Y05	0	DVP0CLK / TVCLK	AH03	Ö	GDVP1D03 / GTV1D03 GDVP1D06 / GTV1D06	C03		HD21# HD22#	N28	o	MA10 MA11	AJ25	IO	MD60	AF19	IO	VD06 VD07
W03	0	DVP0D00 / TVD00	AH04	ő	GDVP1D06 / GTV1D06 GDVP1D07 / GTV1D07	E07		HD22# HD23#	N27	ő	MA11 MA12	AG24	IO	MD60 MD61	AH14	IO	VD07 VD08
W03	ő	DVP0D01 / TVD01	AK01	ŏ	GDVP1D08 / GTV1D07	B06		HD24#	AH23	ŏ	MA13	AK23	IO	MD62	AJ14	IO	VD09
Y03	ŏ	DVP0D02 / TVD02	AJ03	ŏ	GDVP1D09 / GTV1D09	A05		HD25#	F29	I	MCLKI	AJ22	IO	MD63	AK20	IO	VD10
AA03	Ŏ	DVP0D03 / TVD03	AH05	ŏ	GDVP1D10 / GTV1D10	A06		HD26#	F30	Ō	MCLKO	A22	-	NC	AH20	IO	VD11
V06	О	DVP0D04 / TVD04	AH06	О	GDVP1D11 / GTV1D11	D03		HD27#	G30	Ю	MD00	B14	_	NC	AJ13	Ю	VD12
Y04	O	DVP0D05 / TVD05	AF01	O	GDVP1DE / GTV1DE	A03		HD28#	H30	Ю	MD01	B22	_	NC	AK13	Ю	VD13
AA05	0	DVP0D06 / TVD06	AK02	I	GDVP1DET	A04		HD29#	J28	IO	MD02	B28	-	NC	AG20	IO	VD14
AA04	O	DVP0D07 / TVD07	AG01	0	GDVP1HS / GTV1HS	D08		HD30#	K29	IO	MD03	C04	-	NC NC	AK21	IO	VD15
AB05	0	DVP0D08 / TVD08	AF03	0	GDVP1VS / GTV1VS	B04		HD31#	H27	IO	MD04	C06	-	NC NC	AE14	AI	VLCOMPP
AC03 AB04	0	DVP0D09 / TVD09 DVP0D10 / TVD10	AA02 U07	0	GPO0 GPOUT	C05 D06		HD32# HD33#	H28 J27	IO IO	MD05 MD06	C07 C11	_	NC NC	AF14 V02	IO	VPAR VSYNC
AB04 AD01	0	DVP0D10 / TVD10 DVP0D11 / TVD11	C19	IO	HA03#	B02		HD33# HD34#	K30	IO	MD06 MD07	C24	_	NC NC	P07	I	XIN
AC04	0	DVP0DE / TVDE	B21	Ю	HA04#	F07		HD35#	L30	IO	MD07 MD08	C24	_	NC NC	107	1	ZXIIN
AC01	Ĭ	DVP0DET / TVCKI	D19	IO	HA05#	E03		HD36#	L27	IO	MD09	D21	_	NC			
Y02	Ō	DVP0HS / TVHS	D20	IO	HA06#	D01		HD37#	P30	IO	MD10	D27	_	NC			
W05	Ŏ	DVP0VS / TVVS	D22	ΙÖ	HA07#	C02		HD38#	P28	ΙΟ	MD11	E01	_	NC			
AE05	О	ENABLT	C21	Ю	HA08#	E02	Ю	HD39#	L28	Ю	MD12	E06	-	NC		<u></u>	



Table 4. Signal Pin List (Numerical Order) - External AGP Interface Enabled (No Panel Interface)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name
A03	IO	HD28#	D03	IO	HD27#	J01	IO	HD46#	V05		INTA#	AE10	Ю	GPAR	AH13	_	NC
A04	IO	HD29#	D06	IO	HD33#	J02	_	NC	V06	O	DVP0D04 / TVD04	AE11	Ю	GD0	AH14	Ю	VD08
A05	IO	HD25#	D07	IO	HD21#	J03	_	NC	V26	O	MA04	AE12	Ю	GD15	AH15	Ю	VD05
A06	IO	HD26#	D08	Ю	HD30#	J04	IO	HD52#	V27	O	MA06	AE14	ΑI	VLCOMPP	AH16	Ю	VD00
A07	IO	HD16#	D09	Ю	HD14#	J05	-	NC	V28		MD28	AE21	О	AGPBUSY# / NMI		I	UPSTB+
A08	IO	HD13#	D10	IO	HD18#	J27	IO	MD06	V29		MD24	AE27	IO	MD40	AH18	IO	VD02
A12	IO	HD05#	D12	IO	HD09#	J28	IO	MD02	V30		MD23	AE28	Ю	MD44	AH19		VD06
A13	IO IO	HD15# HA23#	D13 D15	IO IO	HD00# HA20#	J29 J30	IO O	DQS0# DQM0	W02 W03	IO	SPCLK2 DVP0D00 / TVD00	AF01	I	GSBA1# GSBA0#	AH20 AH21		VD11 RESET#
A15 A16	IO	HA19#	D13	0	CPURST#	K01		HD53#	W04	O	DVP0D00 / TVD00 DVP0D01 / TVD01	AF03 AF04	I	GSBA2#	AH22	I IO	MD59
A10 A20	IO	HA11#	D18	IO	HA12#	K03	IO	HD54#	W04	ŏ	DVP0VS / TVVS	AF04	IO	GDBIH / GPIPE#	AH23	0	MA13
A21	IO	BNR#	D19	IO	HA05#	K04	IO	HD58#	W26	ŏ	DVP0VS / TVVS MA02	AF07	IO	GD19	AH24	Ю	MD57
A22	_	NC	D20	IO	HA06#	K06	IO	HD50#	W27	ŏ	MA03 MD29	AF09	IO	GSTOP GD8	AH25	Õ	CS1#
A24	Ю	DEFER#	D21	_	NC	K27	О	CKE3	W28	IO	MD29	AF10	Ю	GD8	AH26	O	CS0# MD54
A25	IO	HREQ0#	D22	IO	HA07#	K28	O	CKE1	W29	Ю	DOS3#	AF12	Ю	GD5 GD3	AH27	Ю	MD54
A27	IO	DRDY#	D24	Ю	HREQ3#	K29	IO	MD03	W30	Ю	MD25	AF13	Ю	GD3	AH28	Ю	MD48
A28	IO		D25	Ю	HTRDY#	K30	IO	MD07	Y02	O	DVP0HS / TVHS	AF14	Ю	VPAR	AH29		MD43
B02	IO		D27	_	NC	L01	IO	HD62#	Y03	O	DVP0D02 / TVD02	AF15	IO	VD04	AH30		MD47
B04	IO	HD31#	E01	-	NC	L02	IO	HD56#	Y04	0	DVP0D05 / TVD05	AF16	0	DNSTB+	AJ01	I	GSBA6#
B06	IO IO	HD24#	E02 E03	IO	HD39#	L03	IO	HD61#	Y05 Y25	O	DVP0CK / TVCK	AF17	0	DNSTB-	AJ03		GD24
B07 B11	IO	HD19# HD10#	E03 E06	IO –	HD36# NC	L04 L06	IO	NC HD60#	Y 25 Y 27		MA00 MD30	AF18 AF19	IO IO	VD03 VD07	AJ04 AJ06		GADSTB1S GD20
B12	IO	HD17#	E07	IO	HD23#	L27	IO	MD09	Y28	IO	MD26	AF25	Ö	SWE#	AJ07	Ю	GDEVSEL
B13	IO	HD04#	E09	IO	HD02#	L28	IO	MD12	Y30	ŏ	MD26 DQM3	AF27	IO	SWE# MD45	AJ09		GD14
B14	_	NC	E11	_	NC	L30	IO	MD08	AA02	Ŏ	GPO0	AF28	IO	MD41	AJ10	IO	GC#BE0
B15	Ю	HA30#	E12	_	NC	M26	O	CKE0	AA03		DVP0D03 / TVD03	AF30	IO	DQS5#	AJ12	Ю	GD7
B16	Ю	HA31#	E13	Ю	HD01#	M27	О	CKE2	AA04	O	DVP0D07 / TVD07	AG01	I	GSBA3#	AJ13	Ю	VD12 VD09
B17	IO	HA15#	E14	IO	HD01# HA26#	M28	О	DQM1	AA05	O	DVP0D06 / TVD06	AG02	I	GSBSTBS	AJ14	Ю	VD09
B21	IO	HA04#	E15	IO	HA24#	M29	IO	DQS1#	AA26	O	MA01	AG03	I	GSBSTBF	AJ17	I	UPSTB-
B22	-	NC	E16	IO	HA21#	M30	IO	MD13	AA27	IO	MD33 MD32	AG04	I	GSBA4#	AJ21	I	SUSST#
B23	IO	BPRI#	E17	IO	HA28#	N05	I	HCLK+	AA28	IO	MD32	AG05	IO	GDBIL	AJ22	IO	MD63
B24	IO I	HREQ2# HITM#	E18 E19	IO –	HA16# NC	N06 N07	I I	HCLK- TCLK	AA29 AA30	IO IO	MD31 MD27	AG06	IO IO	GD25	AJ24 AJ25	IO IO	DQS7# MD60
B25 B26	IO	DBSY#	E22	IO	HA 1/1#	N27	O	MA12	AB02	IO	SPCLK1	AG07 AG08	IO	GD17 GSERR	AJ23 AJ27	IO	MD50
B27	IO	RS2#	E24	I	HA14# HLOCK#	N28	ŏ	MA11	AB03	IO	SPDAT1	AG08	IO	GD11	AJ28	Ю	MD52
B28	_	NC	E25	IO	HIT#	N29	IO	MD15	AB04	ŏ	DVP0D10 / TVD10	AG10	IO	GD13	AJ30		MD49
C01	Ю	HD43#	F01	IO	HD42#	N30	IO	MD14	AB05	ŏ	DVP0D08 / TVD08	AG11	IO	GD1 GD2	AK01	Ю	GD30
C02	IO	HD38#	F02	_	NC	P02	I	DISPCLKI	AB26	O	BA0	AG12	Ю	GD2	AK02	Ю	GD31
C03	IO	HD22#	F03	Ю	HD45#	P03	О	DISPCLKO	AB27	O	BA1	AG13	_	NC	AK03		GD27
C04		NC	F04	IO	HD44#	P06	I	GCLK	AB28	O	MA10	AG15	Ю	VD01	AK04		GADSTB1F
C05	IO	HD32#	F05	IO	HD47#	P07	I	XIN	AB29	IO	MD37	AG16	IO	VBE#	AK05	IO	GD23
C06	_	NC	F07	IO	HD35#	P27	IO	MD20	AB30	IO	MD36	AG18	Ō	DNCMD	AK06	IO	GD18
C07 C08	- IO	NC HD20#	F08 F09	IO IO	HD07# HD03#	P28 P30	IO IO	MD11 MD10	AC01 AC03	O	DVP0DET / TVCKI DVP0D09 / TVD09	AG19 AG20	I IO	UPCMD VD14	AK07 AK08	IO IO	GD18 GC#BE2 GTRDY
C08	IO	HD11#	F13	AI	HRCOMP	R26	0	MA09	AC03 AC04	Ö	DVP0D09 / TVD09 DVP0DE / TVDE	AG20 AG21	I	PWROK	AK08 AK09	IO	GD12
C10	IO	HD12#	F14	IO	HA18#	R27	ŏ	MA07	AC27	IO	MD34	AG23	ò	CS3#	AK10	IO	GD12 GD9
C11	-	NC NC	F15	IO	HA17#	R28	IO	MD21	AC28	Ο	DOM4	AG24	IO	MD61	AK11	Ю	GADSTB0F
C12	Ю	HD08#	F16	IO	HA25#	R29	IO	MD17	AC30	Ю	DQS4#	AG25	O	CS2#	AK12	Ю	GD4
C13	Ю	HD06#	F27	I	TESTIN#	R30	Ю	MD16	AD01	O I	DVP0D11 / TVD11	AG26	О	SCAS#	AK13	Ю	VD13
C14	IO	HA29#	F28	I	DFTIN#	T01	AO		AD02	I	AGP8XDET#	AG27	О	SRAS#	AK20	Ю	VD10
C15	IO	HA27#	F29	I	MCLKI	T02	AO	AG	AD03	Ō	GGNT	AG28	IO	MD46	AK21	IO	VD15
C16	IO	HA22#	F30	0	MCLKO	T03	AO	AR	AD04	I	GGNT GREQ GST0	AG29	0	DQM5	AK22	IO	MD58
C17	IO IO	HA10#	G01	IO IO	HD51#	T27 T28	0	MA05	AD05	O IO	GST0 MD35	AG30	IO	MD42	AK23		MD62
C18 C19	IO	HA13# HA03#	G03 G04	IO	HD49# HD41#	T28 T29	O	MA08 DQM2	AD27 AD28		MD35 MD39	AH01 AH02	I	GSBA5# GSBA7#	AK24 AK25	O IO	DQM7 MD56
C20	IO	HA09#	G30	IO	MD00	T30		DQM2 DQS2#	AD28 AD29	IO	MD39 MD38	AH02 AH03	IO	GSBA /# GD29	AK25 AK26	IO	MD56 MD51
C21	IO	HA08#	H01	IO	HD63#	U06	I	BISTIN	AE01	AI	AGPCOMPP	AH04	IO	GD29 GD28	AK27	Ю	MD55
C22	IO	HREQ1#	H02	IO	HD57#	U07	ò	GPOUT	AE02	ΑI	AGPCOMPN	AH05	IO	GD26	AK28	ΙŎ	DQS6#
C23	IO	HREQ4#	H03	IO	HD55#	U27	IO	MD19	AE03	I	GWBF	AH06	IO	GC#BE3	AK29	O	DQM6
C24	_	NC	H04	Ю	HD59#	U28	Ю	MD22	AE04	O	GST1	AH07	Ю	GD16	AK30	Ю	MD53
C25	IO	RS1#	H05	Ю	HD48#	U30	Ю	MD18	AE05	O	GST2 GRBF	AH08	Ю	GIRDY GC#BE1			
C26	IO	RS0#	H06	IO	HD40#	V01	O	HSYNC VSYNC	AE06	I	GRBF	AH09	IO	GC#BE1			
C27	О	BREQ0#	H27	IO	MD04	V02	0	VSYNC	AE07	Ю	GD21	AH10	IO	GD10			
C28	-	NC	H28 H30	IO	MD05	V03	IO	SPDAT2	AE08		GD22	AH11	IO	GADSTB0S			
וטעו	10	HD37#	H30	IO	MD01	V04	ΑI	RSET	AE09	Ю	GFRAME	AH12	10	GD6			



Table 5. Signal Pin List (Alphabetical Order) - External AGP Interface Enabled (No Panel Interface)

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#	Pin Nam	ie
T01 A	O	AB	AJ10	Ю	GC#BE0	AE05	О	GST2	D08	Ю	HD30#	K29	Ю	MD03	C04	– NC	
A28 I	O	ADS#	AH09	Ю	GC#BE1	AF09	Ю	GSTOP	B04	IO	HD31#	H27	Ю	MD04	C06	– NC	
		AG	AK07	Ю	GC#BE2	AK08	Ю	GTRDY	C05	IO	HD32#	H28	Ю	MD05		– NC	
AD02 1		AGP8XDET#	AH06	Ю	GC#BE3	AE03	I	GWBF	D06	IO	HD33#	J27	IO	MD06		- NC	
		AGPBUSY# / NMI	P06	I	GCLK	C19	IO	HA03#	B02	IO	HD34#	K30	IO	MD07		- NC	
		AGPCOMPN	AE11	IO	GD0	B21	IO	HA04#	F07	IO	HD35#	L30	IO	MD08		- NC	
		AGPCOMPP	AG11	IO	GD1	D19	IO	HA05#	E03	IO IO	HD36#	L27 P30	IO	MD09		- NC	
		AR	AG12 AF13	IO IO	GD2 GD3	D20 D22	IO	HA06# HA07#	D01 C02	IO	HD37# HD38#	P30 P28	Ю	MD10 MD11		- NC - NC	
AB26 C AB27 C	2	BA0 BA1	AK12	IO	GD4	C21	IO	HA08#	E02	IO	HD39#	L28	IO	MD11 MD12	E01	– NC – NC	
U06 1		BISTIN	AF12	IO	GD5	C20	IO	HA09#	H06	IO	HD40#	M30	Ю	MD13	E11	- NC	
		BNR#	AH12	io	GD6	C17	IO	HA10#	G04	IO	HD41#	N30	IO	MD14	E12	- NC	
		BPRI#	AJ12	ΙÖ	GD7	A20	ΙÖ	HA11#	F01	IO	HD42#	N29	ΙÖ	MD15		- NC	
C27 C		BREQ0#	AF10	Ю	GD8	D18	Ю	HA12#	C01	IO	HD43#	R30	Ю	MD16		– NC	
M26 C	О	CKE0	AK10	Ю	GD9	C18	Ю	HA13#	F04	Ю	HD44#	R29	Ю	MD17	J02	- NC	
		CKE1	AH10	Ю	GD10	E22	Ю	HA14#	F03	Ю	HD45#	U30	Ю	MD18	J03	– NC	
		CKE2	AG09	Ю	GD11	B17	Ю	HA15#	J01	Ю	HD46#	U27	Ю	MD19	J05	– NC	
		CKE3	AK09	Ю	GD12	E18	Ю	HA16#	F05	IO	HD47#	P27	Ю	MD20	L04	– NC	
		CPURST#	AG10	IO	GD13	F15	IO	HA17#	H05	IO	HD48#	R28	IO	MD21	AG13	- NC	J
		CS0#	AJ09	IO	GD14	F14	IO	HA18#	G03	IO	HD49#	U28	IO	MD22	AH13	- NC	
AH25 C AG25 C		CS1# CS2#	AE12 AH07	IO	GD15 GD16	A16 D15	IO	HA19# HA20#	K06 G01	IO IO	HD50# HD51#	V30 V29	IO	MD23 MD24	AG21 AH21	I PWROK I RESET#	
AG23 C		CS2# CS3#	AG07	IO	GD16 GD17	E16	IO	HA21#	J04	IO	HD51# HD52#	W30	IO	MD24 MD25			
		DBSY#	AK06	IO	GD17 GD18	C16	IO	HA22#	K01	IO	HD52#	Y28	IO	MD25 MD26		O RS0# O RS1#	J
		DEFER#	AF07	IO	GD18 GD19	A15	IO	HA23#	K03	IO	HD54#	AA30	IO	MD27		O RS2#	
F28		DETEN#	AJ06	Ю	GD20	E15	IO	HA24#	H03	IO	HD55#	V28	Ю	MD28		AI RSET	
P02 1		DISPCLKI	AE07	IO	GD21	F16	IO	HA25#	L02	IO	HD56#	W28	IO	MD29		O SCAS#	
		DISPCLKO	AE08	IO	GD22	E14	IO	HA26#	H02	IO	HD57#	Y27	IO	MD30		O SPCLK1	
		DNCMD	AK05	Ю	GD23	C15	Ю	HA27#	K04	Ю	HD58#	AA29	Ю	MD31		O SPCLK2	
AF16 C	С	DNSTB+	AJ03	Ю	GD24	E17	Ю	HA28#	H04	Ю	HD59#	AA28	Ю	MD32	AB03	O SPDAT1	
AF17 C	С	DNSTB-	AG06	Ю	GD25	C14	Ю	HA29#	L06	Ю	HD60#	AA27	Ю	MD33		O SPDAT2	
		DQM0	AH05	Ю	GD26	B15	Ю	HA30#	L03	Ю	HD61#	AC27	Ю	MD34		O SRAS#	
M28 C		DQM1	AK03	Ю	GD27	B16	Ю	HA31#	L01	Ю	HD62#	AD27	Ю	MD35		I SUSST#	
T29 (DQM2	AH04	IO	GD28	N05	I	HCLK+	H01	IO	HD63#	AB30	IO	MD36		O SWE#	
Y30 C		DQM3	AH03	IO	GD29	N06	I	HCLK-	E25		HIT#	AB29	IO	MD37	N07	I TCLK	ш
		DQM4 DQM5	AK01 AK02	IO IO	GD30 GD31	D13	IO	HD00# HD01#	B25 E24	I	HITM# HLOCK#	AD29 AD28	IO	MD38 MD39	F27 AG19	I TESTIN#	
		DQM5 DQM6	AF06	IO	GDBIH / GPIPE#	E13 E09	IO	HD01# HD02#	F13	I AI	HRCOMP	AE27	IO	MD40		I UPCMD I UPSTB+	
AK24 C		DQM7	AG05	IO	GDBIL GDBIL	F09	Ю	HD03#	A25	IO	HREQ0#	AF28	Ю	MD41		I UPSTB-	
		DOS0#	AK11	IO	GADSTB0F	B13	IO	HD04#	C22	IO	HREQ1#	AG30	IO	MD42		O VBE#	
M29 IO		DOS1#	AH11	ΙÖ	GADSTB0S	A12	ΙÖ	HD05#	B24	IO	HREQ2#	AH29	ΙÖ	MD43		O VD00	
T30 I0		DOS2#	AK04	IO	GADSTB1F	C13	IO	HD06#	D24		HREQ3#	AE28	IO	MD44		O VD01	
W29 I	О	DQS3#	AJ04	Ю	GADSTB1S	F08	Ю	HD07#	C23		HREQ4#	AF27	Ю	MD45		O VD02	
		DQS4#	AJ07	Ю	GDEVSEL	C12	Ю	HD08#	V01	О	HSYNC	AG28	Ю	MD46		O VD03	
AF30 IO		DQS5#	AE09	Ю	GFRAME	D12	Ю	HD09#	D25	Ю	HTRDY#	AH30	Ю	MD47		O VD04	
		DQS6#	AD03	0	GGNT	B11	IO	HD10#	V05	0	INTA#	AH28	IO	MD48		O VD05	
		DQS7#	AH08	IO	GIRDY	C09	IO	HD11#	Y25	0	MA00	AJ30	IO	MD49		O VD06	
	_	DRDY#	AE10	IO	GPAR	C10	IO	HD12#	AA26	0	MA01	AJ27	IO	MD50		O VD07	J
W03 C		DVP0D00 / TVD00 DVP0D01 / TVD01	AA02 U07	0	GPO0 GPOUT	A08 D09	IO	HD13# HD14#	W26 W27	0	MA02 MA03	AK26 AJ28	IO	MD51 MD52		O VD08 O VD09	J
Y03 C	-	DVP0D01 / TVD01 DVP0D02 / TVD02	AE06	Ţ	GRBF	A13	IO	HD14# HD15#	V26	ő	MA04	AK30	Ю	MD52 MD53		O VD09	J
AA03		DVP0D02 / TVD02 DVP0D03 / TVD03	AD04	Ī	GREQ	A07	Ю	HD16#	T27	ŏ	MA05	AH27	Ю	MD54		O VD10	J
V06		DVP0D04 / TVD04	AF03	İ	GSBA0#	B12	IO	HD17#	V27	ŏ	MA06	AK27	IO	MD55		O VD12	J
Y04 C		DVP0D05 / TVD05	AF01	Ì	GSBA1#	D10	IO	HD18#	R27	ŏ	MA07	AK25	IO	MD56		O VD13	J
AA05		DVP0D06 / TVD06	AF04	Ī	GSBA2#	B07	IO	HD19#	T28	ŏ	MA08	AH24	IO	MD57		O VD14	J
AA04		DVP0D07 / TVD07	AG01	I	GSBA3#	C08	Ю	HD20#	R26	О	MA09	AK22	Ю	MD58		O VD15	J
AB05 C		DVP0D08 / TVD08	AG04	I	GSBA4#	D07	Ю	HD21#	AB28	О	MA10	AH22	Ю	MD59		AI VLCOM	PP
AC03		DVP0D09 / TVD09	AH01	I	GSBA5#	C03	Ю	HD22#	N28	О	MA11	AJ25	Ю	MD60		O VPAR	
AB04		DVP0D10 / TVD10	AJ01	I	GSBA6#	E07	IO	HD23#	N27	0	MA12	AG24	IO	MD61		O VSYNC	
AD01 (DVP0D11 / TVD11	AH02	I	GSBA7#	B06	IO	HD24#	AH23	O	MA13	AK23	IO	MD62	P07	I XIN	
		DVP0CK / TVCK	AG03	I	GSBSTBF	A05	IO	HD25#	F29	I	MCLKI	AJ22	Ю	MD63			J
		DVP0DET / TVCKIN	AG02	I	GSBSTBS	A06	IO	HD26#	F30	0	MCLKO	A22	-	NC NC			
AC01 1 Y02 C		DVP0DET / TVCKIN DVP0HS / TVHS	AG08 AD05	IO	GSERR	D03 A03	IO	HD27# HD28#	G30 H30	IO IO	MD00 MD01	B14 B22	_	NC NC			
		DVP0HS / TVHS DVP0VS / TVVS	AE04	Ö	GST0 GST1	A03 A04	IO	HD28# HD29#	J28	IO	MD01 MD02	B22 B28	_	NC NC			
W 0.5	,	D 110 10 1 1 1 10	71E04	U	GG11	A04	Ю	11174711	320	10	1711002	D20		110		1	



Table 6. Power, Ground, and Voltage Reference Pin List

Outer Ring Pins (AGPVREF[0:1]	Intermixed (2 pins):	with Signal Pins) AE13, AD6
GTLVREF	(2 pins):	G15
HAVREF[0:1]	(2 pins):	F18,20
HDVREF[0:3]	(4 pins):	G10,13, K7, J7
HCOMPVREF	(1 pin):	614
MEMVREF[0:5]	(6 pins):	H26, L25, R25, W25, AC25, AE22
VLVREF	(1 pin):	AEIS
	(1)	
VCCA33HCK1	(1 pin):	M1
GNDAHCK1	(1 pin):	M2
VCCA22HCV2	(1).	M
VCCA33HCK2	(1 pin):	M4
GNDAHCK2	(1 pin):	M5
VCCA33GCK	(1 pin):	M3
GNDAGCK	(1 pin):	M6
	(1)	
VCCA33MCK	(1 pin):	G28
GNDAMCK	(1 pin):	G27
VCCA15DLL1	(1 -:-).	No.
VCCA15PLL1 GNDAPLL1	(1 pin):	N3 N4
GNDAFLLI	(1 pin):	IN4
VCCA15PLL2	(1 pin):	P4
GNDAPLL2	(1 pin):	P5
VCCA15PLL3	(1 pin):	NI
GNDAPLL3	(1 pin):	N2
VCCA33DAC[1:2	21 (2 nine):	R4, U4
GNDADAC[1:3]	(3 pins):	R5, C4, U5
GNDADAC[1.5]	(5 pins).	10, 14, 00
VSUS15	(1 pin):	AF21
GND	(63 pins):	A11,14,17,23,26,29, B3,5,8,20, D2,5,11,14,17,23,26,29, E8,20,30, F17, G2,5,8,16,29, H29, J26, K2,5, L26,29, P26,29, U26,29, Y26,29,
GND	(05 pms).	AC2,5,26,29, AF2,5,8,11,20,23,26,29, AG14,17, A12,5,8,11,20,23,26,29, AK14,17
Center Pins		
VCC15	(51 pins):	J9-22, K9,22, L9,22, M9,22, N9,22, P9,22, R9,22, T9,22, U9,22, V9,22, W9,22, Y9,22, AA9,22, AB9-21
VCC25MEM	(20 pins):	K18-21, L21, M21, N21, P21, R21, T21, U21, V21, W21, Y21, AA16-21
V CC25MEM	(20 pins).	K10-21, L21, N121, N21, N21, N21, N21, V21, W21, 121, AA10-21
VCC15AGP	(7 pins):	V10, W10, Y10, AA10-13
VCC15VL	(2 pins):	AA14-15
VCC22CEV	(2 :)	DIO TIO LIIO
VCC33GFX	(3 pins):	R10, T10, U10
VTT	(12 pins):	K10-17, L10, M10, N10, P10
GND	(101 pins):	L11-20, M11-20, N11-20, P11-20, R11-20, T11-20, U11-20, V11-20, W11-20, Y11-20
	(F).	-, -, -, -, -, -, -,,,,,



Pin Descriptions

CPU Interface Pin Descriptions

CPU Interface							
Signal Name	Pin #	I/O	Signal Description				
HA[31:3]#	(see pin list)	Ю	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the North Bridge during cache snooping operations.				
HD[63:0]#	(see pin list)	IO	Host CPU Data. These signals are connected to the CPU data bus.				
ADS#	A28	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle.				
BNR#	A21	IO	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.				
BPRI#	B23	IO	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The North Bridge drives this signal to gain control of the processor bus.				
DBSY#	B26	IO	Data Bus Busy . Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.				
DEFER#	A24	Ю	Defer . A dynamic deferring policy is used to optimize system performance. The DEFER# signal is also used to indicate a processor retry response.				
DRDY#	A27	IO	Data Ready. Asserted for each cycle that data is transferred.				
HIT#	E25	IO	Hit . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.				
HITM#	B25	I	Hit Modified . Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.				
HLOCK#	E24	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.				
HREQ[4:0]#	C23, D24, B24, C22, A25	Ю	Request Command . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.				
HTRDY#	D25	Ю	Host Target Ready . Indicates that the target of the processor transaction is able to enter the data transfer phase.				
RS[2:0]#	B27, C25, C26	Ю	Response Signals. Indicates the type of response per the table below: RS[2:0]# Response type 000 Idle State 001 Retry Response 010 Defer Response 011 Reserved 100 Hard Failure 101 Normal Without Data 110 Implicit Writeback 111 Normal With Data				
CPURST#	D16	О	CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.				
BREQ0#	C27	О	Bus Request 0. Connect to CPU bus request 0.				


Note: Clocking of the CPU interface is performed with HCLK+ and HCLK-.

Note: Internal pullup resistors are provided on all GTL interface pins. If the CPU does not have internal pullups, the North Bridge internal pullups may be enabled to allow the interface to meet GTL bus interface specifications (see strap descriptions).

Note: I/O pads for the above pins are powered by VTT. Input voltage levels are referenced to HAVREF, HDVREF, and GTLREF.



The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.



DDR SDRAM Memory Controller Pin Descriptions

	DDR DRA	AM I	nterface
Signal Name	Pin #	I/O	Signal Description
MA[13:0]	(see pin lists)	О	Memory Address. Output drive strength may be set by Device 0 Function 3 RxE8.
BA[1:0]	AB27, AB26	О	Bank Address. Output drive strength may be set by Device 0 Function 3 RxE8.
SRAS#, SCAS#, SWE#	AG27, AG26, AF25	О	Row Address, Column Address and Write Enable Command Indicators. Output drive strength may be set by Device 0 Function 3 Rx E8.
MD[63:0]	(see pin lists)	Ю	Memory Data. These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Function 3 RxE2.
DQM[7:0]	AK24, AK29, AG29, AC28, Y30, T29, M28, J30	О	Data Mask. Data mask of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE2.
DQS[7:0]#	AJ24, AK28, AF30, AC30, W29, T30, M29, J29	Ю	DDR Data Strobe. Data strobe of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE0.
CS[3:0]#	AG23, AG25, AH25, AH26	О	Chip Select. Chip select of each bank. Output drive strength may be set by Device 0 Function 3 RxE4.
CKE[3:0]	K27, M27, K28, M26	О	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems.

Note: I/O pads for all pins on this page are powered by VCC25MEM. MD / DQS input voltage levels are referenced to MEMVREF.



Accelerated Graphics Port Pin Descriptions

	AGP 8x / 4x Bus Interface									
Signal Name	Pin #	I/O	Signal Description							
GD[31:0]	(see pin list)	IO	Address / Data Bus. Address is driven with GADSTB assertion for AGP-style transfers and with GFRAME# assertion for PCI-style transfers.							
GC#BE[3:0]	АН6,	Ю	Command / Byte Enable. (Interpreted as C/BE# for AGP 2x/4x and C#/BE for 8x). For							
	AK7,		AGP cycles these pins provide command information (different commands than for PCI)							
(GCBE#[3:0]	AH9,		driven by the master (graphics controller) when requests are being enqueued using GPIPE#							
for 4x mode)	AJ10		(2x/4x only as GPIPE# isn't used in 8x mode). These pins provide valid byte information							
			during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data. For PCI cycles, commands are							
			driven with GFRAME# assertion. Byte enables corresponding to supplied or requested							
			data are driven on following clocks.							
GPAR	AE10	Ю	AGP Parity. A single parity bit is provided over GD[31:0] and GBE[3:0].							
GDBIH / GPIPE#	AF6	IO	Dynamic Bus Inversion High / Low. AGP 8x transfer mode only. Driven by the source							
GDBIL	AG5	10	to indicate whether the corresponding data bit group (GDBIH for GD[31:16] and GDBIL							
			for GD[15:0]) needs to be inverted on the receiving end (1 on GDBIx indicates that the							
			corresponding data bit group should be inverted). Used to limit the number of							
			simultaneously switching outputs to 8 for each 16-pin group.							
			Pipelined Request. Not used by AGP 8x. Asserted by the master (external graphics							
			controller) to indicate that a full-width request is to be enqueued by the target (North							
			Bridge). The master enqueues one request each rising edge of GCLK while GPIPE# is							
			asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.							
CARCERAE	A TZ 1 1	IO	Note: See RxAE[1] for GPIPE# / GDBIH pin function selection.							
GADSTB0F (GADSTB0 for 4x),	AK11	IO	Bus Strobe 0. Source synchronous strobes for GD[15:0] (the agent that is providing the data drives these signals). GADSTB0 and GADSTB0# provide timing for 4x mode. For							
GADSTB0 for 4x),	AH11		8x transfer mode, GADSTB0 is interpreted as GADSTB0F ("First" strobe) and							
(GADSTB0# for 4x)	AIIII		GADSTB0# as GADSTB0 ("Second" strobe).							
GADSTB1F	AK4	Ю	Bus Strobe 1. Source synchronous strobes for GD[31:16] (i.e., the agent that is providing							
(GADSTB1 for 4x),		10	the data drives these signals). GADSTB1 and GADSTB1# provide timing for 4x transfer							
GADSTB1S	AJ4		mode. For 8x transfer mode, GADSTB1 is interpreted as GADSTB1F ("First" strobe) and							
(GADSTB1# for 4x)			GADSTB1# as GADSTB1S ("Second" strobe).							
GFRAME	AE9	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that							
(GFRAME# for 4x)			one more data transfer is desired by the cycle initiator. Interpreted as active high for 8x.							
GDEVSEL	AJ7	IO	Device Select (PCI transactions only). This signal is driven by the North Bridge when a							
(GDEVSEL# for 4x)			PCI initiator is attempting to access main memory. It is an input when the chip is acting as							
CIDDA	4.770	T.C.	PCI initiator. Not used for AGP cycles. Interpreted as active high for AGP 8x.							
GIRDY	AH8	IO	Initiator Ready. (Interpreted as active low for PCI/AGP4x and high for AGP 8x). For							
(GIRDY# for 4x)			AGP write cycles, the assertion of this pin indicates that the master is ready to provide all							
			write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For AGP read cycles, the assertion of this pin indicates that the master is							
			ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a							
			wait state during the initial block of a read transaction. However, it may insert wait states							
			after each block transfers. For PCI cycles, ssserted when initiator is ready for data transfer.							
GTRDY	AK8	IO	Target Ready. (Interpreted as active low for PCI/AGP4x and high for AGP 8x). For							
(GTRDY# for 4x)	_	-	AGP cycles, indicates that the target is ready to provide read data for the entire transaction							
			(when the transaction can complete within four clocks) or is ready to transfer a (initial or							
			subsequent) block of data when the transfer requires more than four clocks to complete.							
			The target is allowed to insert wait states after each block transfer for both read and write							
			transactions. For PCI cycles, asserted when the target is ready for data transfer.							

Note: I/O pads for all pins on this page are powered by VCC15AGP. Input voltage levels are referenced to AGPVREF.

Note: The AGP interface pins can be optionally configured as additional interfaces for connecting to external display devices. For simplification of the AGP pin description tables above and on the next page, that multiplexing is not shown here (see "Additional I2C Interfaces" and "Digital Display" pin description tables later in this document for more information).



AGP 8x / 4x Bus Interface (continued)									
Signal Name	Pin #	I/O	Signal Description						
AGP8XDET#	AD2	I	AGP 8x Transfer Mode Detect. Low indicates that the external graphics card can support 8x transfer mode						
GRBF (GRBF# for 4x)	AE6	I	Read Buffer Full. Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the North Bridge will not return low priority read data to the graphics controller.						
GWBF (GWBF# for 4x)	AE3	I	Write Buffer Full.						
GSBA[7:0]# (GSBA[7:0] for 4x)	AH2, AJ1, AH1, AG4, AG1, AF4, AF1, AF3	I	Side Band Address. Provides an additional bus to pass address and command information from the master (graphics controller) to the target (North Bridge). These pins are ignored until enabled.						
GSBSTBF (GSBSTB for 4x), GSBSTBS (GSBSTB# for 4x)	AG3 AG2	I	Side Band Strobe. Driven by the master to provide timing for GSBA[7:0]. GSBSTB and GSBSTB# are used together for AGP 4x. For 8x mode, the strobe mechanism works differently with GSBSTB interpreted as GSBSTBF ("First" strobe) and GSBSTB# as GSBSTBS ("Second" strobe).						
GST[2:0]	AE5, AE4, AD5	0	 Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. 000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller). 001 Indicates that previously requested high priority read data is being returned to the master. 010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (arbiter must not issue, may be defined in the future). 110 Reserved. (arbiter must not issue, may be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting GPIPE# or start a PCI transaction by asserting GFRAME#. GST[2:0] are always outputs from the target (North Bridge logic) and inputs to the master (graphics controller). 						
GREQ (GREQ# for 4x)	AD4	Ι	Request. Master (graphics controller) request for use of the AGP bus.						
GGNT (GGNT# for 4x)	AD3	О	Grant. Permission is given to the master (graphics controller) to use the AGP bus.						
GSERR (GSERR# for 4x)	AG8	Ю	System Error.						
GSTOP (GSTOP# for 4x)	AF9	IO	Stop. Asserted by the target to request the master to stop the current transaction. Interpreted as active high for AGP 8x.						

Note: I/O pads for all pins on this page are powered by VCC15AGP. Input voltage levels are referenced to AGPVREF.

Note: The AGP interface pins can be optionally configured as additional interfaces for connecting to external display devices. For simplification of the AGP pin description tables above and on the next page, that multiplexing is not shown here (see "Additional I2C Interfaces" and "Digital Display" pin description tables later in this document for more information).

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Only one of the two will be used; the signals associated with the other will not be used. GRBF# has an internal pullup to maintain it in the deasserted state in case it is not implemented on the master device. AGP 8x mode allows only SBA (GPIPE# isn't used in 8x mode).

Note: AGP 8x signal levels are 0V and 0.8V. AGP 8x mode maintains most signals at a low level when inactive resulting in no current flow.



Ultra V-Link Pin Descriptions

	Ultra V-Link Interface										
Signal Name	Pin #	I/O	Signal Description								
VD15,	AK21,	IO	V-Link Data Bus. During system initialization, VD[7:0] are used to transmit strap								
VD14,	AG20,	IO	information from the South Bridge (the straps are not on the VD pins but are on the								
VD13,	AK13,	IO	indicated pins of the South Bridge chip). Check the strap pin table for details.								
VD12,	AJ13,	IO									
VD11,	AH20,	IO									
VD10,	AK20,	IO									
VD9,	AJ14,	IO									
VD8,	AH14,	IO									
VD7,	AF19,	IO									
VD6,	AH19,	IO									
VD5,	AH15,	IO									
VD4,	AF15,	IO									
VD3,	AF18,	IO									
VD2,	AH18,	IO									
VD1,	AG15,	IO									
VD0	AH16	IO									
VPAR	AF14	IO	V-Link Parity.								
VBE#	AG16	IO	V-Link Byte Enable.								
UPCMD	AG19	I	V-Link Command from Client (South Bridge) to Host (North Bridge).								
UPSTB+	AH17	I	V-Link Strobe from Client to Host.								
UPSTB-	AJ17	I	V-Link Complement Strobe from Client to Host.								
DNCMD	AG18	О	V-Link Command from Host (North Bridge) to Client (South Bridge).								
DNSTB+	AF16	O	V-Link Strobe from Host to Client.								
DNSTB-	AF17	0	V-Link Complement Strobe from Host to Client.								

Note: I/O pads for the pins in the above table are powered by VCC15VL. Input voltage levels are referenced to VLVREF.



CRT and Serial Bus Pin Descriptions

CRT Interface									
Signal Name	Pin #	I/O	Signal Description						
AR	Т3	AO	Analog Red. Analog red output to the CRT monitor.						
AG	T2	AO	Analog Green. Analog green output to the CRT monitor.						
AB	T1	AO	Analog Blue. Analog blue output to the CRT monitor.						
HSYNC	V1	О	Horizontal Sync. Output to CRT.						
VSYNC	V2	О	Vertical Sync. Output to CRT.						
RSET	V4	ΑI	Reference Resistor. Tie to GNDDAC through an external 82Ω 1% resistor to control the						
			RAMDAC full-scale current value.						

I/O pads for the pins in the above table are powered by VCC33GFX (i.e., 3.3V I/O).

	SMB / I2C Interface								
Signal Name	AGP Name	Pin #	I/O	Signal Description					
SBPLCLK	GIRDY	AH8	Ю	I2C Serial Bus Clock for Panel (Muxed on AGP Bus Pins).					
SBPLDAT	GC#BE1	AH9	IO	I2C Serial Bus Data for Panel (Muxed on AGP Bus Pins).					
SBDDCCLK	GREQ	AD4	IO	I2C Serial Bus Clock for CRT DDC (Muxed on AGP Bus Pins).					
SBDDCDAT	GGNT	AD3	IO	I2C Serial Bus Data for CRT DDC (Muxed on AGP Bus Pins).					
SPCLK2 SPCLK1 / CAPD12 SPDAT2, SPDAT1 / CAPD13	n/a n/a n/a n/a	W2, AB2 V3, AB3	IO	Serial Port (SMB/I2C) Clock and Data. The SPCLKn pins are the clocks for serial data transfer. The SPDATn pins are the data signals used for serial data transfer. SPxxx1 is typically used for DVI monitor communications and SPxxx2 is typically used for DDC for CRT monitor communications. These pins are programmed via "Sequencer" graphics registers (port 3C5) in the "Extended" VGA register space (see the UniChrome-II Graphics Registers document for additional details). The SPxxx1 registers are programmed via 3C5.31 ("IIC Serial Port Control 1") and the SPxxx2 registers are programmed via 3C5.26 ("IIC Serial Port Control 0"). In both registers, the clock out state is programmed via bit-5 and the data out state via bit-4, clock in status may be read in bit-3 and data					

I/O pads for SPCLK[2:1] / SPDAT[2:1] above are powered by VCC33GFX (i.e., 3.3V I/O).

All other pins in the above table are powered by VCC15AGP (i.e., 1.5V I/O).



Dedicated Digital Video Port 0 (DVP0) Pin Descriptions

The DVP0 dedicated Digital Video Port can be configured as either a TV Encoder interface port or a Video Capture input port, selectable via strap pins DVP0D[6:5] (see the TV Encoder Interface and Video Capture Interface pin descriptions for details).

	Dedicated Digital Video Port 0 (DVP0)									
Signal Name	Pin #	I/O	Signal Description							
DVP0D11 / TVD11 / CAPD11,	AD1,	О	Digital Video Port 0 Data. Default output drive is 8 mA. 16 mA may be							
DVP0D10 / TVD10 / CAPD10 / strap,	AB4,		selected via SR3D[6]=1.							
DVP0D9 / TVD9 / CAPD9 / strap,	AC3,									
DVP0D8 / TVD8 / CAPD8 / strap,	AB5,		NOTE: DVP0D[6:0] are also used for power-up reset straps for the							
DVP0D7 / TVD7 / CAPD7 / strap,	AA4,		embedded graphics controller. Check the Strap Pin table for details.							
DVP0D6 / TVD6 / CAPD6 / strap,	AA5,									
DVP0D5 / TVD5 / CAPD5 / strap,	Y4,									
DVP0D4 / TVD4 / CAPD4 / strap,	V6,									
DVP0D3 / TVD3 / CAPD3 / strap,	AA3,									
DVP0D2 / TVD2 / CAPD2 / strap,	Y3,									
DVP0D1 / TVD1 / CAPD1 / strap,	W4,									
DVP0D0 / TVD0 / CAPD0 / strap	W3									
DVP0HS / TVHS / CAPHS	Y2	Ο	Digital Video Port 0 Horizontal Sync. Internally pulled down.							
DVP0VS / TVVS / CAPVS	W5	О	Digital Video Port 0 Vertical Sync. Internally pulled down.							
DVP0DE / TVDE	AC4	О	Digital Video Port 0 Data Enable. Internally pulled down.							
DVP0DET / TVCLKIN / CAPBCLK	AC1	I	Digital Video Port 0 Display Detect. If VGA register 3C5.12[5]=0,							
			3C5.1A[5] will read 1 if display is connected. Tie to GND if not used.							
DVP0CLK / TVCLK / CAPACLK	Y5	О	Digital Video Port 0 Clock. Internally pulled down.							

The terminology "3C5.nn" above refers to the VGA "Sequencer" registers at I/O port 3C5 index "nn"

Dedicated I	Dedicated Digital Video Port 0 (DVP0) - TV Encoder Interface									
Signal Name	Pin#	I/O	Signal Description							
TVD11 / DVP0D11 / CAPD11,	AD1,	О	TV Encoder 0 Data.							
TVD10 / DVP0D10 / CAPD10 / strap,	AB4,									
TVD9 / DVP0D9 / CAPD9 / strap,	AC3,		To configure DVP0 as a TV Out interface port, pins DVP0D[6:5] must be							
TVD8 / DVP0D8 / CAPD8 / strap,	AB5,		strapped high.							
TVD7 / DVP0D7 / CAPD7 / strap,	AA4,									
TVD6 / DVP0D6 / CAPD6 / strap,	AA5,		Note: One TV Encoder interface is supported through either DVP0 or							
TVD5 / DVP0D5 / CAPD5 / strap,	Y4,		GDVP1.							
TVD4 / DVP0D4 / CAPD4 / strap,	V6,									
TVD3 / DVP0D3 / CAPD3 / strap,	AA3,									
TVD2 / DVP0D2 / CAPD2 / strap,	Y3,									
TVD1 / DVP0D1 / CAPD1 / strap,	W4,									
TVD0 / DVP0D0 / CAPD0 / strap	W3									
TVHS / DVP0HS / CAPHS	Y2	О	TV Encoder 0 Horizontal Sync. Internally pulled down.							
TVVS / DVP0VS / CAPVS	W5	О	TV Encoder 0 Vertical Sync. Internally pulled down.							
TVDE / DVP0DE	AC4	О	TV Encoder 0 Display Enable. Internally pulled down.							
TVCLKIN / DVP0DET / CAPBCLK	AC1	I	TV Encoder 0 Clock In. Input from TV encoder. Internally pulled							
			down.							
TVCLK / DVP0CLK / CAPACLK	Y5	О	TV Encoder 0 Clock Out. Output to TV encoder. Internally pulled							
			down.							

The above pins may be connected to an external TV Encoder chip such as a VIA VT1622A or VT1622AM for driving a TV set. I/O pads for the pins on this page are powered by VCC33GFX (3.3V I/O).



Dedicated Digital Video Port 0 (DVP0) CCIR601 / CCIR656 / VIP1.1 / VIP2.0 Video Capture Port (VCP) Signal Name Pin# I/O **Signal Description** Video Capture Data. To configure DVP0 as a video capture port, pin DVP0D6 must be strapped low. Pin Function: 8-Bit Mode 16-Bit Mode AA2 CAPD15 / GPO0 CAPBD7 CAPAD15 CAPD14 / GPOUT U7 CAPBD6 CAPAD14 CAPD13 / SPDAT1 AB3 CAPBD5 CAPAD13 CAPD12 / SPCLK1, AB2 CAPBD4 CAPAD12 **CAPD11** / DVP0D11 / TVD11, AD1, CAPBD3 CAPAD11 **CAPD10** / DVP0D10 / TVD10 / strap, AB4, CAPBD2 CAPAD10 CAPD9 / DVP0D9 / TVD9 / strap, AC3, CAPBD1 CAPAD9 CAPD8 / DVP0D8 / TVD8 / strap, AB5, CAPBD0 CAPAD8 CAPD7 / DVP0D7 / TVD7 / strap, AA4, CAPAD7 CAPAD7 CAPD6 / DVP0D6 / TVD6 / strap, AA5, CAPAD6 CAPAD6 CAPD5 / DVP0D5 / TVD5 / strap, Y4, CAPAD5 CAPAD5 CAPD4 / DVP0D4 / TVD4 / strap, V6, CAPAD4 CAPAD4 CAPD3 / DVP0D3 / TVD3 / strap, AA3, CAPAD3 CAPAD3 CAPD2 / DVP0D2 / TVD2 / strap, CAPAD2 CAPAD2 Y3, CAPD1 / DVP0D1 / TVD1 / strap, W4, CAPAD1 CAPAD1 CAPD0 / DVP0D0 / TVD0 / strap W3 CAPAD0 CAPAD0 CAPHS / DVP0HS / TVHS <u>Y2</u> I Video Capture Horizontal Sync. For capture port "A" (16-bit and 8bit mode). Internally pulled down. CAPVS / DVP0VS / TVVS W5 Video Capture Vertical Sync. For capture port "A" (16-bit and 8-bit Ι mode). Internally pulled down. Video Capture "A"-Channel TV Field Indicator. For capture port CAPAFLD / BISTIN U6 I "A" (16-bit and 8-bit mode). Video Capture Clock B. Port "B" (8-bit mode) input clock from CAPBCLK / DVP0DET / TVCLKIN AC1 Ι external video decoder. Internally pulled down. Not used in 16-bit Video Capture Clock A. Port "A" (16-bit and 8-bit mode) input clock CAPACLK / DVP0CLK / TVCLK Y5 Ι from external video decoder. Internally pulled down.

Note: I/O pads for the pins on this page are powered by VCC33GFX (3.3V I/O).



AGP-Multiplexed Flat Panel Display Port (FPDP) Pin Descriptions

The FPDP Flat Panel Display Port is supported through multiplexing its interface signal pins with AGP pins. The FPDP can be configured as either an LVDS transmitter interface port or a TV Encoder interface port. (see the LVDS Transmitter Interface and TV Encoder Interface pin lists below for details).

TV Encoder interface pin insta octo	AGP-Multiplexed FPD Port								
24-Bit / Dual 12-Bit Flat Panel Display Interface									
		T T	ı	1 0					
Signal Name	AGP Name	Pin #		Signal Description					
FPD23 / FPD0D11 / GTV0D11,	GD11	AG9,	О	Flat Panel Data. For 24-bit or dual 12-bit flat panel display					
FPD22 / FPD0D10 / GTV0D10,	GD13	AG10,		modes.					
FPD21 / FPD0D09 / GTV0D09,	GD14	AJ9,		Two FPD interface modes, 24-bit and dual 12-bit, are supported.					
FPD20 / FPD0D08 / GTV0D08,	GD15	AE12,		Strapping pin DVP0D4 is used to select the interface mode to					
FPD19 / FPD0D07 / GTV0D07,	GC#BE2	AK7,		the LVDS transmitter chip:					
FPD18 / FPD0D06 / GTV0D06,	GD16	AH7,		1					
FPD17 / FPD0D05 / GTV0D05,	GD17	AG7,		Strap High (3C5.12[4]=1): 24-bit					
FPD16 / FPD0D04 / GTV0D04,	GD18	AK6,		Strap Low (3C5.12[4]=0): Dual 12-bit					
FPD15 / FPD0D03 / GTV0D03,	GD23	AK5,		In "24-bit" mode, only one set of control pins is required.					
FPD14 / FPD0D02 / GTV0D02,	GD20	AJ6,		However, in dual 12-bit mode, the CN400 provides two sets of					
FPD13 / FPD0D01 / GTV0D01,	GD22	AE8,		control signals that are required for certain LVDS transmitter					
FPD12 / FPD0D00 / GTV0D00,	GADSTB1F	AK4,		chips.					
FPD11 / FPD1D11,	GD1	AG11,							
FPD10 / FPD1D10,	GD0	AE11,		In 24-bit mode, two operating modes are supported:					
FPD09 / FPD1D09, FPD08 / FPD1D08,	GD3	AF13,		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=0					
II	GD4 GD5	AK12, AF12,		Double data rate: each rising and falling clock edge transmits a					
FPD07 / FPD1D07,	GD3 GD6	AF12, AH12,		complete 24-bit pixel.					
FPD06 / FPD1D06, FPD05 / FPD1D05,	GD6 GD7	AJ12,		•					
FPD03 / FPD1D03, FPD04 / FPD1D04,	GADSTB0F	AJ12, AK11,		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=1					
FPD03 / FPD1D03,	GC#BE0	AJ10,		Single data rate: each clock rising edge transmits a complete					
FPD02 / FPD1D02,	GADSTB0S	AH11,		24-bit pixel.					
FPD01 / FPD1D01,	GD10	AH10,		In dual 12-bit mode,					
FPD00 / FPD1D00	GD10 GD12	AK9		205 12[4]=0 % 25 99[2] = 1					
TI BOO / TI BIBOO	GD12	THE		3C5.12[4]=0 & 3x5.88[2] = 1 Double data rate: Each rising and falling clock edge transmits					
				half (12 bits) of two 24-bit pixels.					
EDIIG / CTV/011G	CEDAME	4.50							
FPHS / GTV0HS	GFRAME	AE9	О	Flat Panel Horizontal Sync. 24-bit mode or port 0 in dual 12-bit mode.					
FPVS / GTV0VS	GDEVSEL	AJ7	О	Flat Panel Vertical Sync. 24-bit mode or port 0 in dual 12-bit					
				mode.					
FPDE / GTV0DE	GD19	AF7	О	Flat Panel Data Enable. 24-bit mode or port 0 in dual 12-bit					
				mode.					
FPDET / GTVCLKIN	GADSTB1S	AJ4	I	Flat Panel Detect. 24-bit mode or port 0 in dual 12-bit mode.					
FPCLK / GTV0CLK	GD21	AE7	О	Flat Panel Clock. 24-bit mode or port 0 in dual 12-bit mode.					
FPCLK# / GTV0CLK#	GWBF	AE3	О	Flat Panel Clock Complement. 24-bit mode or port 0 in dual					
				12-bit mode. For double-data-rate data transfers.					
FP1HS	GD9	AK10	О	Flat Panel Horizontal Sync. For port 1 in dual 12-bit mode.					
FP1VS	GPAR	AE10	О	Flat Panel Vertical Sync. For port 1 in dual 12-bit mode.					
FP1DE	GSERR	AG8	О	Flat Panel Data Enable. For port 1 in dual 12-bit mode.					
FP1DET	GD8	AF10	I	Flat Panel Detect. For port 1 in dual 12-bit mode.					
FP1CLK	GD2	AG12	О	Flat Panel Clock. For port 1 in dual 12-bit mode.					
FP1CLK#	GSTOP	AF9	О	Flat Panel Clock Complement. For port 1 in dual 12-bit					
				mode. For double-data-rate data transfers.					



AGP-Multiplexed FPD Port									
Flat Panel Power Control									
Signal Name	AGP Name	Pin #	I/O	Signal Description					
ENAVDD	ST1	AE4	IO	Enable Panel VDD Power.					
ENAVEE	ST0	AD5	IO	Enable Panel VEE Power.					
ENABLT	ST2	AE5	IO	Enable Panel Back Light.					

Note: I/O pads for all pins on this page are powered by VCC15AGP (i.e., 1.5V I/O).

AGP-Multiplexed FPD Port										
TV Encoder Interface										
Signal Name	AGP Name	Pin #	I/O	Signal Description						
GTV0D11 / FPD23 / FPD0D11,	GD11	AG9,	О	TV Encoder Data. 3C5.12[5:4] must be set to 00.						
GTV0D10 / FPD22 / FPD0D10,	GD13	AG10,								
GTV0D09 / FPD21 / FPD0D09,	GD14	AJ9,		Note: One TV Encoder interface is supported through either						
GTV0D08 / FPD20 / FPD0D08,	GD15	AE12,		FPDP, DVP0 or GDVP1.						
GTV0D07 / FPD19 / FPD0D07,	GC#BE2	AK7,								
GTV0D06 / FPD18 / FPD0D06,	GD16	AH7,								
GTV0D05 / FPD17 / FPD0D05,	GD17	AG7,								
GTV0D04 / FPD16 / FPD0D04,	GD18	AK6,								
GTV0D03 / FPD15 / FPD0D03,	GD23	AK5,								
GTV0D02 / FPD14 / FPD0D02,	GD20	AJ6,								
GTV0D01 / FPD13 / FPD0D01,	GD22	AE8,								
GTV0D00 / FPD12 / FPD0D00,	GADSTB1F	AK4,								
GTV0HS / FPHS	GFRAME	AE9	О	TV Encoder Horizontal Sync.						
GTV0VS / FPVS	GDEVSEL	AJ7	О	TV Encoder Vertical Sync.						
GTV0DE / FPDE	GD19	AF7	О	TV Encoder Data Enable.						
GTV0CLK / FPCLK	GD21	AE7	О	TV Encoder Clock Out. Output to TV encoder. Internally						
				pulled down.						
GTV0CLK# / FPCLK#	GWBF	AE3	О	TV Encoder Clock Out Complement. Output to TV						
				encoder. Internally pulled down.						
GTVCLKIN / FPDET	GADSTB1S	AJ4	I	TV Encoder Clock In. Input from TV encoder. Internal pull						
				down. Used with either GTV0 or GTV1 ports.						

Note: If the FPD port is enabled and TV-out capability is required at the same time, the dedicated TV-out port (DVP0) must be used because pin AJ4 will be dedicated to the FPDET function.



AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions

The GDVP1 Digital Video Port is supported through multiplexing its interface signal pins with AGP pins. GDVP1 can be configured as either a TMDS transmitter interface port or a TV Encoder interface port. (see the TMDS Transmitter Interface and TV Encoder Interface pin lists below for details).

AGP-Multiplexed Digital Video Port 1 (GDVP1) – TMDS Interface							
Signal Name	AGP Name	Pin #	I/O	Signal Description			
GDVP1D11 / GTV1D11,	GC#BE3	AH6,	О	Data.			
GDVP1D10 / GTV1D10,	GD26	AH5,					
GDVP1D9 / GTV1D9,	GD24	AJ3,					
GDVP1D8 / GTV1D8,	GD30	AK1,					
GDVP1D7 / GTV1D7,	GD28	AH4,					
GDVP1D6 / GTV1D6,	GD29	AH3,					
GDVP1D5 / GTV1D5,	GSBA4#	AG4,					
GDVP1D4 / GTV1D4,	GD27	AK3,					
GDVP1D3 / GTV1D3,	GSBA5#	AH1,					
GDVP1D2 / GTV1D2,	GSBSTBS	AG2,					
GDVP1D1 / GTV1D1,	GSBSTBF	AG3,					
GDVP1D0 / GTV1D0,	GSBA2#	AF4					
GDVP1HS / GTV1HS	GSBA3#	AG1	О	Horizontal Sync.			
GDVP1VS / GTV1VS	GSBA0#	AF3	О	Vertical Sync.			
GDVP1DE / GTV1DE	GSBA1#	AF1	О	Data Enable.			
GDVP1DET	GD31	AK2	I	Display Detect. If VGA register 3C5.3E[0] = 1, 3C5.1A[4] will			
				read 1 if a display is connected. Tie to GND if not used.			
GDVP1CLK / GTV1CLK	GSBA6#	AJ1	О	Clock.			
GDVP1CLK# / GTV1CLK#	GSBA7#	AH2	О	Clock Complement.			

AGP-Multiplexed Digital Video Port 1 (GDVP1) – TV Encoder							
Signal Name	AGP Name	Pin #	I/O	Signal Description			
GTV1D11 / GDVP1D11,	GC#BE3	AH6,	О	Data.			
GTV1D10 / GDVP1D10,	GD26	AH5,					
GTV1D9 / GDVP1D9,	GD24	AJ3,		Note: One TV Encoder interface is supported through either			
GTV1D8 / GDVP1D8,	GD30	AK1,		GDVP1, DVP0 or FPDP.			
GTV1D7 / GDVP1D7,	GD28	AH4,					
GTV1D6 / GDVP1D6,	GD29	AH3,					
GTV1D5 / GDVP1D5,	GSBA4#	AG4,					
GTV1D4 / GDVP1D4,	GD27	AK3,					
GTV1D3 / GDVP1D3,	GSBA5#	AH1,					
GTV1D2 / GDVP1D2,	GSBSTBS	AG2,					
GTV1D1 / GDVP1D1,	GSBSTBF	AG3,					
GTV1D0 / GDVP1D0	GSBA2#	AF4					
GTV1HS / GDVP1HS	GSBA3#	AG1	О	Horizontal Sync. Internally pulled down.			
GTV1VS / GDVP1VS	GSBA0#	AF3	О	Vertical Sync. Internally pulled down.			
GTV1DE / GDVP1DE	GSBA1#	AF1	О	Display Enable. Internally pulled down.			
GTVCLKIN / FPDET	GADSTB1S	AJ4	I	Clock In. Input from TV encoder. Internally pulled down.			
GTV1CLK / GDVP1CLK	GSBA6#	AJ1	О	Clock Out. Output to TV encoder. Internally pulled down.			
GTV1CLK# / GDVP1CLK#	GSBA7#	AH2	О	Clock Out Complement. Output to TV encoder. Internally pulled			
				down.			

The above pins may be connected to an external TV Encoder chip such as a VIA VT1623 or VT1623M for driving a TV set.

I/O pads for the pins on this page are powered by VCC15AGP (1.5V I/O).

If the FPD port is enabled and TV-out capability is required at the same time, the dedicated TV-out port (DVP0) must be used because pin AJ4 will be dedicated to the FPDET function.



Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions

Clocks, Resets, Power Control, General Purpose I/O, Interrupts and Test							
Signal Name	Pin#	I/O	Signal Description	Power Plane			
HCLK+	N5	I	Host Clock. This pin receives the host CPU clock (100 / 133 / 200 MHz). This clock is used by all CN400 logic that is in the host CPU domain.	VTT			
HCLK-	N6	I	Host Clock Complement.	VTT			
MCLKO	F30	О	Memory (SDRAM) Clock. Output from internal clock generator to the external clock buffer for memory interface.	VCC25MEM			
MCLKI	F29	I	Memory (SDRAM) Clock Feedback. Input from MCLKO.	VCC25MEM			
DISPCLKI	P2	I	Dot Clock (Pixel Clock) In. Used for external EMI reduction circuit if used. Connect to GND if external EMI reduction circuit not implemented.	VCC33GFX			
DISPCLKO	Р3	О	Dot Clock (Pixel Clock) Out. Used for external EMI reduction circuit if used. NC if external EMI reduction circuit not implemented.	VCC33GFX			
GCLK	P6	I	AGP Clock. Clock for AGP logic.	VCC15AGP			
XIN	P7	I	Reference Frequency Input. External 14.31818 MHz clock source. All internal graphics controller clocks are synthesized on chip using this frequency as a reference.	VCC33GFX			
RESET#	AH21	I	Reset. Input from the South Bridge chip. When asserted, this signal resets the CN400 and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options	VSUS15			
PWROK	AG21	I	Power OK. Connect to South Bridge and Power Good circuitry.	VSUS15			
SUSST#	AJ21	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. Connect to an external pull-up to disable.	VSUS15			
AGPBUSY# / NMI	AE21	О	AGP Interface Busy. Connect to a South Bridge GPIO pin for monitoring the status of the internal AGP bus. See Design Guide for details. Pin function selectable with Device 0 Function 0 RxBE[7] (default = NMI).	VCC25MEM			
GPOUT / CAPD14	U7	О	General Purpose Output. This pin reflects the state of SRD[0].	VCC33GFX			
GPO0 / CAPD15	AA2	О	General Output Port. When SR1A[4] is cleared, this pin reflects the state of CR5C[0].	VCC33GFX			
INTA#	V5	О	Interrupt. PCI interrupt output (handled by the interrupt controller in the South Bridge)	VCC33GFX			
TCLK	N7	I	Test Clock. This pin is used for testing and must be connected to GND through a 1K-4.7K ohm resistor for all board designs.	VCC33GFX			
TESTIN#	F27	I	Test In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM			
DFTIN#	F28	I	DFT In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM			
BISTIN / CAPAFLD	U6	I	BIST In. This pin is used for testing and must be tied to GND with a 1K-4.7K ohm resistor on all board designs.	VCC33GFX			



Compensation and Reference Voltage Pin Descriptions

Compensation						
Signal Name Pin # I/O Signal Description Power				Power Plane		
HRCOMP	F13	AI	Host CPU Compensation. Connect a 20.5 Ω 1% resistor to ground. Used for Host CPU interface I/O buffer calibration.	VTT		
VLCOMPP	AE14	AI	V-Link Compensation. Connect a 360 Ω 1% resistor to ground.	VCC15VL		
AGPCOMPN	AE2	AI	AGP N Compensation. Connect a 60.4 Ω 1% resistor to VCC15AGP.	VCC15AGP		
AGPCOMPP	AE1	ΑI	AGP P Compensation. Connect a 60.4 Ω 1% resistor to ground.	VCC15AGP		

	Reference Voltages						
Signal Name	Pin#	I/O	Signal Description	Power Plane			
GTLVREF	G15	P	Host CPU Interface AGTL+ Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT			
HDVREF[0:1]	G10, G13, K7, J7	P	Host CPU Data Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT			
HAVREF[0:1]	F18, F20	P	Host CPU Address Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT			
HCOMPVREF	G14	P	Host CPU Compensation Voltage Reference. 1/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT			
MEMVREF [0:5]	H26, L25, R25, W25, AC25, AE22	P	Memory Voltage Reference. 0.5 VCC25MEM ±2% typically derived using a resistive voltage divider. See Design Guide.	VCC25MEM			
VLVREF	AE15	P	V-Link Voltage Reference. 0.625V ±2% derived using a resistive voltage divider. See Design Guide.	VCC15VL			
AGPVREF[0:1]	AE13, AD6	P	AGP Voltage Reference. ½ VCC15AGP (0.75V) for AGP 2.0 (4x transfer mode) and 0.23 VCC15AGP (0.35V) for AGP 3.0 (8x transfer mode). See the Design Guide for additional information and circuit implementation details	VCC15AGP			



Power Pin Descriptions

Analog Power / Ground					
Signal Name	Pin#	I/O	Signal Description		
VCCA33HCK1	M1	P	Power for Host CPU Clock PLL 1 (3.3V ±5%). 400 MHz for CPU / DRAM frequencies of multiples of 100, 133, and 200 MHz.		
GNDAHCK1	M2	Р	Ground for Host CPU Clock PLL 1. Connect to main ground plane through a ferrite bead.		
VCCA33HCK2	M4	P	Power for Host CPU Clock PLL 2 (3.3V ±5%). 500 MHz for CPU / DRAM frequencies of multiples of 166 MHz.		
GNDAHCK2	M5	P	Ground for Host CPU Clock PLL 2. Connect to main ground plane through a ferrite bead.		
VCCA33MCK	G28	P	Power for Memory Clock PLL (3.3V ±5%)		
GNDAMCK	G27	P	Ground for Memory Clock PLL. Connect to main ground plane through a ferrite bead.		
VCCA33GCK	M3	P	Power for AGP Clock PLL (3.3V ±5%)		
GNDAGCK	M6	P	Ground for AGP Clock PLL. Connect to main ground plane through a ferrite bead.		
VCCA15PLL1	N3	P	Power for Graphics Controller PLL1 (1.5V ±5%).		
GNDAPLL1	N4	Р	Ground for Graphics Controller PLL1. Connect to main ground plane through a ferrite bead.		
VCCA15PLL2	P4	P	Power for Graphics Controller PLL2 (1.5V ±5%).		
GNDAPLL2	P5	P	Ground for Graphics Controller PLL2. Connect to main ground plane through a ferrite bead.		
VCCA15PLL3	N1	P	Power for Graphics Controller PLL3 (1.5V ±5%).		
GNDAPLL3	N2	P	Ground for Graphics Controller PLL3. Connect to main ground plane through a ferrite bead.		
VCCA33DAC[1:2]	R4, U4	P	Power for DAC. $(3.3V \pm 5\%)$		
GNDADAC[1:3]	R5, T4, U5	P	Ground for DAC. Connect to main ground plane through a ferrite bead.		

Digital Power / Ground					
Signal Name	Pin #	I/O	Signal Description		
VTT	(see pin lists)	P	Power for CPU I/O Interface Logic (12 Pins). Voltage is CPU dependent. See Design Guide for details.		
VCC25MEM	(see pin lists)	P	Power for Memory I/O Interface Logic (20 Pins). 2.5V ±5%.		
VCC15VL	AA14, AA15	P	Power for V-Link I/O Interface Logic (2 Pins). 1.5V ±5%		
VCC15AGP	(see pin lists)	P	Power for AGP Bus I/O Interface Logic (7 Pins). 1.5V ±5%		
VCC33GFX	R10, T10, U10	P	Power for Graphics I/O Logic (3 Pins). 3.3V ±5%		
VCC15	(see pin lists)	P	Power for Internal Logic (51 Pins). $1.5V \pm 5\%$		
VSUS15	AF21	P	Suspend Power (1 Pin). $1.5V \pm 5\%$		
GND	(see pin lists)	P	Digital Ground (164 Pins). Connect to main ground plane.		



Strap Pin Descriptions

Strap Pins								
(External pullup / pulldown straps are required to select "H" / "L")								
	Actual							
Signal	Strap Pin	Function	Description	Status Bit				
	Strap Fili		*	Status Dit				
DVP0D[10,9,7]	DVD0D0	-reserved-	Always pulled down	205 12521				
DVP0D8	DVP0D8	AGP Slot Usage	L: AGP graphics card or VIA AGP Riser installed in AGP slot	3C5.13[3]				
			H: AGP Slot is not in use					
DVP0D[6:4]	DVP0D[6:4]	DVP0 / FPD	DVP0D[6:4] DVP0 FPDP	3C5.12[6:4]				
D (1 0D[0.1]	D (T ob[o.1]	Port	LLL Video Capture TV out	363.12[0.1]				
		Configuration	LxH Video Capture 24-bit LVDS					
		Comiguiumon	LHL Video Capture Dual 12-bit LVDS					
			HLx -reservedreserved-					
			HHL TV out Dual 12-bit LVDS					
			HHH TV out 24-bit LVDS					
DVP0D[3:0]	DVP0D[3:0]	OEM Panel Type	Reserved for customer definition	3C5.12[3:0]				
VD7	VT8235-CD,CE:	Number of	L: Single processor	F2Rx50[6]				
	SDCS3#	processors	H: Dual processor					
	VT8237:	installed	VD7 is sampled during system initialization; the					
	PDCS3#		actual strapping pin is located on the South Bridge					
			chip.					
VD6	VT8235-CD,CE:	Auto-Configure	L: Disable Auto-Configure	F2Rx76[2]				
	SDA2		H: Enable Auto-Configure					
	VT8237:		VD6 is sampled during system initialization; the					
	PDA2		actual strapping pin is located on the South Bridge					
			chip.					
VD5	VT8235-CD,CE:	-reserved-	Must be strapped high.	-				
	SDA1		VD5 is sampled during system initialization; the					
	VT8237: PDA1		actual strapping pin is located on the South Bridge chip.					
VD3	VT8235-CD:	AGTL+ Pullups	L: Enable internal AGTL+ Pullups	F2Rx52[5]				
V D3	SA19	AGTL+ Fullups	H: Disable internal AGTL+ Pullups	F2KX32[3]				
	VT8235-CE:		VD3 is sampled during system initialization; the					
	Strap_VD3		actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	GPIOD							
VD2	VT8235-CD:	IOQ Depth	L: 8-Level deep	F2Rx50[7]				
	SA18	- 1	H: 1-Level deep					
	VT8235-CE:		VD2 is sampled during system initialization; the					
	Strap_VD2		actual strapping pin is located on the South Bridge					
	VT8237:		chip.					
	GPIOB							
VD4, VD1, VD0	VT8235-CD:	FSB Frequency	LLL: 100MHz LLH: 133MHz	F2Rx54[7:5]				
	SDA0, SA17, SA16		LHL: 200MHz LHH: -reserved-					
	VT8235-CE:		HLL: -reserved-					
	SDA0, Strap_VD1,		HHL: -reserved- HHH: Auto					
	Strap_VD0		VD4, VD1 and VD0 are sampled during system					
	VT8237:		initialization; the actual strapping pins are located on					
	PDA0, GPIOA,		the South Bridge chip.					
	GPIOC							



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the CN400 North Bridge. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), RWC (or just WC) (Read / Write 1's to Clear individual bits), and W1 (Write Once then Read / Only after that). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 7. Registers

I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



Device 0 Function 0 Registers - AGP

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0259	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	_
D	Latency Timer	00	RW
Е	Header Type	00 or 80	RO
F	-reserved- (Built In Self Test)	00	
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0080	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	AGP Drive Control	<u>Default</u>	Acc
40	AGP Compensation Control / Status	8x	RW
41	AGP Output Drive Strength	63	RW
42	AGP Pad Drive & Delay Control	08	RW
43	AGP Strobe Drive Strength	00	RW
44	AGP SBA Pad Control	00	RW
45-49	-reserved-	00	
4A	AGP Hardware Support I	1F	RW
4B	AGP Hardware Support II	C4	RW
4C	-reserved-	00	
4D	AGP Capability Header Control	04	RW
4E	-reserved-	00	
4F	Multiple Function Control	00	RW

Offset	AGP Power Management Control	Default	Acc
50	Power Management Capability	01	RO
51	Power Management Next Pointer	00	RO
52	Power Management Capabilities I	02	RO
53	Power Management Capabilities II	00	RO
54	Power Management Control/Status	00	RW
55	Power Management Status	00	RO
56	PCI-to-PCI Bridge Support Extension	00	RO
57	Power Management Data	00	RO

Offset	Reserved	<u>Default</u>	Acc
58-7F	-reserved- (K8)	00	

Device-Specific Registers

Offset	AGP 3.0 Control	Default	Acc
83-80	AGP Capabilities	0030 5002	RO
87-84	AGP Status	1F00 0A03	RO
8B-88	AGP Command	1F00 0000	RW
8F-8C	AGP Isoch Status	0000 0028	RW
93-90	AGP GART / TLB Control	0000 0000	RW
97-94	AGP Graphics Aperture Size	0001 0F00	RW
9B-98	AGP GART Table Base Low	0000 0000	RW
9F-9C	AGP GART Table Base High	0000 0000	RW
A3-A0	AGP Isochronous Command	0000 0000	RW
A4-B8	-reserved-	0000 0000	

The registers above are actually offsets from CAPPTR (Rx34).

Offset	AGP Control	<u>Default</u>	Acc
В9	AGP Mixed Control	00	RW
BA	GPRI Isoch Read Counter	00	RW
BB	GPRI Isoch Write Counter	00	RW
BC	AGP Control	00	RW
BD	AGP Latency Timer	02	RW
BE	AGP Miscellaneous Control	00	RW
BF	AGP 3.0 Control	00	RW
C0	AGP CKG Control 1	00	RW
C1	AGP CKG Control 2	00	RW
C2	AGP Miscellaneous Control 1	00	RW
C3	AGP Miscellaneous Control 2	00	RW
C4-CF	-reserved-	00	

Offset	Reserved	Default	Acc
D0-DF	-reserved-	00	
E0-EF	-reserved-	00	_
F0-FF	-reserved-	00	



Device 0 Function 1 Registers – Error Reporting

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Error Reporting	1259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	_
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Error Control	Default	Acc
40-4F	-reserved-	00	_
50	NB Vlink Bus Error Status	00	WC
51-57	-reserved-	00	_
58	NB Vlink Bus Err Reporting Enable	00	RW
59-5F	-reserved-	00	_

Offset	Host CPU Error Control	Default	Acc
60-7F	-reserved-	00	

Offset	DRAM Error Control	Default	Acc
80-CF	-reserved-	00	—

Offset	AGP Error Control	Default	Acc
D0-DF	-reserved-	00	_
E0	AGP Error Status 1	00	WC
E1	AGP Error Status 2	00	RO
E2-E7	-reserved-	00	_
E8	AGP Error Reporting Enable	00	RW
E9-FF	-reserved-	00	



Device 0 Function 2 Registers – Host CPU

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Host CPU Bus	2259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	_
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	Host CPU Protocol Control	Default	Acc
40-4F	-reserved-	00	_
50	CPU Interface Request Phase Control	00	RW
51	CPU Interface Basic Control	00	RW
52	CPU Interface Advanced Control	00	RW
53	CPU Interface Arbitration Control	00	RW
54	CPU Frequency	00	RW
55	CPU Miscellaneous Control	00	RW
56	Reorder Latency	00	RW
57	CPU FSB Control	01	RW
58	Delivery / Trigger Control	00	RW
59	IPI Control	00	RW
5A	Destination ID	00	RW
5B	Interrupt Vector	00	RW
5C	CPU Miscellaneous Control	00	RW
5D	Write Policy	00	RW
5E	Bandwidth Timer	00	RW
5F	Miscellaneous Control	00	RW
60	DRDY L Timing 1	00	RW
61	DRDY L Timing 2	00	RW
62	DRDY L Timing 3	00	RW
63	DRDY Q Timing 1	00	RW
64	DRDY Q Timing 2	00	RW
65	DRDY Q Timing 3	00	RW
66	Burst DRDY Timing 1	00	RW
67	Burst DRDY Timing 2	00	RW
68	Lowest Priority CPU ID #0	00	RW
69	Lowest Priority CPU ID #1	00	RW
6A	Lowest Priority CPU ID #2	00	RW
6B	Lowest Priority CPU ID #3	00	RW
6C	Lowest Priority CPU ID #4	00	RW
6D	Lowest Priority CPU ID #5	00	RW
6E	Lowest Priority CPU ID #6	00	RW
6F	Lowest Priority CPU ID #7	00	RW

Offset	Host CPU AGTL+ I/O Control	Default	Acc
70	Host Address (2x) Pullup Drive	00	RW
71	Host Address (2x) Pulldown Drive	00	RW
72	Host Data (4x) Pullup Drive	00	RW
73	Host Data (4x) Pulldown Drive	00	RW
74	AGTL+ Output Delay / Stagger Ctrl	00	RW
75	AGTL+ I/O Control	00	RW
76	AGTL+ Compensation Status	00	RW
77	AGTL+ AutoCompensation Offset	00	RW
78	Host CPU FSB CKG Control	00	RW
79-FF	-reserved-	00	



Device 0 Function 3 Registers – DRAM

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for DRAM Control	3259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	_
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	_
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	DRAM Control	Default	Acc
40-47	DRAM Row Ending Address:		
40	Bank 0 Ending (HA[32:25])	01	RW
41	Bank 1 Ending (HA[32:25])	01	RW
42	Bank 2 Ending (HA[32:25])	01	RW
43	Bank 3 Ending (HA[32:25])	01	RW
44	Bank 4 Ending (HA[32:25])	01	RW
45	Bank 5 Ending (HA[32:25])	01	RW
46	Bank 6 Ending (HA[32:25])	01	RW
47	Bank 7 Ending (HA[32:25])	01	RW
48	DRAM DIMM #0 Control	00	RW
49	DRAM DIMM #1 Control	00	RW
4A	DRAM DIMM #2 Control	00	RW
4B	DRAM DIMM #3 Control	00	RW
4C-4F	-reserved-	00	
51-50	MA Map Type	2222	RW
52	DRAM Rank End Address Bit-33	00	RW
53	DRAM Rank Begin Address Bit-33	00	RW
54	DRAM Controller Internal Options	00	RW
55	DRAM Timing for All Banks I	00	RW
56	DRAM Timing for All Banks II	65	RW
57	DRAM Timing for All Banks III	01	RW
58-5F	-reserved-	00	_
60	DRAM Control	00	RW
61-64	-reserved-	00	
65	DRAM Arbitration Timer	00	RW
66	DRAM Arbitration Control	00	RW
67	Reserved (Do Not Program)	00	RW
68	DRAM DDR Control	00	RW

Device-Specific Registers (continued)

Offset	Reserved	Default	Acc
69	DRAM Page Policy Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	10	RW
6C	DRAM Clock Control	00	RW
6D	-reserved-	00	_
6E	DRAM Control	00	RW
6F	-reserved-	00	_
70	DRAM DDR Control 1	00	RW
71	DRAM DDR Control 2	00	RW
72	DRAM DDR Control 3	00	RW
73	DRAM DDR Control 4	00	RW
74	DRAM DQS Input Delay	00	RW
75	-reserved-	00	_
76	DRAM Early Clock Select	00	RW
77	-reserved-	00	
78	DRAM Timing Control	13	RW
79	DRAM DQS Output Control	01	RW
7A	DRAM DQS Capture Control Chan A	44	RW
7B	DRAM DQS Capture Control Chan B	04	RW
7C	DIMM0 DQS Input Delay Offset	00	RW
7D	DIMM1 DQS Input Delay Offset	00	RW
7E	DIMM2 DQS Input Delay Offset	00	RW
7F	DIMM3 DQS Input Delay Offset	00	RW

Offset	ROM Shadow	<u>Default</u>	Acc
80	C-ROM Shadow Control	00	RW
81	D-ROM Shadow Control	00	RW
82	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
83	E-ROM Shadow Control	00	RW

Offset	DRAM Above 4G Control	Default	Acc
84	Low Top Address Low	00	RW
85	Low Top Address High	FF	RW
86	SMM / APIC Decoding	01	RW
87-9F	-reserved-	00	_

Offset	UMA Control	<u>Default</u>	Acc
A0	CPU Direct Access FB Base	00	RW
A1	CPU Direct Access FB Size	00	RW
A2	VGA Timer	00	RW
A3	Graphics Timer	00	RW
A4	Graphics Miscellaneous Control	00	RW
A5-AF	-reserved-	00	_



Graphics Control 5

B4

B5-BF -reserved-

Function 3 DRAM Device-Specific Registers (continued)

Offset Graphics Control Default Acc B0Graphics Control 1 00 RW B1 Graphics Control 2 00 RW B2 **Graphics Control 3** 00 RW 00 RW В3 Graphics Control 4

Offset	AGP Controller Interface Control	Default	Acc
C0	AGP Controller Interface Control	00	RW
C1-DF	-reserved-	00	_

Offset	DRAM Drive Control	Default	Acc
E0	DRAM DQSA Drive	00	RW
E1	DRAM DQSB Drive	00	RW
E2	DRAM MDA / DQMA Drive	00	RW
E3	DRAM MDB / DQMB Drive	00	RW
E4	DRAM CS / CKE Drive	00	RW
E5	-reserved-	00	
E6	DRAM S-Port Drive Control	00	RW
E7	-reserved-	00	
E8	DRAM MAA / ScmdA Drive	00	RW
E9	-reserved-	00	
EA	DRAM MAB / ScmdB Drive	00	RW
EB	-reserved-	00	
EC	Channel A Duty Cycle Control	00	RW
ED	Channel B Duty Cycle Control	00	RW
EE	DDR CKG Duty Cycle Control 1	00	RW
EF	DDR CKG Duty Cycle Control 2	00	RW
F0-FF	-reserved-	00	_

Device 0 Function 4 Registers - Power Management

Header Registers

RW

00

00

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Power Manager	4259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-3F	-reserved-	00	

Device-Specific Registers

Offset	Reserved	<u>Default</u>	Acc
40-4F	-reserved-	00	
50-5F	-reserved-	00	
60-6F	-reserved-	00	
70-7F	-reserved-	00	
80-8F	-reserved-	00	
90-9F	-reserved-	00	

	Offset	Power Management Control	Default	Acc
Ī	A0	Power Management Mode	00	RW
	A1	DRAM Power Management	00	RW
	A2	Dynamic Clock Stop	00	RW
	A3	MA / SCMD Pad Toggle Reduction	00	RW
	A4-AF	-reserved-	00	_

Offset	Reserved	Default	Acc
B0-BF	-reserved-	00	
C0-CF	-reserved-	00	

Offset BIOS Scratch	<u>Default</u>	<u>Acc</u>
D0-EF BIOS Scratch Registers	00	RW

Offset	Test	<u>Default</u>	<u>Acc</u>
F0-FF	Reserved (Do Not Program)	00	RW



Device 0 Function 7 Registers - V-Link / PCI

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for V-Link Control	7259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Control	Default	Acc
40	V-Link Revision ID	40	RO
41	V-Link NB Capability	39	RO
42	V-Link NB Downlink Command	88	RW
43	V-Link NB Uplink Max Req Depth	80	RW
44	V-Link NB Uplink Buffer Size	82	RW
45	V-Link NB Bus Timer	44	RW
46	V-Link NB Misc Control	00	RW
47	V-Link Control	00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	19	WC
4A	V-Link SB Downlink Status	88	RO
4B	V-Link SB Uplink Max Req Depth	80	RW
4C	V-Link SB Uplink Buffer Size	82	RW
4D	V-Link SB Bus Timer	44	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW
Offset	Bank 7 End (same as F3Rx47)	<u>Default</u>	Acc
50-56	-reserved-	00	
57	Bank 7 Ending Address (Sent to SB)	01	RO
58-5F	-reserved-	00	_
Offset	ROM Shadow (same as F3Rx80-82)	Default	Acc
60	-reserved-	00	
61	C-ROM Shadow Control	00	RW
62	D-ROM Shadow Control	00	RW
63	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
64	E-ROM Shadow Control	00	RW
65-6F	-reserved-	00	_

Device-Specific Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	WC
72	-reserved-	00	
73	PCI Master Control	00	RW
74	-reserved-	00	
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	_

Offset	GART	<u>Default</u>	Acc
80-83	-reserved-	00	_
85-84	Graphics Aperture Size	0000	RW
86-87	-reserved-	00	_
88	GART Base Address	00	RW
89-8F	-reserved-	00	_

Offset	Reserved	<u>Default</u>	Acc
90-9F	-reserved-	00	
A0-AF	-reserved-	00	

Offset	V-Link Compenation / Drive Ctrl	Default	Acc
В0	V-Link CKG Control 1	00	RW
B1	V-Link CKG Control 2	00	RW
B2	-reserved-	00	_
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Strobe Drive Control	00	RW
В6	V-Link NB Data Drive Control	00	RW
В7	V-Link NB Receive Strobe Delay	00	RW
В8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Strobe Drive Control	00	RW
BA-BF	-reserved-	00	

Offset	Reserved	Default	Acc
C0-CF	-reserved-	00	
D0-DF	-reserved-	00	

Offset	$\mathbf{DRAM} > \mathbf{4G}$ (same as F3Rx84-86)	<u>Default</u>	Acc
E0-E3	-reserved-	00	
E4	Low Top Address Low	00	RW
E5	Low Top Address High	FF	RW
E6	SMM / APIC Decoding	01	RW
E7-EF	-reserved-	00	

Offset	Reserved	<u>Default</u>	Acc
F0-FF	-reserved-	00	_



Device 1 Registers - PCI-to-PCI Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	B198	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	Header Type	01	RO
F	-reserved- (Built In Self Test)	00	
13-10	Graphics Aperture Base	0000 0008	RW
14-17	-reserved-	00	
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved-	00	
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-33	-reserved-	00	
34	Capability Pointer	70	RO
35-3F	-reserved-	00	

Device-Specific Registers

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	20	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-6F	-reserved-	00	

Offset	Power Management	Default	Acc
70	Capability ID	01	RO
71	Next Pointer	00	RO
72	Power Management Capabilities 1	02	RO
73	Power Management Capabilities 2	00	RO
74	Power Management Control / Status	00	RW
75	Power Management Status	00	RO
76	PCI-PCI Bridge Support Extensions	00	RO
77	Power Management Data	00	RO
78-FF	-reserved-	00	



Miscellaneous I/O

One I/O port is defined: Port 22.

Port 22	– PCI / AGP Arbiter D	isable RW
7-2	Reserved	always reads 0
1	AGP Arbiter Disable	-
	 Respond to GREO 	Q# signaldefault
	1 Do not respond to	o GREQ# signal
0	PCI Arbiter Disable	
	0 Respond to all RI	EQ# signals default
	1 Do not respon	nd to any REQ# signals,
	including PREQ#	‡

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All North Bridge registers (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

	B-CF8 - Configuration AddressRW
31	Configuration Space Enable
	0 Disabled default
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
	Reserved always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
10-8	Function Number
100	Used to choose a specific function if the selected
	device supports multiple functions (functions 0-4 and
	7 are defined for device 0 but the function number is
7 2	unused / ignored for Device 1).
1-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
1-0	Fixed always reads 0
Port CF	F-CFC - Configuration DataRW

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.



Device 0 Function 0 Registers - AGP

Device 0 Function 0 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and device number equal to zero and function number equal to 0.

Offset 1	-0 - V	endor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
0.66 4.3		. ID (02501)
		evice ID (0259h)RO
15-0	ID C	ode (reads 0259h to identify the CN400 NB)
Offset 5	5-4 –C	ommand (0006h) RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agent default
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
7	Addı	ress / Data SteppingRO
	0	Device never does stepping default
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continue default
	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normally default
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Write default
_	1	Bus masters may generate Mem Write & Inval
3	-	ial Cycle MonitoringRO
	0	Does not monitor special cycles default
•	1	Monitors special cycles
2		Bus MasterRO
	0	Never behaves as a bus master
1	1	Can behave as a bus master default
1		ory SpaceRO
	0 1	Does not respond to memory space
0	-	Responds to memory space default space RO
U	0	Does not respond to I/O space
	1	Responds to I/O space default
	1	Responds to 1/O space

Offset 7	'-6 – S	tatus (0210h)RWC
15	Detec	cted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	aled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Recei	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11	Signa	aled Target Abortalways reads 0
	0	Target Abort never signaled
10-9		SEL# Timing
	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8		Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
-	E 4	in which the error occurredwrite one to clear
7	Fast	Back-to-Back Capablealways reads 0
6		Definable Features always reads 0
5 4		Hz Capable always reads 0
3-0	Supp	oorts New Capability listalways reads 1 rvedalways reads 0
3-0	Rese	r veu aiways leads 0
Offset 8	- Rev	vision ID (0nh)RO
7-0		Revision Codealways reads 0nh
	•	•
Offset 9	- Pro	gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Offset A		b Class Code (00h)RO
7-0		Class Codereads 00 to indicate Host Bridge
		se Class Code (06h) RO
7-0	Base	Class Code reads 06 to indicate Bridge Device
Officet I) I ~4	tonay Timon (00h)
		tency Timer (00h)RW
_		atency timer value in PCI bus clocks.
7-3		ranteed Time Slice for CPU default=0
2-0		rved (fixed granularity of 8 clks)always read 0
		2-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read
	back	in Rx75[6-4] (PCI Arbitration 1).



Device 0 Function 0 Header Registers (continued)

Offset E - Header Type (00h)RC	
7-0 Header Type Code Rx4F[0]=0: reads 00h: single function Rx4F[0]=1: reads 80h, multi function	
7 BIST Supportedreads 0: no supported functions 6-0 Reservedalways reads 0	These bits behave as it hardwired to 0 if the
Offset 13-10 - Graphics Aperture Base (AGP 2.0) (00000008h) RW This register is interpreted per the following definition in Rx4D[2]=0 (AGP 2.0 header at Rx80h). 31-28 Upper Programmable Base Address Bits def=0 27-20 Lower Programmable Base Address Bits def=0 These bits behave as if hardwired to 0 if the corresponding AGP 2.0 Graphics Aperture Size register bit (Device 0 Function 0 Offset B4h) is 0. 27 26 25 24 23 22 21 20 (Base) 7 6 5 4 3 2 1 0 (Size) RW R	RW RW RW RW 0 0 RW RW RW 0 0 0 32M RW RW RW RW 0 0 RW RW 0 0 0 0 64M RW RW RW RW 0 0 RW 0 0 0 0 0 128M RW RW RW RW 0 0 0 0 0 0 0 0 256M RW RW RW RW 0 0 0 0 0 0 0 0 512M RW RW RW 0 0 0 0 0 0 0 0 0 1G
19-4 Reserved always reads (3 Prefetchable always reads (Indicates that the locations in the address range defined by this register are prefetchable. 2-1 Type always reads (Indicates the address range in the 32-bit address space. 0 Memory Space always reads (Indicates the address range in the memory address space.	Offset 2D-2C – Subsystem Vendor ID (0000h)
	Offset 37-34 - Capability Pointer (CAPPTR)RO Contains an offset from the start of configuration space.



Device 0 Function 0 Device-Specific Registers

These registers are normally programmed once at system initialization time.

AGP Drive Control

Offset 4	40 – AGP Pad Control / Status (8xh) RW
7	AGP 4x Strobe VREF Control
,	0 STB VREF is STB# and vice versa
	1 STB VREF is AGPVREF default
	This bit is valid only in 4x and 8x mode, otherwise
	the action is to always use AGPVREF.
6	AGP 4x Strobe & GD Pad Drive Strength
U	0 Drive strength set to compensation circuit
	defaultdefault
	1 Drive strength controlled by RxF1[7-0]
5-3	•
2-0	<u> </u>
	N = low drive, P = high drive
	41 – AGP Drive Strength (63h)RW
7-4	AGP Output Buffer Low Drive Strengthdef=6
3-0	AGP Output Buffer High Drive Strengthdef=3
Offset 4	42 – AGP Pad Drive / Delay (08h)RW
7	GD/GBE/GADSTB, GSBA/GSBS Control
	0 GSBA / GSBS = no capdefault
	GD / GC#BE / GADSTB = no cap
	1 GSBA / GSBS = cap
	GD / GC#BE / GADSTB = cap
6-5	GD / GC#BE Receive Strobe Delay
	00 Nonedefault
	01 Delay by 150 psec
	10 Delay by 300 psec
	11 Delay by 450 psec
4	GD[31-16] Staggered Delay
	0 Nonedefault
	1 GD[31:16] delayed by 1 ns
3	AGP Slew Rate Control
	0 Disable
	1 Enabledefault
2	GSBA Receive Strobe Delay
	0 None
	1 Delay by 150 psec
1-0	GADSTB Output Delay
	00 None
	01 Delay by 150 psec
	10 Delay by 300 psec
	11 Delay by 450 psec
	(GADSTB1 & GADSTB1# will be delayed an
	additional 1ns if bit- $4 = 1$)
Offset 4	43 – AGP Strobe Drive StrengthRW
7-4	<u> </u>
2.0	ACDC I O A ATTI D' CA AL 100

3-0 AGP Strobe Output High Drive Strength def=0

AGP Miscellaneous Control

1131 1	inscending control
Offset	44 – AGP GSBA Pad Control (00h)RW
7-3	Reservedalways reads 0
2-0	GSBA Pad Control default = 0
Offset	4A – AGP Hardware Support I (1Fh)RW
	AGP Request Queue Sizedefault = 1Fh
	alue in this register will effect the hardware if
Rx4D[
-	•
Offset	4B – AGP Hardware Support II (C4h)RW
7	AGP SBA Mode
	0 Disable
	1 Enabledefault
6	AGP Enable
	0 Disable
_	1 Enabledefault
5	Reserved always reads 0
4	AGP Fast Write
	0 Disable default
3	1 Enable AGP 8x Mode
3	0 Disable default
	1 Enable
2	AGP 4x Mode
_	0 Disable
	1 Enabledefault
1	AGP 2x Mode
	0 Disable default
	1 Enable
0	AGP 1x Mode
	0 Disable default
	1 Enable

The values in this register will effect the hardware if Rx4D[1]=1



AGP Power Management Control AGP Miscellaneous Control (continued) Offset 4D – AGP Capability Header Control (04h)...... RW Offset 50 – Power Management Capability IDRO Reservedalways reads 0 Capability ID.....always reads 01h 3 AGPMajor / Minor Number Backdoor Control Offset 51 - Power Management Next PointerRO 0 Major / Minor = 35default Major / Minor = 20Next Pointer.....always reads 00h ("Null" Pointer) Select Rx80 as the AGP20 or AGP30 Header 2 0 Rx80 will be the AGP20 capability header even if the chip is powered up in AGP30 mode Offset 52 - Power Mgmt Capabilities I.....RO Rx80 will be the AGP30 capability header Power Management Capabilities .. always reads 02h when the chip is powered up in AGP30 modedefault Offset 53 - Power Mgmt Capabilities IIRO AGP Hardware Registers Rx4A-4B 1 7-0 Power Management Capabilities .. always reads 00h AGP hardware uses the register values defined in the AGP header (either 2.0 or 3.0).... default AGP hardware uses values in Rx4A-4B **AGP Header Status Register Write** Offset 54 - Power Mgmt Control / Status.....RW 0 Disable......defaultalways reads 0 7-2 Reserved Enable (status registers in the AGP header can **Power State** be written) 00 D0default 01 -reserved--reserved-11 D3 Hot Offset 4F - Multiple Function Control (00h).....RW 7-1 Reservedalways reads 0 Offset <u>55 – Power Management StatusRO</u> 0 Bridge Configuration Supports Multiple Power Management Status always reads 00h **Functions** Not supported, other functions 1, 2, 3, 4, and 7 cannot be seen and will return FFFFFFFh Offset 56 – PCI-to-PCI Bridge Support ExtensionsRO when accessed default Supported (this bit is reflected on Rx0E[7]) P2P Bridge Support Extensions always reads 00h Offset 57 - Power Management Data.....RO Power Management Data.....always reads 00h



AGP GART / Graphics Aperture

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the CN400.

This scheme is shown in the figure below.




Figure 5. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the CN400 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc) for AGP 2.0 and 4MB to 2GB for AGP 3.0. The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in Device 0 Function 0 Rx10. The Graphics Aperture Size and TLB Table Base are defined in Rx94 and Rx98 along with various control bits.



AGP 3.0 Registers

Offset 8	3-80 - AGP Capabilities (00305002h)RO
	Reservedalways reads 00
	Major Specification Revisionalways reads 0011b
	Major rev # of AGP spec that device conforms to
19-16	Minor Specification Revisionalways reads 0000b
	Minor rev # of AGP spec that device conforms to
15-8	Pointer to Next Item always reads 50 (last item)
7-0	AGP Capability ID
	(always reads 02 to indicate it is AGP)
Offset 8	7-84 - AGP Status (1F000A03h)RO
	Reserved always reads 0s†
17	Isochronous Transaction Support
	0 Disable default
	1 Enable
16	Reserved always reads 0s†
15-13	- P
	Suggested setting is 010b or $2^{(2+4)}=64$ Bytes for
	8QW access
12-10	Calibration Cycle Setting for AGP 8x Mode
	000 4 ms
	001 16 ms
	010 64 msdefault†
	011 256 ms
9	Supports SideBand Addressing always reads 1
8	Reserved always reads 0†
7	64-Bit GART Entries always reads 0
6	CPU GART Translation Not Supported
_	always reads 0
5	Addresses Above 4G Supportedalways reads 0
4	Fast Write Supported always reads 0
3	AGP 8x Detected Set from AGP8XDET# pin
	0 AGP 2.0 Mode
•	1 AGP 3.0 Mode
2	4X Rate Supported Reads 0 if bit-3 = 1
1	Reads 1 if bit-3 = 0
1	2X Rate Supported always reads 1
0	1X Rate Supportedalways reads 1
†Writab	le if RxFD[0] = 1.

Offset 8	B-88 - AGP CommandRW
31-24	Request Depth (reserved for target) always reads 0s
	Reserved always reads 0s
	Calibration Cycle Select default = 0
9	SideBand Addressing
	0 Disable
	1 Enable
8	AGP
	0 Disable default
	1 Enable
7-6	Reserved always reads 0s
5	Addresses Over 4G
	0 Disable
	1 Enable
4	Fast Write
•	0 Disable default
	1 Enable
3	Reserved always reads 0s
2-0	Transfer Mode Select
20	Rx84[3] =0 (8x mode not detected via AGP8XDET#)
	001 1x data transfer rate
	010 2x data transfer rate
	100 4x data transfer rate
	Rx84[3]=1 (8x mode detected via AGP8XDET #)
	000 -reserved default
	001 4x data transfer rate
	010 8x data transfer rate
	oro on and manufacture
Offset 8	F-8C - AGP Isoch Status (0000 0028h)RW
	Reserved always reads 0s
23-16	Maximum Bandwidth (Async and Sync) default=0
	(programmed in units of 32 bytes)
15-8	Maximum Number of Isochronous Transactions
	in a Single Isochronous Period default=0
7-6	Isochronous Payload Sizes Supported
	00 32, 64, 128 and 256 bytes default
	01 64, 128 and 256 bytes
	10 128 and 256 bytes
	11 256 bytes
5-3	Maximum Latency for Isochronous Data Transfer
	(programmed in units of 1 usec)default = 101b
2	Reserved always reads 0s
1-0	Isochronous Error Code
	00 No error default
	01 Isoch request overflow
	1x -reserved-



AGP 3.0 Registers (continued)

Offset 93-90 - AGP GART / TLB ControlRW				
31-10	Reserved always reads 0s			
9	Calibration Cycle			
	0 Disabledefault			
	1 Enable			
8	Graphics Aperture Base Register (Rx13-10) Read			
	0 Disabledefault			
	1 Enable			
7	GART TLB			
	O Disable (TLB entries are invalidated) default			
	1 Enable			
6-0	Reserved always reads 0s			
Offset 9	7-94 - AGP Gfx Aperture Size (0001 0F00h) RW			
31-28	Aperture Page Size Selectdefault = 0000b			
	Only 4K pages are allowed			
27	Reserved always reads 0s			
26-16	Page Size Supporteddefault = 001h If bit-n of this field is 1, indicates support of			
	If bit-n of this field is 1, indicates support of			
	2^(n+12) page size. Must be set to 001h (field bit-0			
	set) to indicate only 4K pages allowed.			
	Reserved always reads 0s			
11-0	Aperture Size			
	111100111111 4MB			
	111100111110 8MB			
	111100111100 16MB			
	111100111000 32MB			
	111100110000 64MB			
	111100100000 128MB			
	111100000000 256MBdefault			
	111000000000 512MB			
	110000000000 1GB			
	100000000000 2GB <= Max supported			
	000000000000 4GB <= Do not program			
	Note: When $Rx84[3] = 0$ (AGP 2.0 mode), only			
	4MB - 256MB are supported			
Offset 9	B-98 - AGP 3.0 GART Table Base LowRW			
31-12	GART Base Address [31:12] default = 0			
11-0	Reserved always reads 0s			
Offset 9	F-9C - AGP 3.0 GART Table Base HighRW			
31-0	GART Base Address [63:32] default = 0			
	Note: Since aperture sizes over 4G are not presently			
	supported, this register should be written with all			
	zeros.			
Offset A	A3-A0 - AGP Isochronous Command RW			
31-8	Reservedalways reads 0s			
7-6	Isochronous Payload Size			
-	default = setting of $Rx8C[7-6]$			
5-0	Reserved always reads 0s			
	·			

AGP Enhanced Control

Offset	B9 - AGP Mixed ControlRV	V
7	FIFO Control	
	0 MG FIFO=64 QW, IMG FIFO=32 QWde	f
	1 MG FIFO=96 QW, IMG FIFO=0 QW	
6	Hold AGP Data With Transmit Ready	
	0 Disable defaul	t
	1 Enable	
5-0	Total # of Isoch Requestsdefault = 0000001	0
Offset	BA - AGP GPRI Isoch Read CounterRW	V
7-0	Counter for Each Isoch Request to Assert GPR	
, 0	for Isoch Read	
	101 10001 11000 001	•
Offset	BB - AGP GPRI Isoch Write CounterRV	V
7-0	Counter for Each Isoch Request to Assert GPR	I
	for Isoch Write default = 00l	
<u>Offset</u>	BC - AGP Control (00h)RV	V
7	AGP	
	0 Disable defaul	t
	1 Enable	
6	AGP Read Synchronization	
	0 Disable defaul	t
	1 Enable	
5	AGP Read Snoop DRAM Post-Write Buffer	
	0 Disable defaul	t
	1 Enable	
4	AGP Read Priority	
	0 GREQ for low priority reads has highe	r
	priority if FIFO contains less than 24QWde	f
	1 GREQ Priority Becomes Higher When Arbite	r
	is Parked at AGP Master	
3	GRDY 2T Early Control	
	0 Disable defaul	t
	1 Enable	
2	Fence / Flush	
	0 Disable – low priority requests will be	е
	executed out of order defaul	
	1 Enable – all normal priority AGP operations	S
	will be executed in order	
1	AGP Arbitration Parking	
	0 Disable defaul	
	1 Enable (GGNT# remains asserted until eithe	r
	GREQ# de-asserts or data phase ready)	
0	AGP to PCI Master or CPU to PCI Turnaround	1
	Cycle	
	0 2T or 3T Timing defaul	t
	1 1T Timing	



Offset I	BD – A	GP Latency Timer (02h)RW
7	AGP	Performance Improvement
	0	<u>-</u>
	1	Enable
6	Pipe 1	Mode Performance Improvement
	0	Disabledefault
	1	Enable
5	AGP	Data Input Enable (for Power Saving)
	0	AGP data input always enabled default
	1	AGP data input only enabled when necessary
		to avoid redundant transitions
4	AGP	Performance Improvement
	0	Disabledefault
	1	Enable
3-0	AGP	Data Phase Latency Timer default = 02h
Offset 1	BE – A	GP Miscellaneous Control (00h)RW
7	NMI	/ AGPBUSY# Function Select
	0	NMIdefault
	1	AGPBUSY#
6	Asser	t PP2OFF for Isochronous Requests
	0	Disabledefault
	1	Enable
5		Read Snoop DRAM Post-Write Buffer
	0	Disabledefault
	_	Enable
4		d for Isoch Request With Length
		sistent with Isoch Payload Size (AGP Isoch
		mand Register Bits 7-6)
	0	Isoch read length = payload size default
	_ 1	Isoch read length = 11b
3-2	Reser	
1	Assert Isochronous Read Ready	
	0	When one block received default
	1	When entire transaction received
0	CPU	GART Read, AGP GART Write Coherency

Offset	BF – A	GP 3.0 Control (00h)RW
7	CPU	/ PCI Master GART Access
	0	Disable default
	1	Enable
6	AGP	Calibration
	0	Disable default
	1	Enable
5	Mix	Coherent / Non-coherent Accesses
	0	Disable default
	1	Enable
4	DBII	H / PIPE Function Select
	0	DBIHdefault
	1	PIPE#
3	DBI	Function
	0	Disable (DBI input masked and all outputs
		assume DBI=0) default
	1	Enable
2	DBI	Output for AGP Transactions
	0	Disable default
	1	Enable
1	DBI	Output for Frame Transactions Including
	Fast-	Write
	0	Disable default
	1	Enable
0	DBI	Output from Frame Transactions
	0	Disable default
	1	Enable

Enable

Offset C3 – AGP Miscellaneous Control 2 (00h)RW

.....always reads 0s

Disable default

Reserved

0

AGP Data Sync 1T

Enable



Offset C0 - AGP CKG Control 1 (00h).....RW Offset C2 - AGP Miscellaneous Control 1 (00h)RW AGP1 R-Port CKG Rise Time Duty Cycle Control Sync Pipe / SBA Request AGP0 R-Port CKG Rise Time Duty Cycle Control 0 Disable default 6 **AGP1 R-Port CKG Fall Time Duty Cycle Control** Enable 5 AGP0 R-Port CKG Fall Time Duty Cycle Control **Fast RM Request** 4 3 **AGP1 S-Port CKG Rise Time Duty Cycle Control** Disable default 2 AGP0 S-Port CKG Rise Time Duty Cycle Control Enable (decrease 1T from SBA2x/4x/8x to **AGP1 S-Port CKG Fall Time Duty Cycle Control** 1 access DRAM) AGP0 S-Port CKG Fall Time Duty Cycle Control **Fast GADS Conversion** 0 Disable default Offset C1 – AGP CKG Control 2 (00h).....RW Enablealways reads 0 7-4 Reserved AGP Reorder Distance For 16/24/32/48 OW 3 AGP1 D-Port CKG Rise Time Duty Cycle Control **AGP Reorder** 2 AGP0 D-Port CKG Rise Time Duty Cycle Control 0 Disable default AGP1 D-Port CKG Fall Time Duty Cycle Control 1 Enable AGP0 D-Port CKG Fall Time Duty Cycle Control Grant Isoch Write When GM FIFO & PWQ are Available for Entire Payload 0 Disable default 1 Enable **Grant Assertion Control** Assert GGNT when 1 block of data back.....def Assert GGNT when all data back of this req



Device 0 Function 1 Registers – Error Reporting

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism in through CF8 / CFC with bus number and device number equal to 2 cross and function number equal to 1. Offset 1-0 - Vendor ID (1106h)	Device 0 Function 1 Header Registers	Offset 7-6 – Status (0200h)RWC
should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to 1. Offset 1-0 - Vendor ID (1106h)		
through CF8 / CFC with bus number and device number equal to zero and function number equal to 1. Offset 1-0 - Vendor ID (1106h) RO 15-0 ID Code (reads 1106h to identify VIA Technologies) Offset 3-2 - Device ID for Error Reporting (1259h) RO 15-0 ID Code (reads 1259h to identify CN400 NB virtual device function 1) Offset 3-2 - Device ID for Error Reporting (1259h) RO 15-10 Reserved always reads 0 9 Fast Back-to-Back Cycle Enable RO 0 Fast back-to-back transactions only allowed to the same agent. default 1 Fast back-to-back transactions only allowed to different agents 8 SERN# Enable. RO 0 SERN# driver disabled default 1 SERN# driver enabled RO 7 Address/ Data Stepping RO 0 Device always does stepping default 1 Device always does stepping default 1 Take normal action on detected parity error Response. RW 0 Ignore parity errors & continue default 1 Take normal action on detected parity errors & continue default 1 Take normal action on detected parity error Septime Propose on the same step of the same		
This bit is set even if error response is disabled (command register bit-6). write 1 to clear signaled Sys Err (SERR# Asserted). always reads 0 for the same agent device function 1) 15-0 ID Code (reads 1106h to identify VIA Technologies) Offised 3-2 - Device ID for Error Reporting (1259h)RO 15-0 ID Code (reads 1259h to identify CN400 NB virtual device function 1) No abort received		
Command register bit-60, write 1 to clear		
15-0 ID Code (reads 106h to identify VIA Technologies)	to zero and function number equal to 1.	
13-0 ID Code (reads 1259h to identify VIA Technologies) Offset 3-2 - Device ID for Error Reporting (1259h)		
15-0 ID Code (reads 1106h to identify VIA Technologies) Offset 3-2 - Device ID for Error Reporting (1259h)	Offset 1-0 - Vendor ID (1106h)RO	
Offset 3-2 - Device ID for Error Reporting (1259h) RO 15-0 ID Code (reads 1259h to identify CN400 NB virtual device function 1)	- The state of the	8
15-0 ID Code (reads 1259h to identify CN400 NB virtual device function 1) 0 No abort received default 1 Transaction aborted by targetwrite 1 to clear 1 Signaled Target Abort always reads 0 0 Target Abort never signaled 1 Transaction aborted by targetwrite 1 to clear 1 Signaled Target Abort always reads 0 0 Target Abort never signaled 1 Target Abort never signa	10 0 12 code (rodds 1100n to identify viri 100miologics)	
15-0 ID Code (reads 1259h to identify CN400 NB virtual device function 1) 15-10 Reserved always reads 0 15-10 Fast Back-to-Dack Cycle Enable. RO 0 Fast Back-to-back transactions only allowed to the same agent. default. 1 Fast back-to-back transactions allowed to different agents 8 SERR# Enable. RO 0 SERR# driver disabled. default. 1 SERR# driver enabled 7 Address / Data Stepping RO 0 Device never does stepping. default. 1 Device always does stepping. default. 1 Take normal action on detected parity errors 5 V GA Palette Snoop RO 0 Treat palette accesses normally default. 1 Don't respond to palette accesses on PCI bus. 4 Memory Write and Invalidate Command. RO 0 Bus masters must use Mem Write default. 1 Don't respond to palette accesses on PCI bus. 4 Memory Write and Invalidate Command. RO 0 Does not monitor special cycles default. 1 Monitors special cycles default. 1 Monitors special cycles default. 1 Responds to memory space. RO 0 Does not respond to memory space. all Responds to memory space. default. 1 Responds to l/O space default. 2 Received Target Abort always reads 0 do lace always reads 0 do load the horth Bridge of the provious default. 2 Received Target Abort always reads 0 do load the never signaled. 2 Received Target Abort always reads 0 do load the north Bridge of the North	Offset 3-2 - Device ID for Error Reporting (1259h) RO	
device function 1) One of the state of the principle of the properties of the pro	- The state of the	
Transaction aborded by target write 1 to clear Served		0 No abort received
15-10 Reserved	device function 1)	1 Transaction aborted by target write 1 to clear
15-10 Reserved	Offset 5-4 –Command (0006h) RW	11 Signaled Target Abortalways reads 0
9 Fast back-to-back transactions only allowed to the same agent. 1 Fast back-to-back transactions allowed to different agents 8 SER# Enable. 0 SERR# driver disabled. 1 SERR# driver enabled 7 Address / Data Stepping. RO 0 Device never does stepping. 1 Device always does stepping. 2 Parity Error Response. 8 VA Palette Snoop. 9 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 1 Don't respond to palette accesses on PCI bus 1 Don't respond to palette accesses on PCI bus 2 Special Cycle Monitoring. 8 Special Cycle Monitoring. 9 PCI Bus Master. 1 Can behave as a bus master default 1 Memory Space. 1 Can behave as a bus master default 1 Responds to I/O space. 1 Responds to I/O space. 1 Responds to I/O space. 2 PCI Bus Master. 3 O Does not respond to memory space. 4 Responds to I/O space. 5 POSA Palette Source. 8 Data Parity Error Detected 0 No data parity error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge was initiator of the operation in which the error occurredwrite one to clear 7 Fast Back-to-Back Capable. 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge was initiator of the operation in which the error occurredwrite one to clear 7 Fast Back-to-Back Capable. 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge error detected default 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge error detected default 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge error detected default 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge error detected default 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and the North Bridge error detected default 1 Error detected in dat		0 Target Abort never signaled
0 Fast back-to-back transactions only allowed to the same agent default 1 Fast back-to-back transactions allowed to different agents 8 SERR# Enable. RO 0 SERR# driver disabled. default 1 SERR# driver enabled 7 Address / Data Stepping RO 0 Device never does stepping default 1 Device always does stepping default 1 Device always does stepping RO 0 Ignore parity errors & continue. default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 1 Monitors special cycles default 1 Monitors special cycles default 1 Monitors special cycles default 1 Monitors special cycles		
the same agent default 1 Fast back-to-back transactions allowed to different agents 8 SERR# Enable RO 0 SERR# driver disabled. default 1 SERR# driver disabled. default 1 Device never does stepping RO 0 Device never does stepping default 1 Device always does stepping default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses on PCI bus 1 Don't respond to palette accesses on PCI bus 1 Bus masters must use Mem Write default 1 Bus masters must use Mem Write default 1 Monitors special cycles default 1 Monitors special cycles default 1 Monitors special cycles default 1 Memory Space RO 0 Does not respond to memory space default 1 Responds to I/O space RO 0 Does not respond to I/O space default 1 Responds to I/O space default 1 Responds to I/O space default 1 Responds to I/O space writen once and is then read only. Olimited transactions allowed to different agents allowed to a live served and against accessed to default and the North Bridge on the North Bridge and the North Brid		
8 SERR# Enable		
8 SERR# Enable. RO 0 SERR# driver disabled. default 1 SERR# driver mabled 7 Address / Data Stepping. RO 0 Device never does stepping. RO 0 I Device never does stepping. RO 0 I Device always does stepping. RO 0 I gnore parity errors & continue. default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters my generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 PCI Bus Master RO 0 Does not monitor special cycles default 1 Memory Space RO 0 Does not respond to memory space default 1 Responds to memory space default 1 Responds to memory space default 1 Responds to I/O space default = 0 This register may be written once and is then read only. 11 Responds to default a parity error detected in data phase. Set only if error response enabled via command the North Bridge was initiator of the operation in which the error occurred. write one to clear response enabled via command the North Bridge was initiator of the operation in which the error occurred. write one to clear features always reads 0 6 User Definable Features always reads 0 6 User Definable Features a		
8 SERR# Enable RO 0 SERR# driver disabled default 1 SERR# driver enabled 7 Address / Data Stepping RO 0 Device never does stepping RO 0 Ignore parity errors & continue default 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Memory Space RO 0 Never behaves as a bus master default 1 Responds to memory space default 1 Responds to memory space default 1 Responds to I/O space default 1 Respon		
0 SERR# driver disabled default 1 SERR# driver enabled 2 Address / Data Stepping RO 3 Device always does stepping default 1 Device always does stepping RW 6 Parity Error Response RW 1 Take normal action on detected parity errors 5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters must use Mem Write & Inval 1 Bus masters must use Mem Write & Inval 2 PCI Bus Master RO 0 Does not monitor special cycles default 1 Memory Space RO 0 Does not respond to memory space default 1 Responds to memory space default 1 Responds to I/O space default of I/O space def		
1 SERR# driver enabled 2 Address / Data Stepping RO 3 Device never does stepping default 1 Device always does stepping RO 4 Parity Error Response RW 5 VGA Palette Snoop RO 6 Treat palette accesses on PCI bus 7 Memory Write and Invalidate Command RO 8 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 2 PCI Bus Master RO 9 Never behaves as a bus master default 1 Can behave as a bus master default 1 Responds to I/O Space RO 0 Does not respond to I/O space default 1 Responds to I/O space default def		
7 Address / Data Stepping		
the North Bridge was initiator of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of User Definable Features. always reads of the User Definable Features. always reads of the Supports New Capability list. always reads of the Supports New Capability list. always reads of Offset 8 - Revision ID (0nh). **Rospecial Cycle Monitoring** **Operation in which the error occurred. write one to clear reads of the operation in which the error occurred. write one to clear reads of the which the error occurred. write one to clear reads of 66MHz Capable always reads of 6 User Definable Features. always reads of 6 User Definable Features. **A Supports New Capability list. always reads of Offset 8 - Revision ID (0nh). **B-O Chip Revision Code always reads of Offset 4 - Sub Class Code (00h). **Roof Offset 4 - Sub Class Code (00h). **Operation of the operation in which the error occurred. write one always reads of Offset 4 - Supports New Capability list. **A Supports New Capability list. **A Supports New Capability list. **A Supports New Capable. **Operation of the operation in which the error occurred. Subsystems of Offset 8 - Revision ID (0nh). **B-O Chip Revisio		
in which the error occurred write one to clear Device always does stepping	7 Address / Data SteppingRO	
6 Parity Error Response RW 0 Ignore parity errors & continue		
1		
5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Memory Space RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space 1 Responds to memory space default 1 Wo Space RO 0 Does not respond to I/O space default 1 Responds to I/O space default 1		6 Usor Definable Features always reads 0
5 VGA Palette Snoop RO 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters must use Mem Write & Invalidate Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles default 1 Can behave as a bus master default 1 Can behave as a bus master default 1 Responds to memory space default 1 Responds to memory space default 1 Responds to I/O space RO 0 Does not respond to I/O space default 1 Responds to I/O space RO 0 Does not respond to I/O space default 1 Responds to I/O space RO 0 Does not respond to I/O space RO 0 Doe		
3-0 Reserved always reads 0 Treat palette accesses normally default 1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles 2 PCI Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space default 1 Responds to memory space default 1 Responds to I/O space RO 0 Does not respond to I/O space default 1 Responds to I/O space RO 1 Reserved always reads 0 Offset 8 - Revision ID (0nh). RO 8-0 Chip Revision Code always reads 0nh Offset 9 - Programming Interface (00h) RO 0 Interface Identifier always reads 0nh Offset A - Sub Class Code (00h) RO 0 For Base Class Code (00h) RO 0 Does not respond to memory space Adefault 1 Tesponds to I/O space RO 0 Does not respond to I/O space Adefault 1 Responds to I/O space RO 1 Treat palette accesses on PCI bus 8-0 Chip Revision Code Always reads 0nh Offset 9 - Programming Interface (00h) RO 0 Offset A - Sub Class Code (00h) RO 0 For Base Class Code (00h) RO 0 Does not respond to memory space RO 1 This register may be written once and is then read only. Offset 2F-2E - Subsystem ID (0000h) WI / RO 15-0 Subsystem ID Adefault = 0 This register may be written once and is then read only.		
1 Don't respond to palette accesses on PCI bus 4 Memory Write and Invalidate Command		
4 Memory Write and Invalidate Command RO 0 Bus masters must use Mem Write default 1 Bus masters may generate Mem Write & Inval 3 Special Cycle Monitoring RO 0 Does not monitor special cycles default 1 Monitors special cycles default 1 Monitors special cycles PCI Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master default 1 Memory Space RO 0 Does not respond to memory space default 1 Responds to memory space default 1 Responds to I/O space ACO 0 Does not respond to I/O space default 1 Responds to I/O space This register may be written once and is then read only. Offset 9 - Programming Interface (00h) RO 7-0 Interface Identifier always reads 00h Offset A - Sub Class Code (00h) RO 7-0 Sub Class Code (00h) RO 7-0 Base Class		5-0 Reservedaiways leads 0
8-0 Chip Revision Code always reads 0nh 9- Programming Interface (00h) always reads 00h 9- Programming Interface (00h) always reads 0nh 1		Offset 8 - Revision ID (0nh)RO
Offset 9 - Programming Interface (00h)		8-0 Chin Revision Code always reads 0nh
7-0 Interface Identifier always reads 00h		
Offset A - Sub Class Code (00h)RO PCI Bus MasterRO Never behaves as a bus master Can behave as a bus masterRO O Does not respond to memory spaceRO Responds to memory spaceRO O Does not respond to I/O space _		Offset 9 - Programming Interface (00h)RO
1 Monitors special cycles PCI Bus Master RO 0 Never behaves as a bus master 1 Can behave as a bus master RO 0 Does not respond to memory space 1 Responds to memory space RO 0 Does not respond to I/O space RO 0 Does not respond to I/O space RO 1 Responds to I/O space RO 2 This register may be written once and is then read only. 2 This register may be written once and is then read only. 3 This register may be written once and is then read only.		7-0 Interface Identifieralways reads 00h
7-0 Sub Class Codereads 00 to indicate Host Bridge Offset B - Base Class Code (06h)		Offset A - Sub Class Code (00h)RO
O Never behaves as a bus master 1 Can behave as a bus master	1 ,	
1 Can behave as a bus master		_
1 Responds to memory space RO 1 Does not respond to memory space default 1 Responds to memory space RO 2 Does not respond to I/O space RO 3 Does not respond to I/O space Adefault 1 Responds to I/O space Adefault 1 This register may be written once and is then read only. 15-0 Subsystem ID (0000h) W1 / RO 15-0 Subsystem ID (0000h) Adefault = 0 This register may be written once and is then read only.		
0 Does not respond to memory space 1 Responds to memory space		7-0 Base Class Code reads 06 to indicate Bridge Device
1 Responds to memory space		
This register may be written once and is then read only. Object 2F-2E - Subsystem ID (0000h)		
O Does not respond to I/O space		15-0 Subsystem Vendor IDdefault = 0
1 Responds to I/O space 15-0 Subsystem ID		This register may be written once and is then read only.
This register may be written once and is then read only.		Offset 2F-2E – Subsystem ID (0000h)
This register may be written once and is then read only.	l Responds to I/O space	
Offsat 37.34 - Canability Painter (CAPPTD) DO		
VIINCL 3/-34 - VADADIILV I DIILCI IV/AL f I N		Offset 37-34 - Capability Pointer (CAPPTR)RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h



Device 0 Function 1 Device-Specific Registers

These registers are normally programmed once at system initialization time.

V-Link Error Reporting

Offset:	50 – V-Link Error Status WC
7-1	Reservedalways reads 0
0	V-Link Parity Error Detected by NB WC
	0 No V-Link Parity Error Detected default
	1 V-Link Parity Error Detected (write 1 to clear)
Offset:	58 – V-Link Error Reporting Enable RW
7	Parity Error or SERR# Reported via NMI
	0 Disabledefault
	1 Enable
6	Parity Error or SERR# Reported to SB via Vlink
	0 Disabledefault
	1 Enable
5-1	Reservedalways reads 0
0	V-Link Parity Check Report
	0 Disabledefault
	1 Enable

AGP Error Reporting

Offset 1	<u>E0 – AGP / PCI2 Error Status 1 (0</u>	<u>0h)RWC</u>
7	AGP Cycle Data Parity Error	WC
	0 Parity Error did not occur	
	1 Parity error occurred	write 1 to clear
6	PCI #2 GSERR Error	WC
	0 Parity Error did not occur	default
	1 Parity error occurred	write 1 to clear
5-0	Reserved	always reads 0
Offset 1	E1 – AGP / PCI2 Error Status 2 (0	00h)RO
7-2	Reserved	always reads 0
1-0	Isoch Error Code from Func 0 R	x8C[1:0]RO
Offset 1	E8 – AGP / PCI2 Error Reporting	Enable (00h).RW
7-5		
4	Report Data Parity Errors on Ac	
-	0 Disable	
	1 Enable	
3-2	Reserved	always reads 0
1	Report Data Parity Errors on PC	
	0 Disable	
	1 Enable	
0	Danaut Address Danity Envers or	
	Report Address Parity Errors or	PCI2 Cycles
	0 Disable	



Device 0 Function 2 Registers – Host CPU

Device 0 Function 2 Header Registers	Offset 7-6 – Status (0200h)RWC
All registers are located in PCI configuration space.	
should be programmed using PCI configuration mechanis	
through CF8 / CFC with bus number and device number e	This bit is set even if error response is disabled
to zero and function number equal to 2.	(command register bit-6)write one to clear
	14 Signaled Sys Emp (SEDD# Assented) always roads 0
Offset 1-0 - Vendor ID (1106h)	13 Signaled Master Abort
15-0 ID Code (reads 1106h to identify VIA Technolog	es) 0 No abort received
OCC (2.2 B	
Offset 3-2 - Device ID (2259h)	12 Descived Towart About
15-0 ID Code (reads 2259h to identify CN400 NB vi	o No abort received default
device function 2)	1 Transaction aborted by target write 1 to clear
Official 5 4 Common d (000(b)	
Offset 5-4 - Command (0006h)	
15-10 Reserved always rea	10.0 DEVICE UT: ·
9 Fast Back-to-Back Cycle Enable	00 F 4
0 Fast back-to-back transactions only allowed	110
the same agent de	10 01
1 Fast back-to-back transactions allowed	to 10 Slow 11 Reserved
different agents	
8 SERR# Enable	0 No 1-4
0 SERR# driver disabled de	1 Error detected in data phase. Set only if error
1 SERR# driver enabled	
7 Address / Data Stepping	
0 Device never does stepping de	in which the error occurredwrite one to clear
1 Device always does stepping	
6 Parity Error Response	(II D.C. all. France
0 Ignore parity errors & continue de	aunt
1 Take normal action on detected parity error	A Comment Non-Complete Part of a market
5 VGA Palette Snoop	10 D I 10
0 Treat palette accesses normally de	aut
1 Don't respond to palette accesses on PCI b	DO Offset 6 - Revision 1D (unit)
4 Memory Write and Invalidate Command 0 Bus masters must use Mem Write de	
1 Bus masters may generate Mem Write & In	
3 Special Cycle Monitoring	RO 7.0 Interface Identifier abyence reads 0.0h
Does not monitor special cycles de	Offset A - Sub Class Code (00h)RO
1 Monitors special cycles	• • •
2 PCI Bus Master	-
	Offset B - Base Class Code (06h)RO
1 Can behave as a bus master de	7-0 Dasc Class Couc Icaus 00 to mulcate Difuge Device
1 Memory Space	
O Does not respond to memory space	Offset 2D-2C – Subsystem Vendor ID (0000h) W1 / RO
1 Responds to memory space	13-0 Subsystem Vendor III — Oelaiii = 0
0 I/O Space	This register may be written ones and is then read only
0 Does not respond to I/O spacede	Offset 2F-2E – Subsystem ID (0000h)
1 Responds to I/O space	15-0 Subsystem ID
	This register may be written once and is then read only.
	This register may be written once and is then read only.

Offset 37-34 - Capability Pointer (CAPPTR).....RO
Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h



Device 0 Function 2 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Host CPU Control

Offset	50 – Request Phase Control (00h)RW	Offset	52 – CPU Interface Advanced Ctrl (00h)RW
7	CPU Hardwired IOQ (In Order Queue) Size	7	CPU RW DRAM 0WS for Back-to-Back Pipeline
	Default set from the inverse of the VD2 strap. This		Access
	register can be written 0 to restrict the chip to one		0 Disable default
	level of IOQ.		1 Enable
	0 1-Level (strap pulled high)	6	HREQ High Priority
	1 8-Level (strap pulled low)		0 Disable default
6	Dual CPU Support		1 Enable
	Default set from the VD7 strap (VT8235 South	5	AGTL+ Pullups
	Bridge SDCS3# pin) or ROMSIP.		Default set from the inverse of the VD3 strap.
	0 Single (SB strap pulled low)		0 Disable (strap pulled high)
	1 Dual (SB strap pulled high)		1 Enable (strap pulled low)
5	Fast DRAM Access	4	Reserved always reads 0
	0 Disabledefault	3	Write Retire Policy After 2 Writes
	1 Enable		0 Disable default
4-0	Dynamic Defer Snoop Stall Count		1 Enable
	(granularity = 2T, normally set to 01000b)	2	2-Level Defer Queue with Lock
Offcot	51 - CPU Interface Basic Control (00h)RW		0 Normal Operation
			1 Enhanced Operation (this bit should always be
7	CPU Read DRAM Fast Ready 0 Wait until all 8 QWs are received before	_	set to 1)
	0 Wait until all 8 QWs are received before DRDY is returneddefault	1	Consecutive Speculative Read
	1 See Rx60-67 for DRDY timing		0 Disable default
6	Read Around Write	0	1 Enable
U	0 Disabledefault	0	Speculative Read 0 Disable
	1 Enable		1 Enable
5	DRQ Control		1 Ellavie
3	0 Non pipelined similar to Pro266 default	Offset	53 - CPU Arbitration Control (00h)RW
	1 Pipelined	7-4	Host Timer default = 0
4	CPU to PCI Read Defer	3-0	BPRI Timer (units of 4 HCLKs) default = 0
	0 Disabledefault		
	1 Enable		
3	Two Defer / Retry Entries		
	0 Disabledefault		
	1 Enable		
2	Two Defer / Retry Entries Shared		
	0 Each entry is dedicated to 1 CPU default		
	1 Each entry is shared by 2 CPUs		
1	PCI Master Pipelined Access		
	0 Disabledefault		
	1 Enable		
0	Reserved always reads 0		



Offset	54 - CPU Frequency (00h) RW	Offset	56 - Reorder Latency (00h)RW
7-5	CPU FSB Frequency Set from VD4,1,0 Straps	7-4	Medium Threshold for Write Policy to Improve
, 3	000 100 MHz (all three straps pulled low)	, .	Memory Read / Write Performance
	001 133 MHz		A setting of 2-4 is recommended default = 0h
		2.0	
	010 200 MHz	3-0	Maximum Reorder Latency
	011 -reserved-		0000 Disable (same as Rx55[0]=0) default
	100 -reserved-		0001 Reorder latency 1 (Rx55[0] must be 1)
	101 -reserved-		0010 Reorder latency 2 (Rx55[0] must be 1)
	110 -reserved-		
	111 Auto		1100 Reorder latency 12 (Rx55[0] must be 1)
4	SDRAM Burst Length of 8		1101 -reserved-
	0 Disabledefault		1110 -reserved-
	1 Enable (must be set for 128-bit operation)		1111 -reserved-
2	•		TTTT -TCSCTVCu-
3	Fast Host Master Read Ready		
	0 Disable (normal)default	Offset	57 – CPU FSB Control (01h)RW
	1 Enable (1T early)		
2	PCI Master 8QW Operation		Reserved always reads 0
	0 Disabledefault	2	CPU Power Saving
	1 Enable		0 Always assert DPWR# default
1	Sync 1T Conversion		1 Dynamic gating of DPWR#
	0 Transparent default	1	DPWR# Control (active if bit-2=1)
	1 Sync		O Assert DPWR# for both reads & writes default
0	VPX Mode		1 Assert DPWR# for reads and APIC writes
U		0	Reservedalways reads 1
	0 Disable (AGP Mode)default	U	Reservedarways reads r
	1 Enable (VPX Mode)		
Offset	55 – CPU Miscellaneous Control (00h)RW		
	-	Offset	58 – Delivery / Trigger Control (00h)RW
7-6	Snoop Queue	7	Redirection Hint in Register-Triggered APIC
	00 12-level default	,	0 00
	01 13-level		0 default
	1x 16-level	_	
5	4x Clock Timing Enhancement	6	Trigger Register
	0 Disable default		0 default
	1 Enable (should be set if DPWR# pin is used)		1
4	Fast Command with 8QW Prefetch	5	Trigger Mode
•	0 Disabledefault		0 default
	1 Enable		1
2		4	Delivery Status
3	Reserved always reads 0	•	0default
2	Medium Threshold for Write Policy		1 delauit
	0 Disabledefault	2	I DO COME
	1 Enable	3	Destination Mode
1	DRDY Early / Late Timing Select		0 default
	0 2T Earlydefault		1
	1 2T Late	2-0	Delivery Mode
0	Reservedalways reads 0		000 default
U	Reservedaiways icads 0		001
			010
			011
			100
			101
			110
			110 111



Offset :	59 – IPI Control (00h)RW
7-1	Reserved always reads 0
0	Lowest Priority IPI Support
	0 Disabledefault
	1 Enable
Offset :	5A – Destination ID (00h)RW
7-0	Destination ID in A[19:12] default = 00h
Offset :	5B – Interrupt Vector (00h)RW
7-0	Interrupt Vector in D[7:0] default = 00h
Offeet	SC CDI Missellaneous Control (00h) DW
	5C – CPU Miscellaneous Control (00h)RW Reserved always reads 0
7	
6	Copy / Compare Performance Improvement 0 Disabledefault
	1 Enable
5	CPU Bus Ownership
3	0 Disabledefault
	1 Enable
4	Patch D11 in APIC Logic Mode
•	0 Disabledefault
	1 Enable
3	Redirection Hint Information Obtained From
	0 Address Fielddefault
	1 Data Field
2	Destination Mode Information Obtained From
	0 Address Field default
	1 Data Field
1	APIC Cluster Mode Support
	0 Disabledefault
	1 Enable
0	Reservedalways reads 0
Offset !	5D – Write Policy (00h) RW
7-4 3-0	Write Request Limit
	•
	5E – Bandwidth Timer (00h)RW
7-4	Host CPU Bandwidth Timerdefault = 0h
3-0	DRAM Bandwidth Timer default = 0h

Offset:	5F – C	PU Miscellaneous Control (00h)	RW
7	Same	e Bank But Different Sub-Bank (Considered
	Off-I	Page	
	0	Disable	default
	1	Enable (reduces post-write burst	length and
		may increase performance)	
6	Back	t-to-Back Fast Read, Burst CP	'U-to-AGP
	Read	l and Burst CPU-to-Memory Read	
	0	Disable	default
	1	Enable	
5	Macl	hine Error Output	
	0	Disable	default
	1	Enable	
4	Bus 1	Initialization Output	
	0	Disable	default
	1	Enable	
3	Pipel	line APIC / Master Transactions	
	0	Disable	default
	1	Enable	
2	Host	CPU Bandwidth Limited	
	0	Disable	default
	1	Enable	
1	DRA	M Bandwidth Limited	
	0	Disable	default
	1	Enable	
0	Impr	ove CPU Access DRAM Read After	r Write
	0	Disable	default
	1	Enable	



Offset	<u>60 – DRDY L Timing Control 1 (00h)</u>	KW
7-6	Phase 4 L Wait States	\dots default = 00b
5-4	Phase 3 L Wait States	\dots default = 00b
3-2	Phase 2 L Wait States	\dots default = 00b
1-0	Phase 1 L Wait States	\dots default = 00b
Offset (61 – DRDY L Timing Control 2 (00h)	RW
7-6	Phase 8 L Wait States	\dots default = 00b
5-4	Phase 7 L Wait States	\dots default = 00b
3-2	Phase 6 L Wait States	\dots default = 00b
1-0	Phase 5 L Wait States	\dots default = 00b
Offset (62 – DRDY L Timing Control 3 (00h)	RW
7-4	110001 104	
3-2	Phase 10 L Wait States	\dots default = 00b
1-0	Phase 9 L Wait States	\dots default = 00b
Offset (63 – DRDY Q Timing Control 1 (00h)) RW
Offset 6		
		default = $00b$
7-6	Phase 4 Q Wait States	\dots default = 00b \dots default = 00b
7-6 5-4	Phase 4 Q Wait StatesPhase 3 Q Wait States	default = 00b default = 00b default = 00b
7-6 5-4 3-2 1-0	Phase 4 Q Wait States Phase 3 Q Wait States Phase 2 Q Wait States	default = 00b default = 00b default = 00b default = 00b
7-6 5-4 3-2 1-0	Phase 4 Q Wait States Phase 3 Q Wait States Phase 2 Q Wait States Phase 1 Q Wait States	default = 00b default = 00b default = 00b default = 00b
7-6 5-4 3-2 1-0 Offset	Phase 4 Q Wait States Phase 3 Q Wait States Phase 2 Q Wait States Phase 1 Q Wait States 64 – DRDY Q Timing Control 2 (00h)	default = 00b default = 00b default = 00b default = 00b RW default = 00b
7-6 5-4 3-2 1-0 Offset (Phase 4 Q Wait States	default = 00b default = 00b default = 00b default = 00b RW default = 00b default = 00b
7-6 5-4 3-2 1-0 Offset (7-6 5-4	Phase 4 Q Wait States	default = 00bdefault = 00b
7-6 5-4 3-2 1-0 Offset (7-6 5-4 3-2 1-0	Phase 4 Q Wait States	default = 00b default = 00b default = 00b default = 00b RW default = 00b
7-6 5-4 3-2 1-0 Offset (7-6 5-4 3-2 1-0	Phase 4 Q Wait States	default = 00bdefault = 00b
7-6 5-4 3-2 1-0 Offset (7-6 5-4 3-2 1-0	Phase 4 Q Wait States	default = 00b default = 00b default = 00b default = 00b RW default = 00b

Offset 6	66 – Burst DRDY Timing Control 1 (00h)RW
7	Burst DRDY Wait State #8
6	Burst DRDY Wait State #7
5	Burst DRDY Wait State #6
4	Burst DRDY Wait State #5
3	Burst DRDY Wait State #4
2	Burst DRDY Wait State #3
1	Burst DRDY Wait State #2
0	Burst DRDY Wait State #1
	0 0 ws DRDY Burst default
	1 1 ws DRDY Burst
Offset 6	7 – Burst DRDY Timing Control 2 (00h)RW
7-6	Reserved always reads 0
5-4	Burst DRDY Wait State #10-9
	0 Disable default
	1 Enable
3-0	Reserved always reads 0
Offset 6	8 – Lowest Priority CPU ID #0 (00h)RO
Offset 6	9 – Lowest Priority CPU ID #1 (00h)RO
Offset 6	A – Lowest Priority CPU ID #2 (00h)RO
Offset 6	B – Lowest Priority CPU ID #3 (00h)RO
Offset 6	C – Lowest Priority CPU ID #4 (00h)RO
	D – Lowest Priority CPU ID #5 (00h)RO
	E – Lowest Priority CPU ID #6 (00h)RO
	F – Lowest Priority CPU ID #7 (00h)RO



Host CPU AGTL+ I/O Control

	/0 – Host Address (2x) Pullup Drive RW
7	Reservedalways reads 0
6-4	Reserved (Do Not Program)default = 0
3	Reservedalways reads 0
2-0	Address Pullup Drive (HA,HREQ#) default = 0
Offset	71 – Host Address (2x) Pulldown DriveRW
7	Reservedalways reads 0
6-4	Reserved (Do Not Program)default = 0
3	Reservedalways reads 0
2-0	Address Pulldown Drive (HA,HREQ#) default = 0
Offset	72 – Host Data (4x) Pullup DriveRW
7	Reserved always reads 0
6-4	Reserved (Do Not Program)default = 0
3	Reserved always reads 0
2-0	· · · · · · · · · · · · · · · · · · ·
Offset	73 – Host Data (4x) Pulldown DriveRW
7	Reservedalways reads 0
6-4	Reserved (Do Not Program) default = 0
0-4	Reserved (Do Not Frogram)deraun – 0
3	
3 2-0	Reserved always reads 0
2-0	Reserved always reads 0 Data Pulldown Drive (HD) default = 0
_	Reserved
2-0	Reserved
2-0	Reserved
2-0 Note:	Reserved
2-0 Note:	Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 – Output Delay / Stagger Control. RW Data / Strobe Relative Delay
2-0 Note:	Reserved always reads 0 Data Pulldown Drive (HD) default = 0 Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 – Output Delay / Stagger Control RW Data / Strobe Relative Delay 00 Data delay = strobe delay + 150 psec default
2-0 Note:	Reserved
2-0 Note:	Reserved
2-0 Note: Offset 7-6	Reserved
2-0 Note:	Reserved
2-0 Note: Offset 7-6	Reserved
2-0 Note: Offset 7-6	Refer to BIOS Porting Guide for recommended settings for these bits for typical system configurations. 74 – Output Delay / Stagger Control
2-0 Note: Offset 7-6	Reserved
2-0 Note: Offset 7-6	Reserved
2-0 Note: Offset 7-6	Reserved

Offset 7	75 – AGTL+ I/O Control (00h)RW
7	AGTL+ 4x Input Increase Delay to Filter Noise
	0 Disable default
	1 Enable
6	AGTL+ 2x Input Increase Delay to Filter Noise
	0 Disable default
	1 Enable
5	AGTL+ Slew Rate Control
	0 Disable default
	1 Enable
4	Increase Delay for First HD Strobe
	0 Disable default
	1 Enable
3	Input Pullup
	0 Disable default
	1 Enable
2	AGTL+ Strobe Internal Termination Pullups
	0 Disable default
	1 Enable
1	AGTL+ Data Internal Termination Pullups
	0 Disable default
	1 Enable
0	AGTL+ Dynamic Compensation
	0 Disable default
	1 Enable
Offset 7	76 – AGTL+ Comp Status (00h)RW
7	Select AutoCompensation Drive
	0 Disable default
	1 Enable (RxD8-DB set automatically on-chip
	based on auto compensation results)
6-4	AGTL+ Compensation Result default = x
3	AGTL+ POS Function
	0 Inputs always powered default
	1 Inputs powered down when not in input mode
2	Auto Configure Set from VD6 Strap
	0 Disable (strap pulled low)
	1 Enable (strap pulled high). AGTL+ Drive
	settings and other chip configuration settings
	are stored in ROM, transferred from the South
	Bridge (via the V-Link bus), and loaded into
	the North Bridge automatically after system
	reset. Refer to the BIOS Porting Guide for
	layout of the AutoConfigure settings in ROM
	and for recommended bit settings.
1-0	Reserved (Do Not Program) default = 0



Offset '	77 – A	GTL+ Auto Comp Offset (00h)RW
7-4	AGT	L+ Drive Offset to Comp Result for 2x Pad
		default = 0
3-0	AGT	L+ Drive Offset to Comp Result for 4x Pad
		$\dots default = 0$
Offset '	78 – H	ost CPU FSB CKG Control (00h)RW
7-6	Fall 7	Гime Duty Cycle Control – P6IF S-Port
	00	Default timing default
	01	Lag 100 psec
	10	Lag 200 psec
		Lag 300 psec
5-4		Time Duty Cycle Control – P6IF S-Port
		Default timing default
		Lag 100 psec
		Lag 200 psec
		Lag 300 psec
3-2		Гime Duty Cycle Control – P6IF
		Default timing default
	01	Lag 100 psec
	10	Lag 200 psec
	11	Lag 300 psec
1-0	Rise '	Time Duty Cycle Control – P6IF
	00	Default timing default
		Lag 100 psec
		Lag 200 psec
	11	Lag 300 psec



Device 0 Function 3 Registers – DRAM

Davice A Function 3 Header Peristers	Offset 7.6 Status (0200b) DWC
Device 0 Function 3 Header Registers	Offset 7-6 – Status (0200h)RWC
All registers are located in PCI configuration space. They	15 Detected Parity Error 0 No parity error detected
should be programmed using PCI configuration mechanism 1	1 Error detected in either address or data phase.
through CF8 / CFC with bus number and device number equal	This bit is set even if error response is disabled
to zero and function number equal to 3.	
	(command register bit-6)write one to clear
Offset 1-0 - Vendor ID (1106h)RO	 14 Signaled Sys Err (SERR# Asserted) . always reads 0 13 Signaled Master Abort
15-0 ID Code (reads 1106h to identify VIA Technologies)	0 No abort received
0.00 . 0.0 .	1 Transaction aborted by master . write 1 to clear
Offset 3-2 - Device ID (3259h)RO	12 Received Target Abort
15-0 ID Code (reads 3259h to identify CN400 NB virtual	0 No abort received
device function 3)	1 Transaction aborted by target write 1 to clear
Off. 4.5.4. C	11 Signaled Target Abortalways reads 0
Offset 5-4 -Command (0006h)RW	0 Target Abort never signaled
15-10 Reservedalways reads 0	10-9 DEVSEL# Timing
9 Fast Back-to-Back Cycle EnableRO	00 Fast
0 Fast back-to-back transactions only allowed to	01 Mediumalways reads 01
the same agent default	10 Slow
1 Fast back-to-back transactions allowed to	11 Reserved
different agents	8 Data Parity Error Detected
8 SERR# Enable RO	0 No data parity error detected default
0 SERR# driver disabled default	1 Error detected in data phase. Set only if error
1 SERR# driver enabled	response enabled via command bit-6 = 1 and
7 Address / Data SteppingRO	the North Bridge was initiator of the operation
0 Device never does steppingdefault	in which the error occurredwrite one to clear
1 Device always does stepping	
6 Parity Error Response RW	 7 Fast Back-to-Back Capable
0 Ignore parity errors & continue default	5 66MHz Capablealways reads 0
1 Take normal action on detected parity errors	4 Supports New Capability listalways reads 0
5 VGA Palette SnoopRO	3-0 Reserved always reads 0
0 Treat palette accesses normallydefault	3-0 Reservedarways reads 0
1 Don't respond to palette accesses on PCI bus	Offset 8 - Revision ID (0nh)RO
4 Memory Write and Invalidate CommandRO	10-0 Chip Revision Codealways reads 0nh
0 Bus masters must use Mem Write default	
1 Bus masters may generate Mem Write & Inval	Offset 9 - Programming Interface (00h)RO
3 Special Cycle MonitoringRO	7-0 Interface Identifier
O Does not monitor special cycles default	Offset A - Sub Class Code (00h)RO
1 Monitors special cycles	•
2 PCI Bus Master RO	7-0 Sub Class Code reads 00 to indicate Host Bridge
0 Never behaves as a bus master	Offset B - Base Class Code (06h)RO
1 Can behave as a bus master default	7-0 Base Class Code reads 06 to indicate Bridge Device
1 Memory SpaceRO	C
O Does not respond to memory space	Offset 2D-2C - Subsystem Vendor ID (0000h) W1 / RO
1 Responds to memory space default	15-0 Subsystem Vendor IDdefault = 0
0 I/O SpaceRO	This register may be written once and is then read only.
O Does not respond to I/O spacedefault	• •
1 Responds to I/O space	Offset 2F-2E – Subsystem ID (0000h)
	15-0 Subsystem ID default = 0
	This register may be written once and is then read only.
	0.00
	Offset 37-34 - Capability Pointer (CAPPTR)RO
	Contains on offerst from the start of configuration areas

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h

Device 0 Function 3 Device-Specific Registers

These registers are normally programmed once at system initialization time.

DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies CN400 BIOS porting guide for details).

Table 8. System Memory Map

Space	Start Start	Size	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Offset 40-47 - DRAM Row Ending Address:

Offset 40 – Bank 0 Ending (HA[32:25]) (01h)
Offset 41 - Bank 1 Ending (HA[32:25]) (01h) RW
Offset 42 - Bank 2 Ending (HA[32:25]) (01h)
Offset 43 – Bank 3 Ending (HA[32:25]) (01h) RW
Offset 44 - Bank 4 Ending (HA[32:25]) (01h) RW
Offset 45 – Bank 5 Ending (HA[32:25]) (01h) RW
Offset 46 – Bank 6 Ending (HA[32:25]) (01h)
Offset 47 – Bank 7 Ending (HA[32:25]) (01h)
D.C. of Diog. D. of the Diog. D. of

Note: Refer to the BIOS Porting Guide or BIOS Porting Update Note for detailed programming information.

Offset 4	48 - DRAM DIMM #0 Control (00h)	RW
7	Rank 1 Enable	$default = 0$
6	Rank 0 Enable	
5	Rank 1 Is Above 4GB	$default = 0$
4	Rank 0 Is Above 4GB	
3-0	MA Setting (see Table 9 below)	$default = 0$
Offset 4	49 - DRAM DIMM #1 Control (00h)	RW
7	Rank 3 Enable	$default = 0$
6	Rank 2 Enable	
5	Rank 3 Is Above 4GB	
4	Rank 2 Is Above 4GB	
3-0	MA Setting (see Table 9 below)	$default = 0$
Offset 4	4A - DRAM DIMM #2 Control (00h)	RW
Offset 4	4A - DRAM DIMM #2 Control (00h) Rank 5 Enable	
		\dots default = 0
7	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB	default = 0 default = 0 default = 0
7 6	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0
7 6 5	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB	default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table 9 below)	default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable	default = 0
7 6 5 4 3-0 Offset	Rank 5 Enable	default = 0
7 6 5 4 3-0 Offset 4	Rank 5 Enable	default = 0

Table 9. DIMM MA Setting

Columns	12 Rows	13 Rows	14 Rows
8	0000 32 MB/Rank		
9	0001 64 MB/Rank	0100 128 MB/Rank	_
10	0010 128 MB/Rank	0101 256 MB/Rank	1000 512 MB/Rank
11	0011 256 MB/Rank	0110 512 MB/Rank	1001 1 GB/Rank
12	_	0111 1 GB/Rank	1010 2 GB/Rank



Offset :	51-50 - DRAM MA Map Type (2222h)RW	Offset	55 - DRAM Rank Decode Address Config (00h).RW
	Bank 5/4 MA Map Type (see Table 10 below)	7-2	
13-13	Bank 5/4 1T Command Rate	1-0	DRAM Rank Decode Address Configuration
12	0 2T Command	1-0	00default
			01 deraun
11.0	1 1T Command		v -
	Bank 7/6 MA Map Type (see Table 10 below)		10
8	Bank 7/6 1T Command Rate		11
	0 2T Command default	Offcot	56 - DRAM Timing for All Banks I (65h)RW
	1 1T Command		
7-5	Bank 1/0 MA Map Type (see Table 10 below)	7-6	Active Command to Precharge Command Period
4	Bank 1/0 1T Command Rate		$00 T_{RAS} = 6T$
	0 2T Commanddefault		01 Tras = 7Tdefault
	1 1T Command		$10 T_{RAS} = 8T$
3-1	Bank 3/2 MA Map Type (see Table 10 below)		$11 T_{RAS} = 9T$
0	Bank 3/2 1T Command Rate	5-4	CAS Latency
	0 2T Commanddefault		00 1.5T
	1 1T Command		01 2T
			10 2.5Tdefault
	Table 10. MA Map Type Encoding		11 3T
		3-2	ACTIVE to CMD
000	- reserved		$00 T_{RCD} = 2T$
001	64/128Mb 8 / 9-bit Column Address default		$O1 T_{RCD} = 3T$ default
010	64/128Mb 9 / 10-bit Column Address		10 Trcd = 4T
011	<u>64/128Mb</u> 10 / 11-bit Column Address		$11 T_{RCD} = 5T$
100	1Gb 10 / 11 / 12-bit Column Address	1-0	Precharge Command to Active Command Period
101	256/512Mb 8-bit Column Address	- 0	00 Trp = 2T
110	256/512Mb 9-bit Column Address		01 Trp = 3Tdefault
110	256/512Mb		10 T _{RP} = 4T
111	230/312MD 10 / 11 / 12-011 Column Address		$11 T_{RP} = 5T$
			11 1Kr 31
Offset :	52 - DRAM Rank End Address Bit-33 (00h) RW		57 - DRAM Timing for All Banks II (01h)RW
7-1	Reservedalways reads 0	7-6	Reserved always reads 0
0	Rank End Address Bit-33default = 0	5	Active (0) -> Active (1)
			$0 T_{RRD} = 2T_{}$ default
Offset :	53 - DRAM Rank Begin Address Bit-33 (00h) RW		$1 T_{RRD} = 3T$
7-1	Reservedalways reads 0	4	Write Recovery Time
0	Rank Begin Address Bit-33default = 0		0 2Tdefault
			1 3T
		3	Twtr
O.CC 4	TA DDAMC (II I A LO C (001) DW		0 Twr = 1T default
Offset :	54 - DRAM Controller Internal Options (00h) RW		1 $TWTR = 2T$
7-5	Reservedalways reads 0	2	Increase TRFC For 1 Gbit DRAMs
4	Read-Modify-Write Option		0 Disable default
	0 Disabledefault		1 Enable
	1 Enable	1-0	TRFC (Refresh-to-Active or Refresh-to-Refresh)
3	Apply Same-Channel Constraints on Different		Bit-2=0 Bit-2=1
	Channels		00 12T 21T
	0 Disabledefault		01 13T 22Tdefault
	1 Enable		10 14T 23T
2	Two SCMD Buses Are Exclusive & Cannot		11 15T 24T
	Operate Simultaneously		11 101 211
	0 Disabledefault		
	1 Enable		
1-0	Reservedalways reads 0		
	·		



Offset	60 – DRAM Control (00h)RW	Offset	68 – DRAM DDR Control (00h)RW
7	0WS Back-to-Back Write to Different DDR Bank	7	DRAM Access Timing
•	0 Disabledefault		0 2T default
	1 Enable		1 3T
6	Fast Read to Read Turnaround	6	Non-Burst Write-to-Write Can Be Closer in Non-
v	0 Disabledefault		DQM Mode
	1 Enable (DQS postamble overlap with		0 Disable default
	preamble)		1 Enable
5	Fast Read to Write Turnaround	5	Zero Delay DRAM Channel Switching for Read
3	0 Disabledefault		Cycles
			0 Disable default
4	1 Enable		1 Enable
4	Fast Write to Read Turnaround	4	Zero Delay DRAM Channel Switching for Write
	0 Disabledefault	7	Cycles
•	1 Enable		0 Disable default
3	DQSA Input Capture Extended Range Control		
	0 default	2.0	1 Enable
	1	3-0	DRAM Operating Frequency
2	DQSB Input Capture Extended Range Control		CPU / DRAM
	0 default		0000 133 / 133 (DDR-266)
	1		166 / 166 (DDR-333)
1-0	DQS[7:4] Input Capture Extended Range Control		200 / 200 (DDR-400)
	for Channels A and B		266 / 133 (DDR-266)
	00 default		, ,
	01		0001 100 / 133 (DDR-266)
	10		133 / 166 (DDR-333)
	11		166 / 200 (DDR-400)
			0101 100 / 166 (DDR-333)
			133 / 200 (DDR-400)
0.00	CE DRAMA III (1 TH (001) DW		133 / 200 (DDR-400)
	65 - DRAM Arbitration Timer (00h)RW		1001 100 / 200 (DDR-400)
7-4	AGP Timer (units of 4 DRAM clocks) default = 0		0010 1((/ 122 (DDB 2(()
3-0	CPU Timer (units of 4 DRAM clocks) default = 0		0010 166 / 133 (DDR-266)
0.00	CC DDANGA III C A LOOL DIV		200 / 166 (DDR-333)
	66 - DRAM Arbitration Control (00h)RW		266 / 200 (DDR-400)
7	DRAM Controller Queue Greater Than 2		0110 200 / 133 (DDR-266)
	0 Disabledefault		266 / 166 (DDR-333)
_	1 Enable		
6	DRAM Controller Queue Not Equal To 4		1010 266 / 133 (DDR-266)
	0 Disabledefault		All other combinations are reserved.
	1 Enable		Till other community are reserved.
5-4	Arbitration Parking Policy		
	00 Park at last bus owner default		
	01 Park at CPU		
	10 Park at AGP		
	11 -reserved-		
3-0	AGP / CPU Priority (units of 4 DRAM clocks)		
	,		



Offset 6	69 – DI	RAM Page Policy Control (00h)RW
7-6	Bank	Interleave
	00	No Interleave default
	01	2-way
	10	4-way
	11	Reserved
	For 1	6Mb DRAMs bank interleave is always 2-way
5	Reser	vedalways reads 0
4	Auto-	-Precharge for TLB Read or CPU Write-
	Back	
	0	Disabledefault
	1	Enable
3	DRA	M 8K Page Enable
	0	Disabledefault
	1	Enable
2	DRA	M 4K Page Enable
	0	Disabledefault
	1	Enable
1	Page	Kept Active When Crossing Banks
	0	Disabledefault
	1	Enable
0		iple Page Mode
	0	2 1540 10
	1	Enable
Offset 6	(A D	efresh Counter (00h)RW
7-0	00	esh Counter (in units of 16 DRAM clocks) DRAM Refresh Disableddefault
	01	32 DRAM clocks
	0.1	
		48 DRAM clocks 64 DRAM clocks
		80 DRAM clocks
		96 DRAM clocks
		, ,
	TI	

The programmed value is the desired number of 16-DRAM clock units minus one.

Offset	6B - DI	RAM Arbitration Control (10h)RW
7		Input DLL Adjust
	0	Disable default
	1	Enable
6	DQS	Output DLL Adjust
	0	Disable default
	1	Enable
5	Burst	Refresh
	0	Disable default
	1	Enable
4		ved (Do Not Program)default = 1
3	HA14	I / HA22 Swap
	0	1 (Ollifor)
	1	Swap to improve performance
2-0		AM Operation Mode Select
		Normal SDRAM Mode default
		NOP Command Enable
	010	All-Banks-Precharge Command Enable
		(CPU-to-DRAM cycles are converted
		to All-Banks-Precharge commands).
	0.1.	MSR to Low DIMM
	100	CBR Cycle Enable (if this code is selected,
		CAS-before-RAS refresh is used; if it is not
		selected, RAS-Only refresh is used)
	101	8
	11x	Reserved



Offset (6C - DRAM Clock Control (00h)RW
7-5	Reserved always reads 0
4	DQM Removal (Always Perform 4-Burst R/W)
	0 Disabledefault
	1 Enable
3	Reserved (Do Not Program) default = 0
2	DDR x4 Device Enable
	0 Disabledefault
	1 Enable
1	Reserved (Do Not Program) default = 0
0	DIMM Type
	0 Unbuffered
	1 Registered

Offset (6E – DRAM Control (00h)RW
7	Reserved always reads 0
6	DRAM Scrubber
	0 Disable default
	1 Enable
5	DRAM Scrubber Redirect
	0 Disable default
	1 Enable
4-3	Reserved always reads 0
2	For Double-Sided DIMMs, Interleave Using
	Address Bit-15
	0 Disable default
	1 Enable
1	Select Address Bit 19 Instead of 14 as Sub-Bank
	Address
	0 Disable default
	1 Enable
0	Select Address Bit 18 Instead of 13 as Sub-Bank
	Address
	0 Disable default
	1 Enable

Note: Refer to the CN400 BIOS Porting Guide for SDRAM configuration algorithms and recommended settings for these bits for typical memory system configurations.



Offset	<u>70 – DRAM DDR Control I (00h) RW</u>
7-0	Channel A DQS Output Delay
	00h default
	FFh
Offset	71 – DRAM DDR Control 2 (00h) RW
7-0	Channel A MD Output Delay
	00h default
	FFh
Offset	72 - DRAM DDR Control 3 (00h)RW
7-0	Channel B DQS Output Delay
	00h default
	FFh
Offset	73 – DRAM DDR Control 4 (00h)RW
7-0	Channel B MD Output Delay
	00h default
	FFh
Offset	74 – DRAM DQS Input Delay (00h) RW
	DQS Input Delay Setting
7	- 1 0
_	1 Manual
6	Reserved always reads 0
5-0	DQS Input Delay
	(if bit-7 = 0, reads DLL calibration result)
	00h default
	FFh
Offset	76 – DRAM Early Clock Select (00h)RW
7	Early Clock Select - Scmd/MA Bit-2 (see bits 3-2)
6	Early Clock Select - CS, CKE Bit-2 (see bits 1-0)
5-4	Reserved (Do Not Program)default = 0
3-2	Early Clock Select - Scmd/MA Bits 1-0 (see bit-7)
3-2	000 default
	001
	010
	011
	100
	101
	110
	110
1.0	
1-0	Early Clock Select - CS, CKE Bits 1-0 (see bit-6)
	000 default
	001
	010
	011
	100
	101
	110
	111

Offset 7	8 – DRAM Timing Control (13h)RW
7-6	Reserved (Do Not Program) default = 0
5-4	Write MD / DQS / CAS Timing Range Control
	00
	01default
	10
	11
3-0	Reserved (Do Not Program) default = 3
Offset 7	79 - DRAM DQS Output Control (01h)RW
7-4	Reserved always reads 0
3	DQS / MD Output Enable Gated with DQS Input
	Enable
	0 Disable default
	1 Enable
2	DQS Output Long Postamble
	0 Disable
	1 Enable
1	DQS Output Long Preamble 2
	0 Disable default
	1 Enable
0	DQS Output Long Preamble
	0 Disable
	1 Enabledefault



Offset	7A – DRAM DQS Capture Ctrl Chan A (44h) RW	Offset 7C – DIMM #0 DQS Input Delay Offset (00h)I
7-6	MD Input Internal Timing Control	Values are programmed as two's-complement
	00	7-5 Rank 1 DQS Input 2 nd -Order Delay Offset
	01default	000 defa
	10	
	11	111
5	Process DQS Input as in QBM Mode	4-0 Rank 0 DQS Input Delay Offset
	0 Disable default	00000 defa
	1 Enable	
4-0	DQS Input Capture Range - Channel A	11111
	00000	
	00001	Offset 7D – DIMM #1 DQS Input Delay Offset (00h) I
	00010	Values are programmed as two's-complement
	00011	7-5 Rank 3 DQS Input 2 nd -Order Delay Offset
	00100 default	000 defa
	00101	•••
		111
	11111	4-0 Rank 2 DQS Input Delay Offset
		00000 defa
<u>Offset</u>	7B – DRAM DQS Capture Ctrl Chan B (04h) RW	
7-5	Reserved (Do Not Program)default = 0	11111
4-0	DQS Input Capture Range - Channel B	Occ. (SE DIMENUADOCI (D.L. OCC. (OOL) 1
	00000	Offset 7E – DIMM #2 DQS Input Delay Offset (00h) I
	00001	Values are programmed as two's-complement
	00010	7-5 Rank 5 DQS Input 2 nd -Order Delay Offset
	00011	000 def
	00100 default	
	00101	111
		4-0 Rank 4 DQS Input Delay Offset
	11111	00000 defa
		11111
		Offset 7F – DIMM #3 DQS Input Delay Offset (00h)I
		Values are programmed as two's-complement
		7-5 Rank 7 DQS Input 2 nd -Order Delay Offset
		000 def
		 111
		4-0 Rank 6 DQS Input Delay Offset
		4-0 Rank o DQS Input Delay Offset

00000

11111

......default



Table 11. 1x Bandwidth (64-Bit DDR) Memory Address Mapping Table

MA:	<u>15</u>	14	13	12	11	10	9	8	7	6	<u>5</u>	4	3	2	1	0	
64/128Mb																	x32 (14,8)
2K page	28	14	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x16 (14,8)
001	31	28	27	14	13	PC	26	25	10	9	8	7	6	5	4	3	x8 (14,9)
4K page	28	14	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (14,9)
010	31	28	27	14	13	PC	26	11	10	9	8	7	6	5	4	3	x4 (14,10)
8K page	28	14	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x8 (14,10)
011	31	28	27	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (14,11)
256/512Mb																	
2K page	28	25	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (15,8)
101	31	29	28	14	13	PC	27	26	10	9	8	7	6	5	4	3	
4K page	28	26	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x32 (15,9)
110	31	29	28	14	13	PC	27	11	10	9	8	7	6	5	4	3	x16 (15,9)
8K page	28	27	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x16 (15,10)
111	31	29	28	14	13	PC	12	11	10	9	8	7	6	5	4	3	x8 (15,10)
																	x8 (15,11)
																	x4 (15,11)
																	x4 (15,12)
<u>1Gb</u>																	
8K page	28	27	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x16 (16,10)
100	31	30	29	14	13	PC	12	11	10	9	8	7	6	5	4	3	x8 (16,11)
																	x4 (16,12)



ROM Shadow Control

Offset	80 – C-ROM Shadow Control (00h) RW	Offset	82 – F-ROM Shadow /Memory Hole / SMI Control
7-6	CC000h-CFFFFh	(00h)	RW
	00 Read/write disabledefault	7-6	Reserved always reads 0
	01 Write enable	5-4	F0000h-FFFFFh
	10 Read enable		00 Read/write disabledefault
	11 Read/write enable		01 Write enable
5-4	C8000h-CBFFFh		10 Read enable
	00 Read/write disabledefault		11 Read/write enable
	01 Write enable	3-2	Memory Hole
	10 Read enable		00 None default
	11 Read/write enable		01 512K-640K
3-2	C4000h-C7FFFh		10 15M-16M (1M)
	00 Read/write disabledefault		11 14M-16M (2M)
	01 Write enable	1	Disable A,BK SMRAM Direct Access
	10 Read enable	0	Enable A,BK DRAM Access
	11 Read/write enable		
1-0	C0000h-C3FFFh		SMI Mapping Control:
	00 Read/write disabledefault		Bits <u>SMM</u> <u>Non-SMM</u>
	01 Write enable		1-0 Code Data Code Data
	10 Read enable		00 DRAM DRAM PCI PCI
	11 Read/write enable		01 DRAM DRAM DRAM DRAM
			10 DRAM PCI PCI PCI
	81 – D-ROM Shadow Control (00h)RW		11 DRAM DRAM DRAM DRAM
7-6	DC000h-DFFFFh		
	00 Read/write disable	Offset	83 – E-ROM Shadow Control (00h)RW
	01 Write enable	7-6	EC000h-EFFFFh
	10 Read enable	7-0	00 Read/write disable
	11 Read/write enable		01 Write enable
5-4	D8000h-DBFFFh		
	00 Read/write disabledefault		10 Read enable
	01 Write enable	<i>5</i> 4	11 Read/write enable
	10 Read enable	5-4	E8000h-EBFFFh
	11 Read/write enable		00 Read/write disable
3-2	D4000h-D7FFFh		01 Write enable
	00 Read/write disable		10 Read enable
	01 Write enable	2.2	11 Read/write enable
	10 Read enable	3-2	E4000h-E7FFFh
	11 Read/write enable		00 Read/write disable
1-0	D0000h-D3FFFh		01 Write enable
	00 Read/write disabledefault		10 Read enable
	01 Write enable		11 Read/write enable
	10 Read enable	1-0	E0000h-E3FFFh
	11 Read/write enable		00 Read/write disable
			01 Write enable
			10 Read enable
			11 Read/write enable



DRAM Above 4G Control

Offset 8	<u> 84 – Lo</u>	w Top	Address Low (00h) RW	
7-4	Low	Top Ad	dress Lowdefault = 0	
3-0	DRA	M Gran	nularity	
	0	16M	Total DRAM less than 4G default	
	1	32M	Total DRAM less than 8G	
	2	64M	Total DRAM less than 16G	
	3	128M	Total DRAM less than 32G	
	4	256M	Total DRAM less than 64G	
	5-7	-reserv	red-	
Offset 85 – Low Top Address High (FFh)RW				
7-0	Low	Top Ad	dress High default = FFh	

6 – SMM / APIC Decoding (01h)RW
Reserved always reads 0
APIC Lowest Interrupt Arbitration
0 Disable default
1 Enable
I/O APIC Decoding
0 FECxxxxx accesses go to PCI default
1 FEC00000 to FEC7FFFF accesses go to PCI
FEC80000 to FECFFFFF accesses go to AGP
MSI (Processor Message) Support
0 Disable (master access to FEExxxxx will go to
PCI)default
1 Enable (master access to FEExxxxx will be
passed to host side to do snoop)
Top SMM
0 Disable default
1 Enable
Reserved always reads 0
Compatible SMM
0 Disable
1 Enabledefault
3



UMA Control

Offset A	AU – CPU Direct Access FB Base Address (UUII) RW
7-1	CPU Direct Access FB Address [27:21] def = 0
0	CPU Direct Access FB
	0 Disabledefault
	1 Enable
	. E.W.
Offset A	A1 – CPU Direct Access FB Size (00h)RW
7	VGA
	0 Disabledefault
	1 Enable
6-4	CPU Direct Access FB Size
	000 None default
	001 2MB†
	010 4MB†
	011 8MB†
	100 16MB
	101 32 MB
	110 64 MB
	111 -reserved-
	†Microsoft WHQL DCT certification requires the
	frame buffer size to be a minimum of 16MB.
	Smaller frame buffer sizes are supported for non-
	Windows applications to reserve more available
	memory for the system.
3-0	CPU Direct Access FB Address [31:28] def = 0
Offset /	A2 – VGA Timer 1 (00h)RW
7-4	
3-0	VGA Timerdef = 0
	(programmed in units of 16 dot clocks)
Offset A	A3 – VGA Timer 2 (00h)RW
7-4	
/ 	(programmed in units of 16 dot clocks)
2.2	
3-2	Reserved always reads 0

Offset .	A4 – G	Graphics Miscellaneous Control (00)	h)RW
7-4	Rese	ervedalw	yays reads 0
3	AGP	P DIO (Pad) Clock	·
	0	Disable	default
	1	Enable	
2	Grap	phics Data Delay to Sync with Clock	ζ.
	0	No sync	default
	1	Sync with clock	
1-0	Grap	phics DISPCLK Delay Control	
	00	• • • • • • • • • • • • • • • • • • • •	default
	01		
	10		
	11		



Graphics Control

Offset	DU - Graphics Control I (0011) Kw
7-4	Reserved always reads 0
3	Frame Buffer Rank Searching
	0 Automatic default
	1 Select bank per bits 2-0
2-0	Frame Buffer Rank Location
Offset 1	B1 – Graphics Control 2 (00h)RW
7-4	Current High Channel Granted (Normal Priority)
	and Request Pending Low Request Just Arrived
	$\dots def = 0$
3-0	Current Low Channel Granted and Request
	Pending High Request Just Arrived def = 0
Offset 1	B2 – Graphics Control 3 (00h)RW
7-4	Lot Counter for High Channel to Extend
	Arbitration Slot to High Requests def = 0
3-0	Lot Counter for Low Channel to Extend
	Arbitration Slot to Low Requests def = 0
Offset 1	B3 – Graphics Control 4 (00h)RW
7	Reserved always reads 0
6-4	Graphics Write Queue Thresholddef = 0
3-0	Graphics VM FIFO Threshold $def = 0$
Offset 1	B4 – Graphics Control 5 (00h)RW
7-4	Reserved always reads 0
3	Graphics Read / Write Order Control
	0 R/W may be out of order default
	1 Keep original low channel R/W order as
	received from graphics controller
2	Optimize Graphics Arbitration with DRAM Hit /
	Miss Consideration
	0 Disabledefault
	1 Enable
1	Qualify Length from Graphics Controller to
	Differentiate 2QW / 4QW Requests
	0 Disabledefault
	1 Enable
0	Alternate Arbitration to Low / High Channel
	Read When Both Hit
	0 Disabledefault
	1 Enable

AGP Controller Interface Control

ffset (<u> CO – AGP Controller Interface Control (00h)RW</u>	
7-3	Reservedalways reads 0	ļ
2	Graphics AGP Read Data Delay	
	0 No delay default	
	1 Delay 1 clock	
1	AGP Controller Interface Pipe Mode (Graphics)	
	0 Pipedefault	
	1 Pipe bypass	
0	AGP Controller Interface Pipe Mode (North	
	Bridge)	
	0 Pipedefault	
	1 Pipe bypass	



DRAM Drive Control

Offset .	<u>E0 – DRAM DQSA Drive RW</u>	Offset	<u>E6 – Drive Group S-Port Control (00</u>	<u> 16 RW</u>
7-4	High Drive	7	DQ S-Port Control	default = 0
	0000 Lowest default	6	CS S-Port Control	
		5	MAA S-Port Control	
	1111 Highest	4	MAB S-Port Control	
3-0	Low Drive	3	DQS S-Port Control	
5-0	0000 Lowest default	2-1	Reserved	
	··· ···	0	DQ / DQS / DQM Terminator	arways reads c
	1111 Highest	U	0 Disable	defaul
	1111 Highest		1 Enable	derauf
Offset 1	E1 – DRAM DQSB DriveRW		1 Endoic	
7-4	High Drive	Offset	E8 - MAA Drive (MAA, ScmdA)	RW
	0000 Lowest default	7-4	High Drive	
			0000 Lowest	defaul
	1111 Highest			
3-0	Low Drive		1111 Highest	
•	0000 Lowest default	3-0	Low Drive	
		2 0	0000 Lowest	default
	1111 Highest			deluan
	1111 Highest		1111 Highest	
Offset 1	E2 – DRAM MDA, DQMA DriveRW		1111 Highest	
7-4	High Drive	Offset	EA - MAB Drive (MAB, ScmdB)	RW
	0000 Lowest	7-4	High Drive	
			0000 Lowest	defaul
	1111 Highest			
3-0	Low Drive		1111 Highest	
2 0	0000 Lowest default	3-0	Low Drive	
	··· ···	5-0	0000 Lowest	defaul
	1111 Highest			delaal
	1111 Highest		1111 Highest	
Offset 1	E3 – DRAM MDB, DQMB DriveRW		TITI Ingliest	
7-4	High Drive	Offset	EC – Channel A Duty Cycle Control	RW
	0000 Lowest default	7-6	DQS Duty Cycle Control - Falling	default = 0
		5-4	DQS Duty Cycle Control - Rising	
	1111 Highest	3-2	DQ Duty Cycle Control – Falling	
3-0	Low Drive	1-0	DQ Duty Cycle Control - Rising	
•	0000 Lowestdefault	- *	- Q - 111, 0, 111 0 1111 0 1 1 1 1 1 1 1 1 1	
	3000 2011 30 1	Offset	ED - Channel B Duty Cycle Control	RW
	1111 Highest	7-6	DQS Duty Cycle Control – Falling	default = 0
	TTT TIIgnest	5-4	DQS Duty Cycle Control - Rising	
Offset 1	E4 – DRAM CS / CKE DriveRW	3-2	DQ Duty Cycle Control - Falling	
7-4	High Drive	1-0	DQ Duty Cycle Control - Rising	
	0000 Lowest		- Q - 111, 0, 111 0 1111 0 1 1 1 1 1 1 1 1 1	
	activity and the second	Offset	EE – DDR CKG Duty Cycle Control	1RW
	1111 Highest	7-2	Reserved	always reads (
3-0	Low Drive	1-0	DDR CKG Duty Cycle Control	
5 -0	0000 Lowest default		, ,	
	default		EF – DDR CKG Duty Cycle Control	
	1111 Highest	7-2	Reserved	
		1_0	DDR CKG Duty Cycle Control	default = (



<u>Device 0 Function 4 Registers – Power</u> <u>Management</u>

Device 0 Function 4 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 4.

Offset 1	l-0 - V	endor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
0.00		•
		evice ID for Power Manager (4259h) RO
15-0		ode (reads 4259h to identify CN400 NB virtual
	devic	e function 4)
Offset 5	5-4 -C	ommand (0006h) RW
15-10		
15-10		Back-to-Back Cycle EnableRO
,	()	Fast back-to-back transactions only allowed to
	U	the same agent default
	1	Fast back-to-back transactions allowed to
	•	different agents
8	SERI	R# EnableRO
	0	SERR# driver disabled
	1	SERR# driver enabled
7	Addı	ress / Data SteppingRO
	0	Device never does stepping default
	1	Device always does stepping
6	Parit	y Error Response RW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normally default
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Write default
•	1	Bus masters may generate Mem Write & Inval
3	-	ial Cycle MonitoringRO
	0 1	Does not monitor special cycles default Monitors special cycles
2	_	Bus MasterRO
2	0	Never behaves as a bus master
	1	Can behave as a bus master default
1	-	ory SpaceRO
-	0	Does not respond to memory space
	1	Responds to memory space default
0	I/O S	SpaceRO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space
		-

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	eted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6)write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	nled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Recei	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
	-	write one to clear
11	Signs	aled Target Abort always reads 0
	0	Target Abort never signaled
10-9		SEL# Timing
10 /		Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8		Parity Error Detected
Ū	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
	•	response enabled via command bit- $6 = 1$ and
		the North Bridge was initiator of the operation
		in which the error occurredwrite one to clear
7	Fast	Back-to-Back Capable always reads 0
6		Definable Features always reads 0
5		Hz Capablealways reads 0
4		orts New Capability listalways reads 0
3-0	Reser	
		ž
		rision ID (0nh)RO
11-0	Chip	Revision Codealways reads 0nh
Officet () Duo	gramming Interface (00h)
		gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Offset A	A - Sul	Class Code (00h)RO
7-0		Class Codereads 00 to indicate Host Bridge
		_
Offset I	<u> </u>	se Class Code (06h)RO

7-0 Base Class Code .. reads 06 to indicate Bridge Device



Device 0 Function 4 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Power Management Control

Offset .	A0 – Power Management Mode (00h)RW
7	Dynamic Power Management
	0 Disabledefault
	1 Enable
6	Halt / Shutdown Power Management
	0 Disabledefault
	1 Enable
5	Stop Clock Power Management
	0 Disabledefault
	1 Enable
4	Suspend Status Power Management
	0 Disabledefault
	1 Enable
3-0	Reserved always reads 0
Offset .	A1 – DRAM Power Management (00h) RW
7	Reservedalways reads 0
6	Dynamic CKE when DRAM Idle
	0 Disabledefault
	1 Enable
5	Dynamic DRAM I/O Pad Power Down (Float)
	0 Disabledefault
	1 Enable
4-0	Reserved always reads 0

7 Host Interface Power Management 0 Disable	default
0 Disable	default
1 Enable	
6 DRAM Interface Power Management	
0 Disable	default
1 Enable	
5 V-Link Interface Power Management	
0 Disable	default
1 Enable	
4 AGP Interface Power Management	
0 Disable	default
1 Enable	
3 PCI #2 Interface Power Management	
0 Disable	default
1 Enable	
2 Graphics Interface Power Management	
0 Disable	default
1 Enable	
1 Reservedalways	
0 Host Fast Power Management (DADS	Fast
Timing)	
0 Disable	default
1 Enable	
Offset A3 – DRAM Pad Toggle Reduction (00h)	RW
	1
7 MA / SCMD Pin Toggle Reduction 0 Disable	dafault
1 Enable (MA and S command pins	

BIOS Scratch

 Jiiset i	<u> DU-EF – BIOS Scratch</u>	Kegisters	KW
7-0	No hardware function	1	$\frac{1}{\text{default}} = 0$

toggle if not accessed)

6-0 Reserved always reads 0



Device 0 Function 7 Registers – V-Link

Device	0 Function 7 Header Registers	Offset '	7-6 – Status (0200h)RWC
		15	Detected Parity Error
	isters are located in PCI configuration space. They	13	0 No parity error detected default
	be programmed using PCI configuration mechanism 1		1 Error detected in either address or data phase.
	CF8 / CFC with bus number and device number equal		This bit is set even if error response is disabled
to zero a	and function number equal to 7.		(command register bit-6)write one to clear
		14	Signaled Sys Err (SERR# Asserted) . always reads 0
Offset 1	-0 - Vendor ID (1106h)RO	13	Signaled Master Abort
15-0	ID Code (reads 1106h to identify VIA Technologies)	13	e e e e e e e e e e e e e e e e e e e
	· · · · · · · · · · · · · · · · · · ·		0 No abort received default
	3-2 - Device ID for V-Link Control (7259h) RO	10	1 Transaction aborted by master . write 1 to clear
15-0	ID Code (reads 7259h to identify the CN400 North	12	Received Target Abort 0 No abort receiveddefault
	Bridge virtual device function 7)		
		11	1 Transaction aborted by target write 1 to clear
	5-4 –Command (0006h) RW	11	Signaled Target Abortalways reads 0
15-10	Reserved always reads 0	10.0	0 Target Abort never signaled
9	Fast Back-to-Back Cycle EnableRO	10-9	.
	0 Fast back-to-back transactions only allowed to		00 Fast
	the same agent default		01 Mediumalways reads 01
	1 Fast back-to-back transactions allowed to		10 Slow
	different agents		11 Reserved
8	SERR# Enable RO	8	Data Parity Error Detected
	0 SERR# driver disabled default		0 No data parity error detected default
	1 SERR# driver enabled		1 Error detected in data phase. Set only if error
7	Address / Data SteppingRO		response enabled via command bit- $6 = 1$ and
	0 Device never does stepping default		the North Bridge was initiator of the operation
	1 Device always does stepping		in which the error occurredwrite one to clear
6	Parity Error ResponseRW	7	Fast Back-to-Back Capablealways reads 0
	0 Ignore parity errors & continue default	6	User Definable Featuresalways reads 0
	1 Take normal action on detected parity errors	5	66MHz Capablealways reads 0
5	VGA Palette SnoopRO	4	Supports New Capability listalways reads 0
	0 Treat palette accesses normally default	3-0	Reservedalways reads 0
	1 Don't respond to palette accesses on PCI bus	0.00	0 D D (0 L)
4	Memory Write and Invalidate CommandRO		8 - Revision ID (0nh)RO
•	0 Bus masters must use Mem Write default	12-0	Chip Revision Codealways reads 0nh
	1 Bus masters may generate Mem Write & Inval		
3	Special Cycle MonitoringRO	Offset !	9 - Programming Interface (00h)RO
3	0 Does not monitor special cycles default		Interface Identifieralways reads 00h
	1 Monitors special cycles		A - Sub Class Code (00h)RO
2	PCI Bus MasterRO		
2	0 Never behaves as a bus master	7-0	Sub Class Codereads 00 to indicate Host Bridge
	1 Can behave as a bus master default	<u>Offset</u>	B - Base Class Code (06h)RO
1		7-0	Base Class Code reads 06 to indicate Bridge Device
1	Memory SpaceRO		
	O Does not respond to memory space	Offset 2	<u> 2D-2C – Subsystem Vendor ID (0000h) W1 / RO</u>
•	1 Responds to memory space		Subsystem Vendor IDdefault = 0
0	I/O SpaceRO		gister may be written once and is then read only.
	O Does not respond to I/O spacedefault	•	2
	1 Responds to I/O space		2F-2E – Subsystem ID (0000h)
			Subsystem IDdefault = 0
		This reg	gister may be written once and is then read only.
		Offset :	37-34 - Capability Pointer (CAPPTR)RO
		α	and a Coat Coat Coat the atant of any Commetical and a

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h

Offset 45 -NB V-Link Bus Timer (44h).....RW



Device 0 Function 7 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Offset 40 - V-Link Specification ID (40h)RO

V-Link Control

7-0	Specification Revisionalways reads 40	7-4	Timer for Normal Priority Requests from SB 0000 Immediate						
			0001 1*4 VCLKs						
Offset 4	41 – NB V-Link Capability (39h)RO		0010 2*4 VCLKs						
7-6	Reservedalways reads 0		0011 3*4 VCLKs						
5	16-bit Bus Width Supported by NBRO		0100 4*4 VCLKsdefault						
	0 Not Supported		0101 5*4 VCLKs						
	1 Supporteddefault		0110 6*4 VCLKs						
4	8-Bit Bus Width Supported by NBRO		0111 7*4 VCLKs						
	0 Not Supported		1000 8*4 VCLKs						
	1 Supporteddefault		1001 16*4 VCLKs						
3	4x Rate Supported by NBRO		1010 32*4 VCLKs						
	0 Not Supported		1011 64*4 VCLKs						
	1 Supporteddefault		11xx Own the bus for as long as there is a request						
2	2x Rate Supported by NBRO	3-0	Timer for High Priority Requests from SB						
	0 Not Supporteddefault		0000 Immediate						
	1 Supported		0001 1*2 VCLKs						
1	Reservedalways reads 0		0010 2*2 VCLKs						
0	8x Rate Supported by NBRO		0011 3*2 VCLKs						
	0 Not Supported		0100 4*2 VCLKsdefault						
	1 Supported default		0101 5*2 VCLKs						
			0110 6*2 VCLKs						
Offact	42 ND Downlink Command (99k) DW		0111 7*2 VCLKs						
	42 – NB Downlink Command (88h) RW		1000 8*2 VCLKs						
7-4	DnCmd Max Request Depth (0=1 DnCmd)def = 8		1001 16*2 VCLKs						
3-0	DnCmd Write Buffer Size (doublewords) def = 8		1010 32*2 VCLKs						
Offset 4	43 – NB Uplink Max Req Depth (80h)RO		1011 64*2 VCLKs						
7-4	UpCmd Max Request Depth (0=1 UpCmd) def = 8		11xx Own the bus for as long as there is a request						
7-4	Indicates the maximum allowable number of								
	outstanding UPCMD requests								
3-0	Reservedalways reads 0								
o v recoursed									
Offset 4	44 – NB Uplink Buffer Size (82h)RO								
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8								
3-0	UpCmd P2P Write Buffer Size (max lines) def = 2								



Offset -	46 - NB V-Link Misc Control (00h)RW	Offset 4	48 - NB/SB V-Link Configuration (18h)RW
7	Downstream High Priority	7	V-Link Parity Check
	0 Disable High Priority Down Commands def		0 Disable default
	1 Enable High Priority Down Commands		1 Enable
6	Downlink Priority	6	Reservedalways reads 0
-	0 Treat Downlink Cycles as Normal Priority def	5	16-bit Bus Width Supported
	1 Treat Downlink Cycles as High Priority		0 Not Supported
5-4	Combine Multiple STPGNT Cycles Into One V-		1 Supported
	Link Command	4	8-Bit Bus Width Supported
	00 Compatible, 1 command per V-Link cmd def	•	0 Not Supported
	01 2 commands per V-Link command		1 Supporteddefault
	10 3 commands per V-Link command	3	4x Rate Supported
	11 4 commands per V-Link command	•	0 Not Supported
3-2	V-Link Master Access Ordering Rules		1 Supporteddefault
0 2	00 High priority read, pass normal read (not pass	2	Reserved always reads 0
	write)	1	V-Link Split Bus
	01 Read (high/normal) pass write (HR>LR>W)	•	0 Disable default
	1x Read / write in order (ignore bit-1)		1 Enable
1	Read Around Write (ignored if bit-3 = 1)	0	8x Rate Supported
_	0 Reads always pass writes default	v	0 Not Supported default
	1 8RAW		1 Supported
0	Reservedalways reads 0		••
	·		Transfers
Offset -	47 – V-Link Control (00h) RW	V-	Per
7-6	Reservedalways reads 0	Link	
5	C2P Read L1 Ready Return Timing	Mode	
	0 V-Link bus decodes C2P Read Ack cmd def	0	4x 8 Bidirectional 0 0
	1 Wait till previous P2C write cycles all flushed	1	8x 4+4 Split 1 0 1
4	Reservedalways reads 0	2	8x 8 Bidirectional 1 0 0
3	Down Strobe Dynamic Stop	3	4x 16 Bidirectional 0 1 0
	0 Disabledefault	4	8x 8+8 Split 1 1 1
	1 Enable	Offeet /	49 – SB V-Link Capability (19h)WC
2	Auto-Disconnect		
	0 Disabledefault	7-6	Reserved always reads 0
	1 Enable	5	16-bit Bus Width Supported by SBRO
1	V-Link Disconnect Cycle for STPGNT Cycle		0 Not Supported
	0 Disabledefault	4	1 Supported
	1 Enable	4	8-Bit Bus Width Supported by SBRO
0	V-Link Disconnect Cycle for HALT Cycle		0 Not Supported
	0 Disabledefault	2	1 Supporteddefault
	1 Enable	3	4x Rate Supported by SBRO
			0 Not Supported
		2	1 Supported default
		2	2x Rate Supported by SBRO
			0 Not Cumported 1. C. 14
			0 Not Supported default
		1	1 Supported
		1 0	

Supporteddefault

0 Not Supported



Offset 4	4A – SB Downlink Status (88h)RO	Offset	4E – CCA Master Priority (00h)RW
7-4	DnCmd Max Request Depth (0=1 DnCmd)def = 8	7	1394 High Priority
3-0	DnCmd Write Buffer Size (doublewords) def = 8	•	0 Low priority default
	Dicina (viice Bailer Size (double voids) der		1 High priority
Offset 4	4B – SB Uplink Command (80h)RW	6	LAN / NIC High Priority
7-4	UpCmd Max Request Depth (0=1 UpCmd)def = 8	U	0 Low priority default
, -	Indicates the maximum allowable number of		1 High priority
	outstanding UPCMD requests	5	- · ·
3-0	Reservedalways reads 0	5	Reservedalways reads 0
3-0	Reservedarways reads 0	4	USB High Priority
Offset 4	4C – SB Uplink Command (82h)RW		0 Low priority default
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8		1 High priority
3-0	UpCmd P2P Write Buffer Size (max lines) $def = 2$	3	Reserved always reads 0
3-0	openiu 121 write butter size (max mies)det – 2	2	IDE High Priority
Offset 4	4D – SB V-Link Bus Timer (44h)RW		0 Low priority default
7-4	Timer for Normal Priority Requests from NB		1 High priority
/ - 4	0000 Immediate	1	AC97-ISA High Priority
			0 Low priority default
	0001 1*4 VCLKs		1 High priority
	0010 2*4 VCLKs	0	PCI High Priority
	0011 3*4 VCLKs		0 Low priority default
	0100 4*4 VCLKs default		1 High priority
	0101 5*4 VCLKs		g py
	0110 6*4 VCLKs	Offset	4F – SB V-Link Misc Control (00h)RW
	0111 7*4 VCLKs	7	Upstream Command High Priority
	1000 8*4 VCLKs	•	0 Disable high priority up commands default
	1001 16*4 VCLKs		1 Enable high priority up commands
	1010 32*4 VCLKs	6-4	Reservedalways reads 0
	1011 64*4 VCLKs	3	Up Strobe Dynamic Stop
	11xx Own the bus for as long as there is a request	3	0 Disable default
3-0	Timer for High Priority Requests from NB		
	0000 Immediate	2.1	1 Enable
	0001 1*2 VCLKs	2-1	Reserved always reads 0
	0010 2*2 VCLKs	0	Down Cycle Wait for Up Cycle Write Flush
	0010 2-2 VCLKs 0011 3*2 VCLKs		(Except Down Cycle Post Write)
	0110 4*2 VCLKsdefault		0 Disable default
			1 Enable
	0101 5*2 VCLKs		
	0110 6*2 VCLKs		
	0111 7*2 VCLKs		
	1000 8*2 VCLKs	Offset	57 – Bank 7 Ending (01h)RO
	1001 16*2 VCLKs		I Bank 7 Ending Address High (HA[31:24]) sent to the
	1010 32*2 VCLKs		Bridge. (See also Function 3 Rx47).
	1011 64*2 VCLKs	South	Bridge. (See also Function 3 Kx47).
	11xx Own the bus for as long as there is a request		
		Offset	61 – C-ROM Shadow (00h)RW
		(same a	as Function 3 Rx80)
		Offset	62 - D-ROM Shadow (00h)RW
			as Function 3 Rx81)
		Offers	(2 F DOM Shadow / Marra Hala / SMI (00k) DW
			63 – F-ROM Shadow / Mem Hole / SMI (00h)RW as Function 3 Rx82)
		Offers	CA E DOM Chadaw (00h)
			64 – E-ROM Shadow (00h)RW
		(same a	as Function 3 Rx83)

-77-



PCI Bus Control

These registers are normally programmed once at system initialization time.

Offset		I Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	Reser	vedalways reads 0
5-4	PCI I	Master to DRAM Prefetch
	00	Always prefetch default
	x1	Never prefetch
	10	Prefetch only for Enhance command
3	Reser	rvedalways reads 0
2	PCI I	Master Read Buffering
	0	Disabledefault
	1	Enable
1	Delay	Transaction
	0	Disabledefault
	1	Enable
0	Reser	ved always reads 0
Official	71 CD	NU to DOI Flow Control (49b) DWC
		PU to PCI Flow Control (48h)RWC
7	. •	StatusRWC
	0	No retry occurred default
	1	Retry occurred
6		Timeout Action
	0	Retry forever (record status only)
	1	Flush buffer or return FFFFFFFh for reads
- 1	ъ.	default
5-4		Count and Retry Backoff
	00	Retry 2 times, backoff CPU default
	01	Retry 16 times
	10	Retry 4 times
2	11	Retry 64 times
3	PCI I	
	0	Disable Land Land Land Land Land Land Land Land
•	1	Enable default
2	Reser	· · · · · · · · · · · · · · · · · · ·
1	-	patible Type#1 Configuration Cycles
	0	Disable (fixed AD31)default
•	1	Enable
0		L Control
	0	AD11, AD12 default
	1	AD30, AD31

Offset	73 - PCI Master Control (00h)RW
7	Reservedalways reads 0
6	PCI Master 1-Wait-State Write
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
5	PCI Master 1-Wait-State Read
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
4	WSC#
	0 Disable default
	1 Enable
3-1	Reserved always reads 0
0	PCI Master Broken Timer Enable
	0 Disable default
	1 Enable. Force into arbitration when there is no
	FRAME# 16 PCICLK's after the grant.



Offset 75 - PCI Arbitration 1 (00h)RW **Arbitration Mode** 0 REQ-based (arbitrate at end of REQ#).. default 1 Frame-based (arbitrate at FRAME# assertion) 6-4 **CPU Latency** Reservedalways reads 0 2-0 **PCI Master Bus Time-Out** (force into arbitration after a period of time) 000 Disable default 001 1x16 PCICLKs 010 2x16 PCICLKs 011 3x16 PCICLKs 100 4x16 PCICLKs 111 7x16 PCICLKs

	erviourioren Briage Bata enece
Offset '	76 - PCI Arbitration 2 (00h)RW
7	I/O Port 22 Access
	0 CPU access to I/O address 22h is passed on to
	the PCI busdefault
	1 CPU access to I/O address 22h is processed
	internally
6	Reserved always reads 0
5-4	Master Priority Rotation Control
	00 Disable default
	01 Grant to CPU after every PCI master grant
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	Setting 01: the CPU will always be granted access
	after the current bus master completes, no matter how
	many PCI masters are requesting. <u>Setting 10</u> : if other PCI masters are requesting during
	the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes.
	Setting 11: if other PCI masters are requesting, the
	highest priority will get the bus next, then the next
	highest priority will get the bus, then the CPU will
	get the bus.
	In other words, with the above settings, even if
	multiple PCI masters are continuously requesting the
	bus, the CPU is guaranteed to get access after every
	master grant (01), after every other master grant (10)
	or after every third master grant (11).
3-2	Select REQn# to REQ4# mapping
	00 REQ4#default
	01 REQ0#
	10 REQ1#

11 REQ2#

Enable

REQ4# is High Priority Master

Reserved

1

.....always reads 0

0 Disable default



Graphics Aperture Control

0

Reserved

Offset 85-84 - Graphics Aperture Size (0000h).....RW **15-12 Reserved** always reads 0 **11-0 Graphics Aperture Size** [**31:20**]......default = 00h 111100111111 4MB 1111001111110 8MB 1111001111100 16MB 111100111000 32MB 111100110000 64MB 111100100000 128MB 111100000000 256MB 111000000000 512MB 110000000000 1GB 100000000000 2GB <= Max supported 000000000000 4GB <= Do not program In AGP 2.0 mode, only 4MB - 256MB are supported Offset 88 - GART Base (00h).....RWalways reads 0 Reserved **GART Window Access** Disable.....default 1 Enable

.....always reads 0

V-Link CKG Control

Offset	B0 – V-Link CKG Control 1 (00h)RW
7	Rise Time Duty Cyclc Control - V-Link #1 R-Port
6	Rise Time Duty Cyclc Control - V-Link #0 R-Port
5	Fall Time Duty Cyclc Control - V-Link #1 R-Port
4	Fall Time Duty Cyclc Control - V-Link #0 R-Port
3	Rise Time Duty Cyclc Control - V-Link #1 S-Port
2	Rise Time Duty Cyclc Control - V-Link #0 S-Port
1	Fall Time Duty Cyclc Control - V-Link #1 S-Port
0	Fall Time Duty Cyclc Control - V-Link #0 S-Port
Offeet	D1 VIII-L CI/C C(12 (00L)
Offset	<u>B1 – V-Link CKG Control 2 (00h)RW</u>
7-4	Reservedalways reads 0
7-4	Reserved always reads 0
7-4 3	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port



V-Link Compensation / Drive Control

	84 – V-Link NB Compensation Control (00h) RW	VT8235 South Bridge:					
7-5	V-Link Autocomp Output Value – High Drive .RO	Offer a 4	DO VI inte CD Commonstion Control (00b) DW				
4	Reserved always reads 0		B8 – V-Link SB Compensation Control (00h)RW				
3-1	V-Link Autocomp Output Value – Low DriveRO		V-Link Autocomp Output Value – High Drive . RO				
0	Compensation Select	4-1	Reserved always reads 0				
	0 Auto Comp (use values in bits 7-5, 3-1) default	0	Compensation Select				
	1 Manual Comp (use values in RxB5, B6)		0 Auto Comp (use values in bits 7-5) default				
Offset I	B5 – V-Link NB Strobe Drive Control (00h) RW		1 Manual Comp (use values in RxB9)				
		Offset 1	B9 – V-Link SB Strobe Drive Control (00h)RW				
7-5	V-Link Strobe Pullup Manual Setting (High)		V-Link Strobe Pullup Manual Setting (High)				
4	Reserved always reads 0	4	Reservedalways reads 0				
3-1	V-Link Strobe Pulldown Manual Setting (Low)						
0	Reserved always reads 0	3-1 V-Link Strobe Pulldown Manual Setting (Low) 0 Reservedalways rea					
	B6 – V-Link NB Data Drive Control (00h)RW	U	always leads 0				
7-5	V-Link Data Pullup Manual Setting (High)						
4	Reserved always reads 0	VT823	3 South Bridge (VT8233, VT8233A):				
3-1	V-Link Data Pulldown Manual Setting (Low)	<u>V 1025</u>	5 South Bridge (* 16255, * 162557).				
0	Reservedalways reads 0	Offset 1	B8 – V-Link SB Compensation Control (00h)RW				
Offset I	B7 – V-Link NB Receive Strobe Delay (00h) RW	7-6	V-Link Autocomp Output Value always reads 0				
7- 2	Reservedalways reads 0	5	Pullup Compensation Selection				
1-0	NB V-Link Strobe Delay for Receiving	_	0 Auto Comp (use values in bits 7-6) default				
1-0	00 150 psec earlydefault		1 Manual Comp (use values in bits 3-2)				
	01 No delay	4	Pulldown Compensation Selection				
	10 150 psec late		0 Auto Comp (use values in bits 7-6) default				
	11 300 psec late		1 Manual Comp (use values in bits 1-0)				
	11 300 psec late	3-2	Pullup Compensation Manual Setting def = 0				
		1-0	Pulldown Compensation Manual Setting def = 0				
		Offset 1	B9 – V-Link SB Drive Control (00h)RW				
		7-6	SB V-Link Strobe Pullup Manual Setting				
		5-4	SB V-Link Strobe Pulldown Manual Setting				
		3-1	Reserved always reads 0				
		0	SB V-Link Slew Rate Control				
			0 Disable default				
			1 Enable				
		DD / 14	46.6				
		DRAM	Above 4G Support				
			E4 – Low Top Address Low (00h)RW				
		`	s Function 3 Rx84)				
		Offset E5 – Low Top Address High (FFh)RW (same as Function 3 Rx85)					
		`	,				
		Offset E6 – SMM / APIC Decoding (01h)RW (same as Function 3 Rx86)					



<u>Device 1 Registers – PCI-to-PCI Bridge</u>

Device 1 Header Registers Device 1 Offset 7-6 - Status (Primary Bus) (0230h).....RWC Detected Parity Error.....always reads 0 15 All registers are located in PCI configuration space. They 14 Signaled System Error (SERR#)...... always reads 0 should be programmed using PCI configuration mechanism 1 13 **Signaled Master Abort** through CF8 / CFC with bus number of 0 and function number 0 No abort received......default equal to 0 and device number equal to one. Transaction aborted by the master with Master-Abort (except Special Cycles)..... Device 1 Offset 1-0 - Vendor ID (1106h).....RO write 1 to clear 15-0 ID Code (reads 1106h to identify VIA Technologies) **Received Target Abort** 12 No abort received default Device 1 Offset 3-2 - Device ID (B198h).....RO Transaction aborted by the target with Target-15-0 ID Code (reads B198h to identify the North Bridge Abort write 1 to clear PCI-to-PCI Bridge device) Signaled Target Abort.....always reads 0 10-9 DEVSEL# Timing Device 1 Offset 5-4 - Command (0007h)......RW 00 Fast 15-10 Reservedalways reads 0 Mediumalways reads 01 Fast Back-to-Back Cycle EnableRO 10 Slow Fast back-to-back transactions only allowed to 11 Reserved the same agent default Data Parity Error Detectedalways reads 0 Fast back-to-back transactions allowed to Fast Back-to-Back Capable always reads 0 different agents User Definable Featuresalways reads 0 8 SERR# Enable RO 66MHz Capablealways reads 1 5 0 SERR# driver disabled default 4 Supports New Capability list.....always reads 1 SERR# driver enabled 3-0 Reservedalways reads 0 7 Address / Data SteppingRO 0 Device never does stepping default Device 1 Offset 8 - Revision ID (00h)RO Device always does stepping **Chip Revision Code** (00=First Silicon) 6 Parity Error Response.....RW Ignore parity errors & continue...... default Take normal action on detected parity errorsalways reads 0 Device 1 Offset 9 - Programming Interface (00h).....RO Memory Write and Invalidate Command......RO This register is defined in different ways for each Base/Sub-Bus masters must use Mem Write default Class Code value and is undefined for this type of device. Bus masters may generate Mem Write & Inval 3 Special Cycle MonitoringRO Device 1 Offset A - Sub Class Code (04h).....RO 0 Does not monitor special cycles default Monitors special cycles 7-0 Sub Class Code. reads 04 to indicate PCI-PCI Bridge 2 Bus Master RW Device 1 Offset B - Base Class Code (06h).....RO 0 Never behaves as a bus master Base Class Code .. reads 06 to indicate Bridge Device Enable to operate as a bus master on the primary interface on behalf of a master on the secondary interface default Device 1 Offset E - Header Type (01h).....RO Memory Space RW 0 Does not respond to memory space Header Type Code reads 01: PCI-PCI Bridge 1 Enable memory space access default I/O Space RW 0 Does not respond to I/O space

Enable I/O space accessdefault



Device	e 1 Off	fset 1	13-10	– Gr	ap	hics A	Aperti	ıre E	Base	(00	<u> 000</u>	
0008h	ı)	•••••	•••••		••••			•••••	•••••	••••	•••••	RW
mı ·	•				1	.1	C 11		- 1	c	٠,٠	

This register is interpreted per the following definition if RxFD[1]=1 (AGP 2.0 registers enabled).

31	30	29	28	-	-	27	26	25	24	23	22	(Base)
<u>11</u>	10	9	8	7	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	2	1	0	(Size)
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	RW	4M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	0	8M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	0	0	16M
RW	RW	RW	RW	0	0	RW	RW	RW	0	0	0	32M
RW	RW	RW	RW	0	0	RW	RW	0	0	0	0	64M
RW	RW	RW	RW	0	0	RW	0	0	0	0	0	128M
RW	RW	RW	RW	0	0	0	0	0	0	0	0	256M
RW	RW	RW	0	0	0	0	0	0	0	0	0	512M
RW	RW	0	0	0	0	0	0	0	0	0	0	1G
RW	0	0	0	0	0	0	0	0	0	0	0	2G-max
0	0	0	0	0	0	0	0	0	0	0	0	4G
21	-4	Rese	erved	l	always reads 0							

Device 1 Offset 18 - Primary Bus Number (00h)..... RW

Prefetchable always reads 1

Memory Spacealways reads 0

.....always reads 0

3

2-1

Type

Device 1 Offset 19 - Secondary Bus Number (00h)...... RW

7-0 Secondary Bus Number.....default = 0 Note: AGP must use these bits to convert Type 1 to Type 0.

Device 1 Offset 1A - Subordinate Bus Number (00h).... RW

Device	<u> 1 Offset 1C - I/O Base (F0h)</u>	RW
7-4	I/O Base AD[15:12]	default = 1111b
3-0	I/O Addressing Capability	default = 0
Device	1 Offset 1D - I/O Limit (00h)	RW
	1 Offset 1D - I/O Limit (00h) I/O Limit AD[15:12]	

Device	1 Offset 1F-1E - Secondary StatusRO
15-0	Secondary Status
	Rx44[4] = 0: these bits read back 0000h
	Rx44[4] = 1: these bits read back same as $Rx7-6$

Device	1 Offset 21-20 - Memory Base (FFF0h)RW	
15-4	Memory Base AD[31:20] default = FFFh	
3-0	Reserved always reads 0	
Device	1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RV	V
15-4	Memory Limit AD[31:20] default = 0	
3-0	Reserved always reads 0	
Device	1 Offset 25-24 - Prefetchable Mem Base (FFF0h) RW	
15-4	Prefetchable Memory Base AD[31:20]default = FFFh	
3-0	Reserved always reads 0	
Device	1 Offset 27-26 - Prefetchable Memory Limit	
(0000h)	<u>RW</u>	
15-4	Prefetchable Memory Limit AD[31:20] . default = 0	
3-0	Reservedalways reads 0	

<u>Device 1 Offset 34 - Capability Pointer (70h).....RO</u> Contains an offset from the start of configuration space.

7-0 AGP Capability List Pointer always reads 70h



Device 1 Device-Specific Registers

AGP Bus Control

Device	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	CPU-AGP One Wait State Burst Write
	0 Disabledefault
	1 Enable
5-4	Read Prefetch Control
	00 Always prefetch default
	x1 Never prefetch
	10 Prefetch only for Enhance command
3	Reserved always reads 0
2	MDA Present on AGP
	0 Forward MDA accesses to AGP default
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable

Table 12. VGA/MDA Memory/IO Redirection

Ĭ	3E[3]	40[2]	VGA	MDA	Axxxx,	B0000	3Cx,	
ı	<u>VGA</u>	MDA	<u>is</u>	<u>is</u>	B8xxx	<u>-B7FFF</u>	<u>3Dx</u>	3Bx
ı	Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
	0	-	PCI	PCI	PCI	PCI	PCI	PCI
	1	0	AGP	AGP	AGP	AGP	AGP	AGP
ſ	1	1	AGP	PCI	AGP	PCI	AGP	PCI

Dovice	1 Offset 41 CDU to ACD Flow Control 2 (08h) DW
	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
	0 No retry occurred default
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
	0 No action taken except to record statusdef
5 4	1 Flush buffer for write or return all 1s for read
5-4	Retry Count 00 Retry 2, backoff CPUdefault
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
3	0 Disable
	1 Enabledefault
2	Reserved always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
1	Buffered Read Data
	0 Disabledefault
	1 Enable
0	Reservedalways reads 0
U	iteser vedarways reads o
Device	1 Offset 42 - AGP Master Control (00h)RW
7	Reserved (Must Be Programmed to 1) $def = 0$
	When this bit is set, the North Bridge will
	automatically resolve the problem of AGP master
	cycles being blocked by PCI Master Cycles.
6	AGP Master One Wait State Write
	0 Disable default
_	1 Enable
5	AGP Master One Wait State Read
	0 Disable default
	1 Enable
4	Break Consecutive PCI Master Accesses
	0 Disable
•	1 Enable
3	Reserved always reads 0
2	Claim I/O R/W and Memory Read Cycles
	0 Disable default
1	1 Enable
1	Claim Local APIC FEEx xxxx Cycles 0 Disabledefault
0	1 Enable Snoop Write Enable 2T Rate, Support Host Side
U	Snoop Cycles at 2T Rate Snoop Cycles at 2T Rate
	0 Disable default
	1 F1.1.

1 Enable



Device 1 Offset 43 - AGP Master Latency Timer (22h) RW 7-4 Host to AGP Time slot 0 Disable (no timer) 1 16 GCLKs 2 32 GCLKs F 128 GCLKs 3-0 AGP Master Time Slot 0 Disable (no timer) 1 16 GCLKs 2 32 GCLKs ... default F 128 GCLKs

Device	1 Offset 45 – Fast Write Control (72h)RW
7	Force Fast Write Cycle to be QW Aligned
	(if Rx45[6] = 0)
	0 Disable default
	1 Enable
6	Merge Multiple CPU Transactions Into One Fast
	Write Burst Transaction
	0 Disable
	1 Enabledefault
5	Merge Multiple CPU Write Cycles To Memory
	Offset 23-20 Into Fast Write Burst Cycles
	(if Rx45[6] = 0)
	0 Disable
	1 Enabledefault
4	Merge Multiple CPU Write Cycles To
	Prefetchable Memory Offset 27-24 Into Fast
	Write Burst Cycles (if $Rx45[6] = 0$)
	0 Disable
•	1 Enabledefault
3	Reserved always reads 0
2	Fast Write Burst 4T Max (No Slave Flow Control)
	0 Disable default
1	1 Enable
1	Fast Write Fast Back to Back
	0 Disable
0	1 Enabledefault
0	Fast Write Initial Block 1 Wait State
	0 Disable default
	1 Enable
Dv/15	CPU Write CPU Write

Rx45	CPU Write	CPU Write	
Bits	Address	Address	
<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
x1xx	=	-	QW aligned, burstable
0000	=	-	DW aligned, nonburstable
x010	0	0	n/a
0010	0	1	DW aligned, non-burstable
x010	1	-	QW aligned, burstable
x001	0	0	n/a
x001	=	1	QW aligned, burstable
0001	1	0	DW aligned, non-burstable
x011	0	0	n/a
x011	1	-	QW aligned, burstable
x011	0	1	QW aligned, burstable
1000	=	-	QW aligned, non-burstable
1010	0	1	QW aligned, non-burstable
1001	1	0	QW aligned, non-burstable

<u>Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID ...RW</u> 15-0 PCI-to-PCI Bridge Device IDdefault = 0000



Power Management

Device	1 Offset 70 – Capability ID (01h)RO
7-0	Capability IDalways reads 01h
Device	1 Offset 71 – Next Pointer (00h)RO
7-0	Next Pointer: Nullalways reads 00h
Device	1 Offset 72 – Power Mgmt Capabilities 1 (02h) RO
7-0	Power Mgmt Capabilitiesalways reads 02h
Device	1 Offset 73 – Power Mgmt Capabilities 2 (00h) RO
7-0	Power Mgmt Capabilitiesalways reads 00h
Device	1 Offset 74 – Power Mgmt Ctrl/Status (00h) RW
7-2	Reserved always reads 0
1-0	Power State
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot

Device	1 Offset 75 – Power Mgmt S	tatus (00h)RO
7-0	Power Mgmt Status	default = 00
Device	1 Offset 76 – P2P Br. Suppor	rt Extensions (00h)RO
7-0	P2P Bridge Support Extension	ons default = 00
Device	1 Offset 77 – Power Manage	ment Data (00h)RO
7-0	Power Management Data	default = 00



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Table 13. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T_{C}	Case operating temperature	0	85	oC	1
T_{S}	Storage temperature	-55	125	oC	1
$V_{\rm IN}$	Input voltage	-0.5	V_{RAIL} + 10%	Volts	1, 2
V _{OUT}	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2. V_{RAIL} is defined as the V_{CC} level of the respective rail. The CPU interface voltage is CPU dependent. AGP is 1.5V (4x transfer mode) or 0.8V (8x transfer mode). V-Link is 1.5V. Memory is 2.5V. Graphics / Display is 3.3V.

DC Characteristics

 $T_C = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} \pm 5\%$, $V_{CORE} = 1.5V \pm 5\%$, GND=0V

Table 14. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input Low Voltage	-0.50	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage	-	0.55	V	$I_{OL} = 4.0 \text{mA}$
V _{OH}	Output High Voltage	2.4	=	V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input Leakage Current	_	±10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate Leakage Current	_	±20	uA	$0.55 < V_{OUT} < V_{CC}$



MECHANICAL SPECIFICATIONS




Figure 6. Mechanical Specifications - 681-Pin HSBGA Ball Grid Array Package with Heat Spreader