

VT8233 Version CE

V-LINK CLIENT HIGHLY INTEGRATED SOUTH BRIDGE

HIGH BANDWIDTH V-LINK CLIENT CONTROLLER
INTEGRATED FAST ETHERNET,
INTEGRATED DIRECT SOUND AC97 AUDIO,
ULTRADMA-100/66/33 MASTER MODE EIDE CONTROLLER,
SIX PORT USB CONTROLLER, KEYBOARD/MOUSE CONTROLLER,
RTC, LPC, SMBus, SERIAL IRQ, PLUG AND PLAY, ACPI
AND PC99 COMPLIANT Enhanced Power Management

Revision 2.8 July 22, 2002

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 1999, 2000, 2001, 2002 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT8233, VT8233A, and VT8233C may only be used to identify products of VIA Technologies.

Cyrix6_x86[™] is a registered trademark of VIA Technologies.

AMD6_K86[™], AMD-K6[™], AMD-K7[™] and Athlon [™] are registered trademarks of Advanced Micro Devices Celeron Pentium, Pentium, Pentium-III[™], Pentium, and Intel[™], are registered trademarks of Intel Corp.

PS/2™ is a registered trademark of International Business Machines Corp.

Windows 98[™], Windows 2000[™], Windows XP[™], and Plug and Play[™] are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA[™] is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:

940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Web: http://www.viatech.com

Taipei Office:

8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC

Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453 Web: http://www.via.com.tw



REVISION HISTORY

Document Release	Date	Revision	Initials
1.0	5/10/01	Initial external release (no change of content from internal revision 0.97)	DH
1.1	9/2/01	Added "Version CD" to Title and Header; Updated company address	DH
		Changed polarity of INIT# signal; Removed external APIC support	
		Updated pin descriptions for GPI[15:8], GPO[15:8] & note under GPO table	
		Updated Func 0 and 2-6 registers; Moved APIC register summary table & registers	
2.0	9/2/01	Changed title page and page header to "Version CD/CE"	DH
		Added changes for Version CE:	
		GPIO Pin Descriptions and added VGATE, AGPBZ, VIDSEL, GHI functions KBC RxE0, E6-EB, APIC Rx1, 3	
		F0 Rx4D[7], 4E[4], 53, 5A, 78-7A, 80[7], E5[5-3]; PMIO Rx4C-4F, 54-57, 5C	
		F1 Rx6[4], 9[2,0], 4E-4F, 50[27,19,11,3], 54[6-3]; F2-4 Rx4[2-1], 41[4], 48-49	
2.1	9/18/01	Removed "Preliminary" from document revision number	DH
		Modified Overview to indicate both versions CD and CE available	
		Changed Vlink to V-Link and VD[15-0] pin names to VAD[15-0] (15-8 reserved)	
		Added pin descriptions for VGATE, AGPBZ#, VIDSEL, GHI#, VRDPSLP,	
		CPUMISS, AOLGPI; Added strap pin description table; Fixed default pin states	
		(GPI0-7, 9, 16-19, 30-31); Changed GPO8-15 to O instead of OD output type	
		Updated Func 0 Rx41[6-0],42[3],49[1-0],54-57,59[0],6F[4],80[7],E4[6],E5[5-0] Updated PMIO Rx0[10],2[10],28[7],2A[7],34[1],40[2]	
		Updated Fino Rx4[10],2[10],28[7],24[7],34[1],40[2] Updated Func 1 Rx44[0], Func 2-4 Rx41[4],48[4], Func 5/6 Rx49, Func 6 Rx8	
2.2	10/2/01	Changed title from "CD/CE" to "CE" because data sheet covers both but is primarily	DH
2.2	10/2/01	for CE; Fixed typos in figure 1 block diagram & register descriptions	
		Moved CPUMISS & AOLGPI pin descriptions; made misc edits to pin descriptions;	
		removed descriptions for VGATE, AGPBZ#, VIDSEL, GHI#, VRDPSLP	
		Updated PMIO Rx10[8-7], 5C[1]	
2.21	10/24/01	Corrected register summary table default values: KBC Rx8, APIC Rx1, F1 Rx54	DH
		Updated F0 Rx40[0], 49[6], 4D[4], 4E[4], 7B, 95[7], F1 Rx3C, 54[6,5,3], C4[1-0]	
2.3	11/12/01	Updated pin descriptions: APICD0/1, LREQ#, IORDY, GPI19/28/29, GPO1/2/9-15,	DH
		SLPBTN#, RSMRST# and USBVCC	
		Updated Keyboard Wakeup register names, init sequence, Port 2E Index description Updated / Added 2C-2F Sub Vendor ID and Sub Device ID registers to all Functions	
		Fixed reg summary defaults for F0 Rx67, F1 Rx7-6, 53-50, 71, 79, F5 Rx8, LAN Rx2	
		Removed F0 Rx78-7B, 83, SMBIO Rx8[4], F, F2-4 Rx40[4,0], 41[4,3,0], 48[3-2, 49	
		Added F0 Rx70-73, F2-4 Rx42[4]; Updated F0 Rx4C[3-0], 4E[2-0], 52[1-0], 53[7],	
		67[2], 94[3-2], F1 Rx7-6, 9[3,1], 10-23 lsbs, 71[0], 79[0], F5 Rx8, LAN Rx2	
2.4	11/19/01	Updated Func 0 Rx40-7F, Func 1 Rx3C, 40-C7, Func 5/6 Rx40-7F, SGD/Codec I/O	DH
2.5	1/22/02	Updated logos and trademarks; Fixed PMIO Rx4[0]	DH
		Updated Device 0 F0 Rx80-E7, PMIO Rx0-13,20-25,28-29,30-37,40,42,45,5C,	
		F2-4 USB Rx2C-2F, 40-42, 48-49, 84 and Device 18 F0 LAN registers	
2.6	1/31/02	Fixed various typos and document formatting errors: Fixed pin types in pin lists;	DH
		Fixed alternate functions of pins SDA2-0, LREQ#, IORDY, and SLP#	
		Changed signal names of VLVREF, VLCOMP, CPUMISS to match VT8235L	
2.61	2/12/02	Edited electrical specification tables to match VT8233A and VT8235L table format	DH
2.7	2/13/02 2/26/02	Fixed minor spelling and formatting errors; Fixed Func 0 Rx80[6] Fixed APIC "I/O Redirection Table Entry" format when bits 10-8 = 001b	DH
۷.1	2/20/02	Updated Function 0 Rx8, PMIO Rx10[7], 24[14], 5C[1]	рп
2.71	5/8/02	Updated VIA USA street address on legal page; fixed typo in SMB I/O regs header	DH
2.8	7/22/02	Added SDCS1# pin strap & note on GPO26/27; Updated USB F2-4 Rx3D & fig 4	DH
2.0	1122102	1 radica 52 Co 111 pm strap & note on G1 G20/21, Optiated G5D 12-4 RASD & 11g 4	ווע



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	4
DIFFERENCES BETWEEN THE VT8233 (VERSIONS CD AND CE) AND VT8233C	4
PINOUTS	6
PIN DIAGRAM	6
PIN LISTS	7
PIN DESCRIPTIONS	9
REGISTERS	21
REGISTER OVERVIEW	21
REGISTER DESCRIPTIONS	34
Legacy I/O Ports	34
Keyboard Controller I/O Registers	
DMA Controller I/O Registers	
Interrupt Controller I/O Registers	
Timer / Counter Registers	
CMOS / RTC I/O Registers	
Keyboard / Mouse Wakeup Index / Data Registers	
Keyboard / Mouse Wakeup Registers	
Memory Mapped I/O APIC Registers	
Indexed I/O APIC Registers	
Configuration Space I/O	
Device 17 Function 0 Registers - Bus Control and Power Management	44
PCI Configuration Space Header	44
ISA Bus Control	45
Miscellaneous Control	47
Function Control	48
Serial IRQ, LPC, and PC/PCI DMA Control	48
Plug and Play Control - PCI	
GPIO and Miscellaneous Control	
Programmable Chip Select Control	
ISA Decoding Control	
Power Management-Specific Configuration Registers	
System Management Bus-Specific Configuration Registers	
General Purpose I/O Control Registers	
Power Management I/O-Space Registers	
System Management Bus I/O-Space Registers	
Device 17 Function 1 Registers - Enhanced IDE Controller	
PCI Configuration Space Header	
IDE-Controller-Specific Confliguration Registers	
IDE-controller-specific Confingulation Registers.	
IDE Fower Management Registers	
<u>e</u>	
IDE I/O Registers Povice 17 Function 2 Registers USB Controller Ports 0.1	
Device 17 Function 2 Registers - USB Controller Ports 0-1	
PCI Configuration Space Header	
USB-Specific Configuration Registers	82



USB I/O Registers	83
Device 17 Function 3 Registers - USB Controller Ports 2-3	
PCI Configuration Space Header	84
USB-Specific Configuration Registers	85
USB I/O Registers	86
Device 17 Function 4 Registers - USB Controller Ports 4-5	87
PCI Configuration Space Header	87
USB-Specific Configuration Registers	
USB I/O Registers	89
Device 17 Function 5 Registers - AC97 Audio Controller	90
PCI Configuration Space Header	90
Audio-Specific PCI Configuration Registers	91
I/O Base 0 Regs – Audio Scatter / Gather DMA	93
Device 17 Function 6 Registers - AC97 Modem Controller	102
PCI Configuration Space Header	
Modem-Specific PCI Configuration Registers	103
I/O Base 0 Regs – Modem Scatter / Gather DMA	
Device 18 Function 0 Registers - LAN	108
PCI Configuration Space Header	
LAN-Specific PCI Configuration Registers	108
LAN I/O Registers	110
FUNCTIONAL DESCRIPTIONS	122
POWER MANAGEMENT	122
POwer Management Subsystem Overview	122
Processor Bus States.	
System Suspend States and Power Plane Control	
General Purpose I/O Ports	123
Power Management Events	
System and Processor Resume Events	
Legacy Power Management Timers	
System Primary and Secondary Events	
Peripheral Events	
ELECTRICAL SPECIFICATIONS	126
ABSOLUTE MAXIMUM RATINGS	126
DC CHARACTERISTICS	126
POWER REQUIREMENTS	127
PACKAGE MECHANICAL SPECIFICATIONS	128



LIST OF FIGURES

FIGURE 1.	PC SYSTEM CONFIGURATION USING THE VT8233	5
FIGURE 2.	VT8233 BALL DIAGRAM (TOP VIEW)	6
	POWER MANAGEMENT SUBSYSTEM BLOCK DIAGRAM	
FIGURE 4.	SYSTEM BLOCK DIAGRAM USING THE VT8633 NORTH BRIDGE	124
FIGURE 5.	MECHANICAL SPECIFICATIONS - 376 PIN BALL GRID ARRAY PACKAGE	128

LIST OF TABLES

TABLE 1. VT8233 PIN LIST (<u>NUMERICAL</u> ORDER)	7
TABLE 2. VT8233 PIN LIST (ALPHABETICAL ORDER)	8
TABLE 3. PIN DESCRIPTIONS	9
TABLE 4. MEMORY MAPPED REGISTERS	
TABLE 5. FUNCTION SUMMARY	
TABLE 6. SYSTEM I/O MAP	
TABLE 7. REGISTERS	
TABLE 8. KEYBOARD CONTROLLER COMMAND CODES	
TABLE 9. CMOS REGISTER SUMMARY	
TABLE 10. PNP IRO ROUTING TABLE	



VT8233 VERSION CE

V-LINK CLIENT HIGHLY INTEGRATED SOUTH BRIDGE

HIGH BANDWIDTH V-LINK CLIENT CONTROLLER INTEGRATED FAST ETHERNET INTEGRATED DIRECT SOUND AC97 AUDIO, ULTRADMA-100/66/33 MASTER MODE EIDE CONTROLLER, SIX PORT USB CONTROLLER, KEYBOARD CONTROLLER, RTC, LPC, SMBUS, SERIAL IRQ, PLUG AND PLAY, ACPI, AND PC99 COMPLIANT ENHANCED POWER MANAGEMENT

PRODUCT FEATURES

• Inter-operable with VIA Host-to-V-Link Host Controller

- Combine with VT8753A (Apollo P4X266A) for a complete 533 / 400 MHz FSB Pentium 4 system
- Combine with VT8633 (Apollo Pro266) for a complete 133 / 100 MHz FSB Pentium 3 / VIA C3 Socket-370 system
- Combine with VT8366 (Apollo KT266) for a complete 266 / 200 MHz FSB Athlon / Duron Socket-A system
- May be used interchangably with the VT8233C South Bridge in most board designs †

High Bandwidth 266 MB/S 8-bit V-Link Client Controller

- Supports 66 MHz V-Link Client interface with peak bandwidth of 266 MB/S
- V-Link operates in 2X or 4X modes
- Full duplex commands with separate Strobe / Command
- Request / Data split transaction
- Configurable outstanding transaction queue for V-Link Client accesses
- Auto Client Retry to eliminate V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to eliminate data wait-state / throttle transfer latency; all V-Link transactions for both Host and Client have a consistent view of transaction data depth and buffer size to avoid data overflow.
- Highly efficient V-Link arbitration with minimum overhead; all V-Link transactions have predictable cycle length with known Command / Data duration
- Auto connect / reconnect capability for minimum power consumption

Integrated Peripheral Controllers

- Integrated Fast Ethernet Controller with 1 / 10 / 100 Mbit capability
- Integrated USB Controller with three root hub and six function ports
- Dual channel UltraDMA-100 / 66 / 33 master mode EIDE controller
- AC-link interface for AC-97 audio codec and modem codec
- HSP modem support
- Integrated DirectSound compatible digital audio controller
- LPC interface for Low Pin Count interface to Super-I/O or ROM

• Integrated Legacy Functions

- Integrated Keyboard Controller with PS2 mouse support
- Integrated DS12885-style Real Time Clock with extended 256 byte CMOS RAM and Day/Month Alarm for ACPI
- Integrated DMA, timer, and interrupt controller
- Serial IRQ for docking and non-docking applications
- Fast reset and Gate A20 operation

[†] Some general purpose I/O pin definitions are different - see Overview for list of differences between the VT8233 and VT8233C.



• Concurrent PCI Bus Controller

- 33 MHz operation
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec (data sent to north bridge via high speed V-Link Interface)
- PCI master snoop ahead and snoop filtering
- Eight DW of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Four lines of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs

• Fast Ethernet Controller

- High performance PCI master interface with scatter / gather and bursting capability
- Standard MII interface to external PHYceiver
- 1 / 10 / 100 MHz full and half duplex operation
- Independent 2K byte FIFOs for receive and transmit
- Flexible dynamically loadable EEPROM algorithm
- Physical, Broadcast, and Multicast address filtering using hashing function
- Magic packet and wake-on-address filtering
- Software controllable power down

UltraDMA-100 / 66 / 33 Master Mode EIDE Controller

- Dual channel master mode hard disk controller supporting four Enhanced IDE devices
- Transfer rate up to 33MB/sec to cover PIO mode 4, multi-word DMA mode 2 drives, and UltraDMA-33 interface
- Increased reliability using UltraDMA-100/66 transfer protocols
- Thirty-two levels (doublewords) of prefetch and write buffers
- Dual DMA engine for concurrent dual channel operation
- Bus master programming interface for SFF-8038i rev.1.0 and Windows-95 compliant
- Full scatter gather capability
- Support ATAPI compliant devices including DVD devices
- Support PCI native and ATA compatibility modes
- Complete software driver support

Direct Sound Ready AC97 Digital Audio Controller

- AC-Link access to 4 CODECs (AC97 + AMC97 + MC97)
- Multichannel Audio
- Bus Master Scatter / Gather DMA
- Dedicated read and write channels supporting simultaneous stereo playback and record
- Dedicated read and write channels supporting simultaneous modem receive and transmit
- 4 stereo DirectSound channels with source / volume control / mixer
- 1 dedicated channel supporting multi-channel audio
- 32-byte line-bufers for each SGD channel
- Programmable 8bit / 16bit mono / stereo PCM data format support
- AC97 2.1 compliant



• System Management Bus Interface

- Host interface for processor communications
- Slave interface for external SMBus masters

Universal Serial Bus Controller

- USB v.1.1 and Universal Host Controller Interface (UHCI) v.1.1 compatible
- Eighteen level (doublewords) data FIFO with full scatter and gather capability
- Root hub and six function ports
- Integrated physical layer transceivers with optional over-current detection status on USB inputs
- Legacy keyboard and PS/2 mouse support

Sophisticated PC99-Compatible Mobile Power Management

- Supports both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power management
- ACPI v1.0 Compliant
- APM v1.2 Compliant
- CPU clock throttling and clock stop control for complete ACPI C0 to C3 state support
- PCI bus clock run, Power Management Enable (PME) control, and PCI/CPU clock generator stop control
- Supports multiple system suspend types: power-on suspends with flexible CPU/PCI bus reset options, suspend to DRAM, and suspend to disk (soft-off), all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- One idle timer, one peripheral timer and one general purpose timer, plus 24/32-bit ACPI compliant timer
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
- System event monitoring with two event classes
- Primary and secondary interrupt differentiation for individual channels
- Dedicated input pins for power and sleep buttons, external modem ring indicator, and notebook lid open/close for system wake-up
- 32 general purpose input ports and 32 output ports
- Multiple internal and external SMI sources for flexible power management models
- Enhanced integrated real time clock (RTC) with date alarm, month alarm, and century field
- Thermal alarm on external temperature sensing circuit
- I/O pad leakage control

Plug and Play Controller

- PCI interrupts steerable to any interrupt channel
- Steerable interrupts for integrated peripheral controllers: USB, floppy, serial, parallel, and audio
- Microsoft Windows 98[™], Windows NT[™], Windows 95[™] and plug and play BIOS compliant

• Built-in NAND-tree pin scan test capability

- 0.22um, 2.5V, low power CMOS process
- Single chip 27x27 mm, 376 pin BGA



OVERVIEW

The VT8233 South Bridge is a high integration, high performance, power-efficient, and high compatibility device that supports Intel and non-Intel based processor to V-Link bus bridge functionality to make a complete Microsoft PC99-compliant PCI / LPC system. In addition to ISA extension bus functionality, the VT8233 includes standard intelligent peripheral controllers:

- a) IEEE 802.3 compliant 10 / 100 Mbps PCI bus master Ethernet MAC with standard MII interface to external PHYceiver.
- b) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands. Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT8233 also supports the UltraDMA-33 standard to allow reliable data transfer rates up to 33 MB/sec throughput. The VT8233 also supports the UltraDMA-100 & UltraDMA-66 standards. The IDE controller is SFF-8038i v1.0 and Microsoft Windows-family compliant.
- c) Universal Serial Bus controller that is USB v1.1 and Universal HCI v1.1 compliant. The VT8233 includes three root hubs with six function ports with integrated physical layer transceivers. The USB controller allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support. The controller also implements legacy keyboard and mouse support so that legacy software can run transparently in a non-USB-aware operating system environment.
- d) Keyboard controller with PS2 mouse support.
- e) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI standard.
- f) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-based event handling, general purpose I/O, chip select and external SMI.
- g) Full System Management Bus (SMBus) interface.
- h) Integrated bus-mastering dual full-duplex direct-sound AC97-link-compatible sound system.
- Plug and Play controller that allows complete steerability of all PCI interrupts and interrupt interrupts / DMA channels to any
 interrupt channel. One additional steerable interrupt channel is provided to allow plug and play and reconfigurability of onboard peripherals for Windows family compliance.

The VT8233 also enhances the functionality of the standard ISA peripherals. The integrated interrupt controller supports both edge and level triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to standard ISA DMA modes. Compliant with the PCI-2.2 specification, the VT8233 supports delayed transactions and remote power management so that slower ISA peripherals do not block the traffic of the PCI bus. Special circuitry is built in to allow concurrent operation without causing dead lock even in a PCI-to-PCI bridge environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to the ISA bus to further enhance overall system performance.

Differences Between the VT8233 (Versions CD and CE) and VT8233C

There are two "flavors" of the VT8233 South Bridge available from VIA: the VT8233 (described by this document) and the VT8233C (described in a separate data sheet). These two parts have similar base functionality and can be used (as long as certain rules are followed) interchangeably in the same board designs, but implement different LAN subsystems on-chip. The VT8233C integrates a 3Com LAN subsystem and the VT8233 integrates a VIA LAN subsystem. Pinouts of the two parts are identical except for some General Purpose I/O pins: in the VT8233C, GPIO 8-15 pin functions are not available as these pins were redefined as external PHY control, MAC clock, and alert input functions. Also, in the VT8233C, SMB port 2 is dedicated for use with the 3Com LAN subsystem, so GPIO functions on those pins available in the VT8233 were removed in the VT8233C. So designs that are intended to allow alternate use of either part should take these differences into account.

In addition, there are two <u>versions</u> of the VT8233: version CD and version CE. This data sheet is primarily for the CE version but actually describes both versions with differences between the two versions noted wherever they are different. There is a separate data sheet describing version CD only that can be used as a reference for older designs. For information regarding how to identify CD or CE parts, refer to the marking specifications on the last page of this document.






Figure 1. PC System Configuration Using the VT8233

Revision 2.8 July 22, 2002 -5- Overview



PINOUTS

Pin Diagram

Figure 2. VT8233 Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	VCC 33	CBE 0#	SERR#	T RDY#	CBE 2#	AD18	GPIO 8	GPIO 14	GPIO 11	VCC 33	MRX D1	MTX D1	EE CS#	EE DO	USB P4+	USB P4-	USB P2+	USB P3+	USB P0+	VCC 25
В	VCC 33	AD8	AD9	DEV SEL#	FRM#	AD17	GPIO 10	GPIO 15	GPIO 13	MRX D3	MRX ERR	MTX D0	EE CK	USB OC5#	USB OC2#	USB P5-	USB P2-	USB P1-	USB P0-	VCC 25
C	AD4	AD6	AD7	AD10	I RDY#	AD16	AD19	GPIO9 VRDS	GPIO 12	MRX D2	MTX ENA	MTX D2	EE DI	USB OC3#	USB OC1#	USB P5+	USB P3-	VAD 8	VAD 12	VAD 0
D	AD0	AD2	AD5	AD13	STOP#	GNT 4#	GNT 0#	REQ 1#	MD IO	MD CK	MRX CK	MTX D3	M COL	USB OC4#	USB OC0#	VCC 33	USB P1+	VAD 11	VAD 9	VAD 1
E	AD21	AD1	AD3	AD11	CBE 1#	PAR	REQ 4#	GNT 1#	RAM VCC	MRX D0	MRX DV	MTX CK	M CRS	USB GND	USB GND	USB CLK	VAD 3	VAD 5	V BE0#	UP CMD
F	AD23	AD22	AD20	AD12	AD14	AD15	VCC 33	REQ 0#	RAM GND	MII VCC	MII VCC	MII VCC	MII VCC	USB VCC	USB VCC	GND	UP STB	UP STB#	DN STB	DN STB#
G	AD25	AD24	CBE 3#	REQ 3#	INT A#	GND	VCC 33	vcc	GND	GND	VCC 33	GND	VCC	VCC 33	GND	VL REF	DN CMD	V PAR	V BE1#	VAD 2
Н	AD28	AD26	AD27	PCI RST#	VCC 33	VCC 33	Н7	8	9	10	11	12	13	H14	VCC 25	VAD 4	VAD 6	VAD 7	VAD 10	VAD 13
J	AD30	AD31	AD29	REQ 2#	INT B#	VCC	J	GND	GND	GND	GND	GND	GND	J	VCC	VCC VK	V COMP	VAD 14	VCC 25	VCC 25
K	VCC 33	INT D#	GNT 2#	INT C#	GNT 3#	GND	K	GND	GND	GND	GND	GND	GND	K	VCC 25	V CLK	VAD 15	SMI#	SLP#	TPO
L	AC BTCK	AC SDO	SDI3 AGBZ	AC RST#	VCC 33	VCC 33	L	GND	GND	GND	GND	GND	GND	L	GND	PLL VCC	PCI CLK	NMI	IGN NE#	INIT#
M	SDI2 VGT	MS DT	AC SDI0	AC SDI1	AC SYNC	VCC	M	GND	GND	GND	GND	GND	GND	M	VCC	PLL GND	APIC D0	A20 M#	STP CLK#	VCC 33
N	KB CK	KB DT	MS CK	RING#	VSUS 33	GND	N7	8	9	10	11	12	13	N14	VCC 33	APIC CLK	APIC D1	F ERR#	PD CS1#	INTR
P	SUS ST1#	PME#	CPU MISS	GPO 0	VSUS 33	GND	VCC 33	VCC	GND	VCC 33	GND	VCC 33	VCC	GND	GND	VCC 33	PD DRQ	PD A2	PD CS3#	PD A0
R	BAT LOW#	THRM #	SUS CLK	LID#	VSUS 33	VSUS 33	VCC 33	IO RDY	IO R#	SA 19	XD3	VCC 33	SD IOW#	VCC 33	GND	PD DAK#	PD A1	PD D14	PD D0	PD D15
T	EXT SMI#	SUS A#	SMB CK1	SUS C#	PWR GD	GPIO C	IO W#	TEST	OSC	XD1	XD2	SD D11	SD D10	SD DAK#	IRQ 15	PD IOW#	PD IOR#	VCC 33	PD D13	PD D1
U	GPI 1	SMB ALT#	SMB DT1	PWR BTN#	RSM RST#	IO31 VSEL	L REQ#	SA 18	XD5	XD4	SD DRQ	SD D8	SD D9	SD IOR#	SD A1	IRQ 14	PD D10	PD D3	PD D2	PD D12
V	SMB DT2	SMB CK2	PWR OK#	GPIO A	PCK RUN#	PCI STP#	L AD1	MEM W#	SOE#	XD7	XD6	SD D1	SD D4	SD D7	SD D14	SD A2	PD D7	PD RDY	PD D11	PD D5
W	VCC 33	SUS B#	INT RUD#	V BAT	IO30 GHI	L FRM#	L AD2	SER IRQ	SA 16	ROM CS#	XD0	SD D0	SD D3	SD D6	SD D13	SD A0	SD CS3#	PD D6	PD D4	VCC 33
Y	VCC 33	GPI 0	RTC X2	RTC X1	CPU STP#	L AD3	L AD0	SPKR	SA 17	MEM R#	VCC 33	SD RDY	SD D2	SD D5	SD D12	SD D15	SD CS1#	PD D8	PD D9	VCC 33
-	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20

Note: Some of the pins above have alternate functions and alternate names. The table above contains only one name (usually the most often used function), but the pin lists and pin descriptions contain all names.



Pin Lists

Table 1. VT8233 Pin List (Numerical Order)

A00	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name
ADD O CREDIN	\vdash	D		_	0			IO					_	IO	
ADS 1 SERRIW DI										-					
April Apri													_		
ASS CO CRE2# Dis P VCC3										-					
A00 A01 A01 A02 A02 A03 A03 A03 A03 A03 A03 A03 A03 A04 A04															
A07 B0 GPIOR DIS D0 VADDI															
Aug. DO GPIO14 D19 DO VADD9 HIS DO VADD10 P70 P7 GND															
Aug. P. C. C. C. Aug. D. D. D. Aug. D. D. D. D. D. D. D.															-
A11 1 MRXDI		Ю	GPIO11	D20	Ю	VAD01	H19	Ю	VAD10	P10		VCC33	V01	Ю	SMBDT2 / IO26
A12 O MTXD1 E03 IO AD03 IO AD03 IO AD03 IO AD09 P14 P GND VOS IO CRERUM*	A10	P	VCC33	E01	Ю	AD21	H20	Ю	VAD13	P11	P	GND	V02	IO	SMBCK2 / IO27
A14 O EBCS								_							
A14 O EEDO						AD03									
A15 IO USBP4-															
A16 10 USBP4- E07			-												
A17 IO USBP2+ E98 O GNT## J15 P VCCV P 9 O PDCS2															
Als Di USBP3- E09 P RANYCC J16 P VCCVK P19 O PDCS3# V10 Di ND07															
Age P CCC25										_					
BOL IO ADOS															
BO2 10 ADOS															
BOS IO PEVSEL## ELS P USBGND NG C I NTD# R05 P VSUS33 V16 O SDA2					I	MCRS		P		R03	O	SUSCLK / GPO4	V14	Ю	
BOS IO FRAME#	B03	IO	AD09	E14	P	USBGND	K01	P	VCC33	R04	I	LID# / GPI4	V15	IO	SDD14 / SA14
BOO IO ADI7										R05					
BOF 10 GPIO15									= -						
BOS IO GPIO15															
B09 IO GPIO13															
BIO 1 MRXDS															
B11															
B13 O ECK Fol O AD02 K18 OD SM# R13 O SDIOW# W04 P VBAT NB NB VBAT NB VBAT					_										
B14 I USBOC5# F05 IO AD12 K19 OD SLP# / GPO7 R15 P GND W06 IO GPIOD/30/GHI															
B15			-												
B16 IO USBP5- F07 P VCC33 LO2 O ACSDOUT ACSDOUT B18 IO USBP1- F08 I REQ0# LO4 O ACRST# R19 IO DPD104 W09 IO SA16 / O16 / strap R19 IO USBP0- F10 P MIIVCC L05 P VCC33 T01 IOD EXTSM# / F10 DPD105 W11 IO XD00 XD00 XD00 R13 P MIIVCC L15 P GND T02 O SUSA# / GPO1 W13 IO SDD00 / SA00 XD00 F13 P MIIVCC L15 P GND T02 O SUSA# / GPO1 W13 IO SDD00 / SA00 XD00 AD04 F12 P MIIVCC L15 P GND T02 O SUSA# / GPO1 W13 IO SDD00 / SA00 XD00 AD07 F14 P USBVCC L17 I PCICLK T04 O SUSC# W15 IO SDD00 / SA00 XD00 AD07 F14 P USBVCC L17 I PCICLK T04 O SUSC# W15 IO SDD00 / SA03 XD03 XD03															
B17 10 USBP1— F09 F0	B15	I	USBOC2#	F06	Ю	AD15	L01	I	ACBITCLK	R16	O	PDDACK#	W07	Ю	LAD2
B18 IO USBPI F10 P RAMGND L04 O ACRST# R19 IO PDD00 W10 O ROMCS#/strap R20 IO PDD15 W11 O XD00 R20 R20 IO PDD15 W11 O XD00 R20 R20 IO R20 R20 R20 IO R20 R20 IO R20 R20 IO R20 R20 IO R20 R20 R20 IO R20 R20 R20 IO R20 R20 R20 IO R20 R20 R20 R20 IO R20 R20 R20 R20 IO R20 R20 R20 R20 R20 R20 IO R20															
B19															
R20								_							
CO2															
CO2															
CO3										_					
CO5															
COF IO AD16	C04	Ю	AD10	F15	P	USBVCC	L18	OD	NMI	T05	I	PWRGD	W16	O	
CO7															
COS IO GPIO9/VDS F19 I DNSTB M02 IO MSDT / IRQ12 T09 I OSC W20 P VCC33															
C09															
C10					I										
C11 O MTXENA G02 IO AD24 M05 O ACSYNC T12 IO SDD11 / SA11 Y03 O RTCX2 T12 O MTXD2 G03 IO CBE3# M06 P VCC T13 IO SDD10 / SA10 Y04 I RTCX1 T14 IO SDD10 / SA10 Y04 I RTCX1 T15 I RQ15 Y06 IO LAD3 LAD3 LAD3 LAD3 LAD3 LAD4 T15 I RQ15 Y06 IO LAD4 LAD4 LAD4 LAD4 LAD4 LAD4 T15 I RQ15 Y06 IO LAD4					IO										
C12 O MTXD2 G03 IO CBE3# M06 P VCC T13 IO SDD10/SA10 Y04 I RTCX1 Y05 O CPUSTP#/GPO5 C14 I USBOC3# C15 I USBOC1# G06 P GND M16 P PLLGND T15 I RQ15 Y06 IO LAD3 C16 IO USBP5+ G06 P GND M17 O APICDO/GPIO28 T16 O PDIOW# Y07 IO LAD0 C16 IO USBP3- G08 P VCC M19 OD STPCLK# T18 P VCC33 Y09 IO SA17/O17/straj C18 IO VAD08 G09 P GND M20 P VCC33 T19 IO PDD01 Y10 IO MEMR# C17 IO VAD04 G11 P VCC33 N02 IO KBDT/KBRC U01 I GPI1 GPI1 Y12 I SDDAY SDD02/SA02 SDD02/SA02 SDD02/SA05 SDD03/SA05 SD							M05	Ó	ACSYNC						
C13															
C15						REQ3#		P	VCC	T14				O	CPUSTP# / GPO5
C16							M16								
C17 IO USBP3- G08 P VCC M19 OD STPCLK# T18 P VCC33 T19 IO PDD13 T10 IO MEMR# T20 IO PDD01 T10 PDD01 PVCC33 PVCC PVCC33 PVCC PVCC33 PVCC PVCC33 PVCC33 PVCC PVCC33 PVCC PVCC33 PVCC PVCC33 PVCC PVCC33 PVCC33 PVCC PVCC33 PVCC															
C18															
C19															
C20 IO VAD00 G11 P VCC33 N02 IO KBDT / KBRC U01 I GPI Y12 I SDRDY															
D01 IO AD00 G12 P GND N03 IO MSCK / IRQ1 U02 I SMBALRT# / I7 Y13 IO SDD02 / SA02 V10 AD02 AD02 G13 P VCC N04 I RING# / GPI3 U03 IO SMBDT1 Y14 IO SDD05 / SA05 V10 I PWRBTN# Y15 IO SDD12 / SA12 V10 IO AD05 IO STOP# G16 P VLREF N15 P VCC33 V10 IO GPIOE/31/VIDSEL V10 IO SDD15 / SA15 V10 IO GPIOE/31/VIDSEL V10 IO SDD15 / SA15 V10 IO SDD15						VCC33		_							
D02								_							
D03 IO AD05 G14 P VCC33 N05 P VSUS33 U04 I PWRBTN# Y15 IO SDD12 / SA12 VCC33 D04 IO AD13 D05 IO STOP# G16 P VLREF N15 P VCC33 U06 IO GPIOE/31/VIDSEL Y17 O SDC5 F VCC33 U06 IO GPIOE/31/VIDSEL VCC34 VCC34 VCC34 VCC35				G13	P										
D05		Ю										PWRBTN#			
D06 O GNT4# G17 I DNCMD N16 I APICCLK U07 IO LREQ# Y18 IO PDD08 D07 O GNT0# G18 IO VPAR N17 O APICD1 / GPIO29 U08 IO SA18 / O18 / strap Y19 IO PDD09 D08 I REQ1# G19 IO VBE1# N18 I FERR# U09 IO XD05 Y20 P VCC33 D10 O MDCK H01 IO AD28 N20 OD INTR U11 I SDDRQ U07 IO LREQ# Y18 IO PDD08 Y19 IO PDD09 Y20 P VCC33 D10 VCC33 D1															
D07 O GNT0# G18 IO VPAR N17 O APICD1 / GPIO29 U08 IO SA18 / O18 / strap Y19 IO PDD09 V															
D08 I REQ1# G19 IO VBE1# N18 I FERR# U09 IO XD05 Y20 P VCC33 D10 O MDCK H01 IO AD28 N20 OD INTR U11 I SDDRQ SDDRQ															
D09 IO MDIO G20 IO VAD02 N19 O PDCS1# U10 IO XD04 U11 I SDDRQ															
D10 O MDCK													140		7 (())
	D11	Í	MRXCLK												

Center **GND** pins (24 pins): J8-J13, K8-K13, L8-L13, M8-M13



Table 2. VT8233 Pin List (<u>Alphabetical</u> Order)

Pin		Pin Name	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name	Pin		Pin Name
M18	OD	A20M#	P06	P	GND	C12	О	MTXD2	U12	Ю	SDD08 / SA08	H19	Ю	VAD10
L01	I	ACBITCLK	P09	P	GND	D12	O	MTXD3	U13	Ю	SDD09 / SA09	D18	Ю	VAD11
L04	О	ACRST#	P11	P	GND	C11	O	MTXENA	T13	IO	SDD10 / SA10	C19	IO	VAD12
M03	I	ACSDINO	P14	P	GND	L18	OD	NMI	T12	IO	SDD11 / SA11	H20	IO	VAD13
M04 M01	I I	ACSDIN1 ACSDI2/IO20/P0#/VGATE	P15 R15	P P	GND GND	T09 E06	I IO	OSC PAR	Y15 W15	IO IO	SDD12 / SA12 SDD13 / SA13	J18 K17	IO IO	VAD14 VAD15
L03	I	ACSDI3/IO21/P1#/ABZ/SB#	D07	0	GNT0#	V05	IO	PCKRUN#	V15	IO	SDD13 / SA13 SDD14 / SA14	W04	P	VBAT
L02	Ō	ACSDOUT	E08	ŏ	GNT1#	L17	Ĭ	PCICLK	Y16	IO	SDD15 / SA15	E19	IO	VBE0#
M05	О	ACSYNC	K03	О	GNT2#	H04	O	PCIRST#	T14	О	SDDACK#	G19	Ю	VBE1#
D01	IO	AD00	K05	0	GNT3#	V06	0	PCISTP# / GPO6	U11	I	SDDRQ	G08	P	VCC
E02 D02	IO IO	AD01 AD02	D06 Y02	O	GNT4# GPI0	P20 R17	0	PDA0 PDA1	U14 R13	0	SDIOR# SDIOW#	G13 J06	P P	VCC VCC
E03	IO	AD03	U01	Ī	GPI1	P18	ŏ	PDA2	Y12	I	SDRDY	J15	P	VCC
C01	IO	AD04	A07	IO	GPIO8	N19	O	PDCS1#	W08	I	SERIRQ	M06	P	VCC
D03	IO	AD05	C08	IO	GPIO9 / VRDPSLP	P19	O	PDCS3#	A03	I	SERR#	M15	P	VCC
C02	IO	AD06	B07	IO	GPIO10	R19	IO	PDD00	K19	OD	SLP# / GPO7	P08	P	VCC
C03 B02	IO IO	AD07 AD08	A09 C09	IO IO	GPIO11 GPIO12	T20 U19	IO	PDD01 PDD02	U02 T03	I IO	SMBALRT# / I7 SMBCK1	P13 A20	P P	VCC VCC25
B03	IO	AD09	B09	IO	GPIO13	U18	IO	PDD03	V02	IO	SMBCK1 / IO27	B20	P	VCC25
C04	Ю	AD10	A08	Ю	GPIO14	W19	Ю	PDD04	U03	Ю	SMBDT1	H15	P	VCC25
E04	IO	AD11	B08	Ю	GPIO15	V20	Ю	PDD05	V01	Ю	SMBDT2 / IO26	J19	P	VCC25
F04	IO	AD12	V04	IO	GPIOA / GPIO24	W18	IO	PDD06	K18	OD	SMI#	J20	P	VCC25
D04 F05	IO IO	AD13 AD14	T06 W05	IO IO	GPIOC / GPIO25 GPIOD/30/GHI	V17 Y18	IO IO	PDD07 PDD08	V09 Y08	0	SOE# / strap SPKR / strap	K15 A01	P P	VCC25 VCC33
F06	IO	AD15	U06	IO	GPIOE/31/VIDSEL	Y19	IO	PDD09	D05	Ю	STOP#	A10	P	VCC33
C06	Ю	AD16	P04	OD	GPO0	U17	Ю	PDD10	M19	OD	STPCLK#	B01	P	VCC33
B06	IO	AD17	L19	OD	IGNNE#	V19	Ю	PDD11	T02	О	SUSA# / GPO1	D16	P	VCC33
A06	IO	AD18	L20	OD	INIT#	U20	IO	PDD12	W02	0	SUSB# / GPO2	F07	P	VCC33
C07 F03	IO IO	AD19 AD20	G05 J05	I I	INTA# INTB#	T19 R18	IO	PDD13 PDD14	T04 R03	0	SUSC# SUSCLK / GPO4	G07 G11	P P	VCC33 VCC33
E01	IO	AD21	K04	I	INTC#	R20	Ю	PDD15	P01	ő	SUSST1# / GPO3	G14	P	VCC33
F02	Ю	AD22	K02	I	INTD#	R16	0	PDDACK#	T08	I	TEST	H05	P	VCC33
F01	IO	AD23	N20	OD	INTR	P17	I	PDDRQ	R02	I	THRM#/I18/AOL	H06	P	VCC33
G02	IO	AD24	W03	I	INTRUD# / GPI16	T17	0	PDIOR#	K20	0	TPO	K01	P	VCC33
G01 H02	IO IO	AD25 AD26	R09 R08	IO I	IOR# / GPIO22 IORDY / GPI19	T16 V18	O	PDIOW# PDRDY	A04 E20	O	TRDY# UPCMD	L05 L06	P P	VCC33 VCC33
H03	IO	AD27	T07	IO	IOW# / GPIO23	M16	P	PLLGND	F17	ő	UPSTB	M20	P	VCC33
H01	IO	AD28	C05	IO	IRDY#	L16	P	PLLVCC	F18	ŏ	UPSTB#	N15	P	VCC33
J03	IO	AD29	U16	I	IRQ14	P02	I	PME# / GPI6	E16	I	USBCLK	P07	P	VCC33
J01	IO	AD30	T15	I	IRQ15	U04	I	PWRBTN#	E14	P	USBGND	P10	P	VCC33
J02 N16	IO I	AD31 APICCLK	N01 N02	IO IO	KBCK / A20G KBDT / KBRC	T05 V03	I	PWRGD PWROK#	E15 D15	P I	USBGND USBOC0#	P12 P16	P P	VCC33 VCC33
M17	O	APICD0 / GPIO28	Y07	IO	LAD0	F09	P	RAMGND	C15	I	USBOC1#	R07	P	VCC33
N17	Ŏ	APICD1 / GPIO29	V07	IO	LAD1	E09	P	RAMVCC	B15	Ī	USBOC2#	R12	P	VCC33
R01	I	BATLOW# / GPI5	W07	IO	LAD2	F08	I	REQ0#	C14	I	USBOC3#	R14	P	VCC33
A02	IO	CBE0#	Y06	IO	LAD3	D08	I	REQ1#	D14	I	USBOC4#	T18	P	VCC33
E05 A05	IO IO	CBE1# CBE2#	W06 R04	IO I	LFRM# LID# / GPI4	J04 G04	I I	REO2# REO3#	B14 B19	IO	USBOC5# USBP0–	W01 W20	P P	VCC33 VCC33
G03	IO	CBE2# CBE3#	U07	IO	LREO#	E07	Ī	REQ4#	A19	IO	USBP0+	Y01	P	VCC33
P03	I	CPUMISS / GPI17	D13	I	MCOL	N04	I	RING# / GPI3	B18	Ю	USBP1-	Y11	P	VCC33
Y05		CPUSTP# / GPO5	E13		MCRS	W10		ROMCS# / strap			USBP1+	Y20	P	VCC33
B04		DEVSEL#	D10		MDCK	U05	I	RSMRST#	B17	IO	USBP2-	J16		VCLV
G17 F19	I I	DNCMD DNSTB	D09 Y10	IO	MDIO MEMR#	Y04 Y03	O	RTCX1 RTCX2	A17 C17	IO IO	USBP2+ USBP3-	K16 J17	I	VCLK VLCOMP
F20	I	DNSTB#	V08	IO	MEMW#	W09	Ю	SA16 / O16 /strap		IO	USBP3+	G16	P	VLVREF
B13	Ō	EECK	F10	P	MIIVCC	Y09		SA17 / O17 /strap	A16	IO	USBP4-	G18	IO	VPAR
A13		EECS#	F11	P	MIIVCC	U08	IO	SA18 / O18 /strap		IO	USBP4+	N05	P	VSUS33
C13	I	EEDI	F12	P	MIIVCC	R10	IO	SA19 / O19 /strap		IO	USBP5-	P05	P	VSUS33
A14 T01	IOD	EEDO EXTSMI# / GPI2	F13 D11	P I	MIIVCC MRXCLK	W16 U15	0	SDA0 / strap SDA1 / strap	C16 F14	IO P	USBP5+ USBVCC	R05 R06	P P	VSUS33 VSUS33
N18	I	FERR#	E10	I	MRXD0	V16	ŏ	SDA1 / strap	F15	P	USBVCC	W11	IO	XD00
B05		FRAME#	A11	I	MRXD1	Y17	O	SDCS1#	C20	Ю	VAD00	T10	Ю	XD01
F16	P	GND	C10	I	MRXD2	W17	0	SDCS3#	D20	IO	VAD01	T11	IO	XD02
G06	P	GND	B10	I	MRXD3	W12	IO	SDD00 / SA00	G20	IO	VAD02	R11	IO	XD03
G09 G10	P P	GND GND	E11 B11	I	MRXDV MRXERR	V12 Y13	IO IO	SDD01 / SA01 SDD02 / SA02	E17 H16	IO IO	VAD03 VAD04	U10 U09	IO IO	XD04 XD05
G10	P	GND	N03	IO	MSCK / IRQ1	W13		SDD02 / SA02 SDD03 / SA03	E18	IO	VAD04 VAD05	V11	IO	XD05 XD06
G15	P	GND	M02	IO	MSDT / IRQ12	V13	IO	SDD04 / SA04	H17	Ю	VAD06	V10	ΙÖ	XD07
K06	P	GND	E12	I	MTXCLK	Y14	IO	SDD05 / SA05	H18	IO	VAD07			
L15	P	GND	B12	0	MTXD0	W14		SDD06 / SA06	C18	IO	VAD08			
N06	P	ND pine (24 pine): 19 11	A12		MTXD1	V14	Ю	SDD07 / SA07	D19	Ю	VAD09			

Center **GND** pins (24 pins): J8-J13, K8-K13, L8-L13, M8-M13



PIN DESCRIPTIONS

Table 3. Pin Descriptions

	V-Link Interface										
Signal Name	Pin #	I/O	Signal Description								
VAD[15:0]	K17, J18, H20, C19, D18, H19, D19, C18, H18, H17, E18, H16, E17, G20, D20, C20	Ю	Address / Data Bus. Bits 0-7 are implemented and bits 8-15 are reserved for future use. VAD[6:0] are used to send strap information to the chipset north bridge. At power up VAD[6:4] reflect the state of straps on pins SDA[2:0] and VAD[3:0] reflect the state of straps on pins SA[19:16]. The specific interpretation of these straps is north bridge chip design dependent.								
VPAR	G18	Ю	Parity.								
VBE[1:0]#	G19, E19	IO	Byte Enables. VBE0# is used with VAD[7-0] and VBE1# is used with VAD[15-8] (VBE1# and VAD[15-8] are reserved for future use).								
VCLK	K16	I	V-Link Clock.								
UPCMD	E20	О	Command from Client-to-Host.								
DNCMD	G17	I	Command from Host-to-Client.								
UPSTB	F17	О	Strobe from Client-to-Host.								
UPSTB#	F18	О	Complement Strobe from Client-to-Host.								
DNSTB	F19	I	Strobe from Host-to-Client.								
DNSTB#	F20	I	Complement Strobe from Host-to-Client.								
VLVREF	G16	I	V-Link Voltage Reference.								
VLCOMP	J17	I	V-Link Compensation.								
VCCVK	J16	P	V-Link Compensation Circuit Voltage.								

Advanced Programmable Interrupt Controller (APIC) Interface										
Signal Name	Pin #	I/O	Signal Description							
APICD1 / GPI29 / GPO29	N17	О	Internal APIC Data 1. Function 0 Rx58[6] = 1							
APICD0 / GPI28 / GPO28	M17	О	Internal APIC Data 0. Function 0 Rx58[6] = 1							
APICCLK	N16	I	APIC Clock.							

Straps										
Signal Name	Pin#	I/O	Signal Description							
Strap / SDA2	V16	I	Strap. State reflected on VAD[6] at powerup. No internal function.							
Strap / SDA1	U15	I	Strap. State reflected on VAD[5] at powerup. No internal function.							
Strap / SDA0	W16	I	Strap. State reflected on VAD[4] at powerup. No internal function.							
Strap / SA19	R10	I	Strap. State reflected on VAD[3] at powerup. No internal function.							
Strap / SA18	U8	I	Strap. State reflected on VAD[2] at powerup. No internal function.							
Strap / SA17	Y9	I	Strap. State reflected on VAD[1] at powerup. No internal function.							
Strap / SA16	W9	I	Strap. State reflected on VAD[0] at powerup. No internal function.							
Strap / SOE#	V9	I	Strap. Strap low to enable (high to disable) auto reboot.							
Strap / SPKR	Y8	I	Strap. Strap low to enable (high to disable) CPU frequency strapping							
Strap / ROMCS# / KBCS#	W10	I	Strap. Strap high to enable LPC BIOS ROM							



	CPU Interface										
Signal Name	Pin#	I/O	Signal Description								
A20M#	M18	OD	A20 Mask. Connect to A20 mask input of the CPU to control address bit-20								
			generation. Logical combination of the A20GATE input (from internal or external keyboard controller) and Port 92 bit-1 (Fast_A20).								
FERR#	N18	I	Numerical Coprocessor Error. This signal is tied to the coprocessor error signal on the CPU. Internally generates interrupt 13 if active. Output voltage swing is programmable tot 1.5V or 2.5V by Device 17 Function 0 Rx67[2].								
IGNNE#	L19	OD	Ignore Numeric Error. This pin is connected to the CPU "ignore error" pin.								
INIT#	L20	OD	Initialization. The VT8233 asserts INIT# if it detects a shut-down special cycle on the PCI bus or if a soft reset is initiated by the register								
INTR	N20	OD	CPU Interrupt. INTR is driven by the VT8233 to signal the CPU that an interrupt request is pending and needs service.								
NMI	L18	OD	Non-Maskable Interrupt. NMI is used to force a non-maskable interrupt to the CPU. The VT8233 generates an NMI when PCI bus SERR# is asserted.								
SLP# / GPO7	K19	OD	Sleep. Used to put the CPU to sleep.								
SMI#	K18	OD	System Management Interrupt. SMI# is asserted by the VT8233 to the CPU in response to different Power-Management events.								
STPCLK#	M19	OD	Stop Clock. STPCLK# is asserted by the VT8233 to the CPU to throttle the processor clock.								

Note: Connect each of the above signals to 150 Ω pullup resistors to VCC_CMOS (see Design Guide).



	PCI Bus Interface								
Signal Name	Pin #	I/O	Signal Description						
AD[31:0]	(See Pin List)	IO	Address / Data Bus. The standard PCI address and data lines. The address is						
CBE[3:0]#	C2 A5 E5 A2	IO	driven with FRAME# assertion and data is driven or received in following cycles. Command / Byte Enable. The command is driven with FRAME# assertion.						
CBE[3:0]#	G3, A5, E5, A2	10	Byte enables corresponding to supplied or requested data are driven on following						
			clocks.						
DEVSEL#	B4	IO	Device Select. The VT8233 asserts this signal to claim PCI transactions through						
			positive or subtractive decoding. As an input, DEVSEL# indicates the response						
			to a VT8233-initiated transaction and is also sampled when decoding whether to subtractively decode the cycle.						
FRAME#	В5	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation						
			indicates that one more data transfer is desired by the cycle initiator.						
IRDY#	C5	IO	Initiator Ready. Asserted when the initiator is ready for data transfer.						
TRDY#	A4	IO	Target Ready. Asserted when the target is ready for data transfer.						
STOP#	D5	IO	Stop. Asserted by the target to request the master to stop the current transaction.						
SERR#	A3	I	System Error. SERR# can be pulsed active by any PCI device that detects a						
			system error condition. Upon sampling SERR# active, the VT8233 can be						
			programmed to generate an NMI to the CPU.						
PAR	E6	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.						
INTA-D#	G5, J5, K4, K2	I	PCI Interrupt Request. These pins are typically connected to the PCI bus						
			INTA#-INTD# pins as follows: INTA# INTB# INTC# INTD#						
			INTA# INTB# INTC# INTD# PCI Slot 1 INTA# INTB# INTC# INTD#						
			PCI Slot 2 INTB# INTC# INTD# INTA#						
			PCI Slot 3 INTC# INTD# INTA# INTB#						
			PCI Slot 4 INTD# INTA# INTB# INTC#						
			PCI Slot 5 INTA# INTB# INTC# INTD#						
REQ[4:0]#	E7, G4, J4, D8, F8	I	PCI Request. This signal goes to the VT8233 to request the PCI bus.						
GNT[4:0]#	D6, K5, K3, E8, D7	О	PCI Grant. This signal is driven by the VT8233 to grant PCI access.						
PCIRST#	H4	О	PCI Reset. This signal is used to reset devices attached to the PCI bus.						
PCICLK	L17	I	PCI Clock. This signal provides timing for all transactions on the PCI Bus.						
PCKRUN#	V5	IO	PCI Bus Clock Run. This signal indicates whether the PCI clock is or will be						
			stopped (high) or running (low). The VT8233 drives this signal low when the						
			PCI clock is running (default on reset) and releases it when it stops the PCI clock.						
			External devices may assert this signal low to request that the PCI clock be						
			restarted or prevent it from stopping. Connect this pin to ground using a 100 Ω						
			resistor if the function is not used. Refer to the "PCI Mobile Design Guide" and						
			the VIA "VT8633 Apollo Pro266 Design Guide" for more details.						



	LAN Controller - Media Independent Interface (MII)					
Signal Name	Pin #	I/O	Signal Description			
MCOL	D13	I	MII Collision Detect. From the external PHY.			
MCRS	E13	Ι	MII Carrier Sense. Asserted by the external PHY when the media is active.			
MDCK	D10	О	MII Management Data Clock. Sent to the external PHY as a timing reference for MDIO			
MDIO	D9	IO	MII Management Data I/O. Read from the MDI bit or written to the MDO bit.			
MRXCLK	D11	I	MII Receive Clock. 2.5 or 25 MHz clock recovered by the PHY.			
MRXD[3-0]	B10, C10, A11, E10	Ι	MII Receive Data. Parallel receive data lines driven by the external PHY synchronous with MRXCLK.			
MRXDV	E11	I	MII Receive Data Valid.			
MRXERR	B11	Ι	MII Receive Error. Asserted by the PHY when it detects a data decoding error.			
MTXCLK	E12	Ι	MII Transmit Clock. Always active 2.5 or 25 MHz clock supplied by the PHY.			
MTXD[3-0]	D12, C12, A12, B12	0	MII Transmit Data. Parallel transmit data lines synchronized to MTXCLK.			
MTXENA	C11	0	MII Transmit Enable. Signals that transmit is active from the MII port to the PHY.			
MIIVCC	F10-F13	Power	MII Interface Power.			
RAMVCC	E9	Power	Power For Internal LAN RAM.			
RAMGND	F9	Power	Ground For Internal LAN RAM.			

Serial EEPROM Interface					
Signal Name Pin # I/O Signal Description					
EECS#	A13	0	Serial EEPROM Chip Select.		
EECK	B13	0	Serial EEPROM Clock.		
EEDO	A14	0	Serial EEPROM Data Output.		
EEDI	C13	I	Serial EEPROM Data Input.		

Low Pin Count (LPC) Interface					
Signal Name Pin # I/O Signal Description					
LFRM#	W6	IO	LPC Frame.		
LREQ#	U7	IO	LPC DMA / Bus Master Request.		
LAD[3-0]	Y6, W7, V7, Y7	IO	LPC Address / Data.		

Note: Connect the LPC interface LPCRST# (LPC Reset) signal to PCIRST#



Universal Serial Bus Interface				
Signal Name	Pin#	I/O	Signal Description	
USBP0+	A19	IO	USB Port 0 Data +	
USBP0-	B19	IO	USB Port 0 Data –	
USBP1+	D17	IO	USB Port 1 Data +	
USBP1-	B18	IO	USB Port 1 Data –	
USBP2+	A17	IO	USB Port 2 Data +	
USBP2-	B17	IO	USB Port 2 Data –	
USBP3+	A18	IO	USB Port 3 Data +	
USBP3-	C17	IO	USB Port 3 Data –	
USBP4+	A15	IO	USB Port 4 Data +	
USBP4-	A16	IO	USB Port 4 Data –	
USBP5+	C16	IO	USB Port 5 Data +	
USBP5-	B16	IO	USB Port 5 Data –	
USBCLK	E16	I	USB Clock. 48MHz clock input for the USB interface	
USBOC0#	D15	I	USB Port 0 Over Current Detect. Port 0 is disabled if low.	
USBOC1#	C15	I	USB Port 1 Over Current Detect. Port 1 is disabled if low.	
USBOC2#	B15	I	USB Port 2 Over Current Detect. Port 2 is disabled if low.	
USBOC3#	C14	I	USB Port 3 Over Current Detect. Port 3 is disabled if low.	
USBOC4#	D14	I	USB Port 4 Over Current Detect. Port 4 is disabled if low.	
USBOC5#	B14	I	USB Port 5 Over Current Detect. Port 5 is disabled if low.	
USBVCC	F14-F15	Power	Power for USB Port Interface Logic.	
USBGND	E14-E15	Power	Ground for USB Port Interface Logic.	

System Management Bus (SMB) Interface (I ² C Bus)					
Signal Name Pin # I/O Signal Description			Signal Description		
SMBCK1	Т3	IO	SMB / I ² C Channel 1 Clock.		
SMBCK2 / GPI27 / GPO27	V2	IO	SMB / I^2C Channel 2 Clock. $Rx95[2] = 0$		
SMBDT1	U3	IO	SMB / I ² C Channel 1 Data.		
SMBDT2 / GPI26 / GPO26	V1	IO	SMB / I^2C Channel 2 Data. $Rx95[2] = 0$		
SMBALRT# / GPI7	U2	I	SMB Alert. (System Management Bus I/O space Rx08[3] = 1) When the chip is enabled to allow it, assertion generates an IRQ or SMI interrupt or a power management resume event.		

Programmable Chip Selects					
Signal Name	Pin #	I/O	Signal Description		
PCS0# / GPIO20 / ACSDIN2 / VGATE	M1	О	Programmable Chip Select 0. RxE4[6]=1, E5[1]=1, and (for CE) E5[4]=0		
PCS1# / GPIO21 / ACSDIN3 / AGPBZ# / SLPBTN#	L3	О	Programmable Chip Select 1. RxE4[6]=1, E5[2]=1, and (for CE) E5[5]=0		



	UltraDMA-100 / 66 / 33 Enhanced IDE Interface					
Signal Name	Pin#	I/O	Signal Description			
PDRDY / PDDMARDY / PDSTROBE	V18	I	EIDE Mode: Primary I/O Channel Ready. Device ready indicator UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Primary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers			
SDRDY / SDDMARDY / SDSTROBE	Y12	I	EIDE Mode: Secondary I/O Channel Ready. Device ready indicator UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Secondary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers			
PDIOR# / PHDMARDY / PHSTROBE	T17	О	EIDE Mode: Primary Device I/O Read. Device read strobe UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control. The host may assert HDMARDY to pause input transfers Primary Host Strobe. Output data strobe (both edges). The host may stop HSTROBE to pause output data transfers			
SDIOR# / SHDMARDY / SHSTROBE	U14	O	EIDE Mode: Secondary Device I/O Read. Device read strobe UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host may assert HDMARDY to pause input transfers Host Strobe B. Output strobe (both edges). The host may stop HSTROBE to pause output data transfers			
PDIOW# / PSTOP	T16	0	EIDE Mode: Primary Device I/O Write. Device write strobe UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.			
SDIOW# / SSTOP	R13	О	EIDE Mode: Secondary Device I/O Write. Device write strobe UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.			
PDDRQ	P17	I	Primary Device DMA Request. Primary channel DMA request			
SDDRQ	U11	I	Secondary Device DMA Request. Secondary channel DMA request			
PDDACK#	R16	0	Primary Device DMA Acknowledge. Primary channel DMA acknowledge			
SDDACK#	T14	0	Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge			
IRQ14	U16	I	Primary Channel Interrupt Request.			
IRQ15	T15	I	Secondary Channel Interrupt Request.			



	UltraDMA-100 / 66 / 33 Enhanced IDE Interface (continued)					
Signal Name	Pin #	I/O	Signal Description			
PDCS1#	N19	О	Primary Master Chip Select. This signal corresponds to CS1FX# on the primary IDE connector.			
PDCS3#	P19	О	Primary Slave Chip Select. This signal corresponds to CS3FX# on the primary IDE connector.			
SDCS1# / strap	Y17	0	Secondary Master Chip Select. This signal corresponds to CS17X# on the secondary IDE connector. Strap high to enable the on-chip serial EEPROM interface (EEDI, EEDO, EECK, EECS#) for LAN, strap low to disable the EEPROM interface (the LAN EEPROM is assumed to be located on the MII interface). Internal pullup for default to EEPROM interface signals enabled.			
SDCS3#	W17	О	Secondary Slave Chip Select. This signal corresponds to CS37X# on the secondary IDE connector.			
PDA[2-0]	P18, R17, P20	О	Primary Disk Address. PDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed.			
SDA[2-0] / strap	V16, U15, W16	O	Secondary Disk Address. SDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed. Strap information is communicated to the north bridge via VAD[6:4].			
PDD[15-0]	(See Pin List)	IO	Primary Disk Data			
SDD[15-0] / SA[15-0]	(See Pin List)	IO / IO	Secondary Disk Data			

Serial IRQ						
Signal Name	Pin #	I/O	Signal Description			
SERIRQ	W8	I	Serial IRQ			

AC97 Audio / Modem Interface						
Signal Name	Pin#	I/O	Signal Description			
ACRST#	L4	О	AC97 Reset.			
ACBTCK	L1	I	AC97 Bit Clock.			
ACSYNC	M5	О	AC97 Sync.			
ACSDO	L2	О	AC97 Serial Data Out.			
ACSDIN0	M3	I	AC97 Serial Data In 0.			
ACSDIN1	M4	I	AC97 Serial Data In 1.			
ACSDIN2 / GPIO20 / PCS0# / VGATE (CE)	M1	I	AC97 Serial Data In 2. $RxE4[6] = 0$, $E5[1] = 0$, and			
			(for CE) $E5[4] = 0$			
ACSDIN3 / GPIO21 / PCS1# / SLPBTN# / AGPBZ# (CE)	L3	I	AC97 Serial Data In 3. $RxE4[6] = 0$, $E5[2] = 0$, and			
			(for CE) $E5[5] = 0$			



Internal Keyboard Controller						
Signal Name	Pin #	I/O	Signal Description			
MSCK / IRQ1	N3	IO/I	MultiFunction Pin (Internal mouse controller enabled by Rx51[1]) Rx51[1]=1 Mouse Clock. From internal mouse controller. Rx51[1]=0 Interrupt Request 1. Interrupt input 1.			
MSDT / IRQ12	M2	IO/I	MultiFunction Pin (Internal mouse controller enabled by Rx51[1]) Rx51[1]=1 Mouse Data. From internal mouse controller. Rx51[1]=0 Interrupt Request 12. Interrupt input 12.			
KBCK / KA20G	N1	IO/I	MultiFunction Pin (Internal keyboard controller enabled by Rx51[0]) Rx51[0]=1 Keyboard Clock. From internal keyboard controller Rx51[0]=0 Gate A20. Input from external keyboard controller.			
KBDT / KBRC	N2	IO/I	MultiFunction Pin (Internal keyboard controller enabled by Rx51[0]) Rx51[0]=1 Keyboard Data. From internal keyboard controller. Rx51[0]=0 Keyboard Reset. From external keyboard controller (KBC) for CPURST# generation			
KBCS# / ROMCS# / strap	W10	0/0	Keyboard Chip Select (Rx51[0]=0). To external keyboard controller chip. Strap high to enable LPC ROM:			

ISA Subset / Parallel BIOS ROM Interface				
Signal Name	Pin #	I/O	Signal Description	
ROMCS# / KBCS# / strap	W10	0	ROM Chip Select (Rx51[0]=1). Chip Select to the BIOS ROM. Strap high to enable LPC ROM.	
SPKR / strap	Y8	0	Speaker. Strap low to enable (high to disable) CPU frequency strapping.	
MEMR#	Y10	О	Memory Read.	
MEMW#	V8	О	Memory Write.	
IOR# / GPIO22	R9	О	I/O Read. RxE4[7] = 1	
IOW# / GPIO23	T7	О	I/O Write. RxE4[7] = 1	
IORDY / GPI19	R8	I	I/O Ready. Used to insert wait states in I/O or memory cycles. RxE5[0] = 0	
SOE# / strap	V9	О	XD Bus Tranceiver Output Enable. Strap low to enable auto reboot.	
XD[7-0]	V10, V11, U9.	IO	XD Bus. For input of BIOS ROM data or data from other on-board I/O	
	U10, R11, T11,		or memory devices.	
	T10, W11			
SA[19-16] / GPO[19-16]	R10, U8, Y9,	О	System Address 19-16. Strap states are passed to North Bridge via	
/ straps	W9		VAD[3-0]. Functions as $SA[19-16]$ if $RxE4[5] = 0$.	
SA[15-0] / SDD[15-0]	(See Pin List)	О	System Address 15-0.	



General Purpose Inputs							
Signal Name	Signal Name Pin # I/O Signal Description						
GPIO (VB.	AT) Y2	I	General Purpose Input 0. Status on PMIO Rx20[0]				
GPI1 (VSUS	(33) U1	I	General Purpose Input 1. Status on PMIO Rx20[1]				
GPI2 / EXTSMI# (VSUS	(33) T1	I	General Purpose Input 2. Status on PMIO Rx20[4]				
GPI3 / RING# (VSUS	(33) N4	I	General Purpose Input 3. Status on PMIO Rx20[8]				
GPI4 / LID# (VSUS		I	General Purpose Input 4. Status on PMIO Rx20[11]				
GPI5 / BATLOW# (VSUS		I	General Purpose Input 5. Status on PMIO Rx20[12]				
GPI6 / PME# (VSUS	(33) P2	I	General Purpose Input 6. Status on PMIO Rx20[5]				
GPI7 / SMBALRT# (VSUS	(33) U2	I	General Purpose Input 7.				
<u>GPI8</u> / GPO8	A7	I	General Purpose Input 8. $RxE4[3] = 0$				
GPI9 / GPO9 / VRDPSLP (CE)	C8	I	General Purpose Input 9. $RxE4[3] = 0$ and (for CE) $E5[3]=1$				
GPI10 / GPO10	B7	I	General Purpose Input 10. $RxE4[3] = 0$				
<u>GPI11</u> / GPO11	A9	I	General Purpose Input 11. $RxE4[3] = 0$				
GPI12 / GPO12	C9	I	General Purpose Input 12. $RxE4[4] = 0$				
<u>GPI13</u> / GPO13	B9	I	General Purpose Input 13. $RxE4[4] = 0$				
<u>GPI14</u> / GPO14	A8	I	General Purpose Input 14. $RxE4[4] = 0$				
<u>GPI15</u> / GPO15	B8	I	General Purpose Input 15. $RxE4[4] = 0$				
$\underline{\mathbf{GPI16}} / \underline{\mathbf{INTRUDER\#}} $ (VB.	AT) W3	I	General Purpose Input 16. Status on PMIO Rx20[6]				
GPI17 / CPUMISS (CE)	P3	I	General Purpose Input 17. Status on PMIO Rx20[5]				
<u>GPI18</u> / <u>THRM#</u> / <u>AOLGPI</u> (CE)	R2	I	General Purpose Input 18. $Rx8C[3] = 0$				
GPI19 / <u>IORDY</u>	R8	I	General Purpose Input 19. $RxE5[0] = 1$				
GPI20 / GPO20 / <u>ACSDIN2</u> / PCS0# / VGATE (M1	I	General Purpose Input 20. RxE4[6]=1, E5[1]=0 and (for CE) E5[4]=0				
GPI21 / GPO21 / ACSDIN3 / PCS1#	L3	I	General Purpose Input 21. RxE4[6]=1, E5[2]=0				
/ SLPBTN# / AGPBZ# (_	1	and (for CE) E5[5]=0				
<u>GPI22</u> / GPO22 / IOR#	R9	I	General Purpose Input 22. $RxE4[7] = 0$				
<u>GPI23</u> / GPO23 / IOW#	T7	I	General Purpose Input 23. $RxE4[7] = 0$				
<u>GPI24</u> / GPO24 / GPIOA	V4	I	General Purpose Input 24. $RxE6[0] = 0$				
GPI25 / GPO25 / GPIOC	T6	I	General Purpose Input 25. $RxE6[1] = 0$				
GPI26 / GPO26 / <u>SMBDT2</u> (<i>VSUS</i>	(33) Y2	I	General Purpose Input 26. $Rx95[2] = 1 & Rx95[3] = 0$				
GPI27 / GPO27 / <u>SMBCK2</u> (<i>VSUS</i>	(33) T5	I	General Purpose Input 27. $Rx95[2] = 1 & Rx95[3] = 0$				
GPI28 / GPO28 / <u>APICD0</u>	M17	I	General Purpose Input 28. $Rx58[6] = 0 \& ACPI 4C[28] = 1$				
GPI29 / GPO29 / <u>APICD1</u>	N17	I	General Purpose Input 29. $Rx58[6] = 0 \& ACPI 4C[29] = 1$				
GPI30 / GPO30 / GPIOD / GHI# (CE)	W5	I	General Purpose Input 30. $RxE6[6] = 0 \& (for CE) E5[3]=1$				
GPI31 / GPO31 / GPIOE / VIDSEL (CE)	U6	I	General Purpose Input 31. $RxE6[7] = 0 & (for CE) E5[3]=1$				
Note: Default pin function is underlined in th	o cianal nama	colur					

Note: Default pin function is underlined in the signal name column above.

Note: Input pin status for the above GPI pins 31-0 is also available on PMIO Rx4B-48[31-0]

Note: See also Power Management I/O register Rx50 for input pin change status for GPI16-19 and 24-27

Note: See also Power Management I/O register Rx52 for SCI/SMI select for GPI16-19 and 24-27

Note: See also Power Management I/O register Rx4C. General purpose input pins 20-31 are shared with OD (open drain) general purpose output functions, so to use one of these pins as an input pin, a one must be written to the corresponding bit of PMIO Rx4C.



General Purpose I/O					
Signal Name Pin # I/O Signal Description					
GPIOA / <u>GPI24</u> / GPO24	V4	IO	General Purpose I/O A / 24. RxE6[0] = 1		
GPIOC / <u>GPI25</u> / GPO25	T6	IO	General Purpose I/O C / 25.		
GPIOD / GPI30 / GPO30 / GHI# (CE)	W5	IO	General Purpose I/O D / 30.		
GPIOE / GPI31 / GPO31 / VIDSEL (CE)	U6	IO	General Purpose I/O E / 31.		

The output type of the above pins may be selected as either OD or TTL (see Device 17 Function 0 RxE7)

General Purpose Outputs						
Signal Name	Pin#	I/O	Signal Description			
GPO0 (VSUS33)	P4	OD	General Purpose Output 0.			
GPO1 / SUSA# (VSUS33)	T2	О	General Purpose Output 1. Rx94[2] = 1			
$GPO2 / \underline{SUSB\#} \qquad (VSUS33)$	W2	O	General Purpose Output 2. $Rx94[3] = 1$			
GPO3 / SUSST1# (VSUS33)	P1	О	General Purpose Output 3. Rx94[4] = 1			
GPO4 / SUSCLK (VSUS33)	R3	O	General Purpose Output 4. $Rx95[1] = 1$			
GPO5 / CPUSTP#	Y5	О	General Purpose Output 5. RxE4[0] = 1			
GPO6 / PCISTP#	V6	О	General Purpose Output 6. RxE4[1] = 1			
GPO7 / <u>SLP#</u>	K19	О	General Purpose Output 7. RxE4[2] = 1			
GPO8 / <u>GPI8</u>	A7	О	General Purpose Output 8. RxE4[3]=1			
GPO9 / GPI9 / VRDPSLP (CE)	C8	О	General Purpose Output 9. $RxE4[3]=1$ and $RxE5[3]=1$			
GPO10 / GPI10	В7	О	General Purpose Output 10. RxE4[3]=1			
GPO11 / GPI11	A9	О	General Purpose Output 11. RxE4[3]=1			
GPO12 / GPI12	C9	О	General Purpose Output 12. RxE4[4]=1			
GPO13 / GPI13	В9	О	General Purpose Output 13. RxE4[4]=1			
GPO14 / GPI14	A8	О	General Purpose Output 14. RxE4[4]=1			
GPO15 / GPI15	B8	О	General Purpose Output 15. RxE4[4]=1			
GPO16 / <u>SA16</u> / strap	W9	О	General Purpose Output 16. RxE4[5] = 1			
GPO17 / <u>SA17</u> / strap	Y9	О	General Purpose Output 17. RxE4[5] = 1			
GPO18 / <u>SA18</u> / strap	U8	О	General Purpose Output 18. RxE4[5] = 1			
GPO19 / <u>SA19</u> / strap	R10	О	General Purpose Output 19. RxE4[5] = 1			
GPO20 / GPI20 / <u>ACSDIN2</u> / PCS0#	M1	OD	GP Output 20. RxE4[6]=1, E5[1]=0 & (for CE) E5[4]=0			
/ VGATE (CE)						
GPO21 / GPI21 / ACSDIN3 / PCS1# /SLPBTN#	L3	OD	GP Output 21. RxE4[6]=1, E5[2]=0 & (for CE) E5[5]=0			
/ AGPBZ# (CE)						
GPO22 / <u>GPI22</u> / IOR#	R9	OD	General Purpose Output 22. $RxE4[7] = 0$			
GPO23 / <u>GPI23</u> / IOW#	T7	OD	General Purpose Output 23. $RxE4[7] = 0$			
GPO24 / <u>GPI24</u> / GPIOA	V4	O/ <u>OD</u>	General Purpose Output 24. RxE6[0] = 1			
GPO25 / <u>GPI25</u> / GPIOC	T6	O/ <u>OD</u>	General Purpose Output 25. RxE6[1] = 1			
GPO26 / GPI26 / <u>SMBDT2</u> (<i>VSUS33†</i>)	Y2	OD	General Purpose Output 26. $Rx95[2] = 1 & Rx95[3] = 1$			
GPO27 / GPI27 / <u>SMBCK2</u> (<i>VSUS33†</i>)	T5	OD	General Purpose Output 27. $Rx95[2] = 1 & Rx95[3] = 1$			
GPO28 / GPI28 / <u>APICD0</u>	M17	OD	General Purpose Output 28. $Rx58[6] = 0$			
GPO29 / GPI29 / <u>APICD1</u>	N17	OD	General Purpose Output 29. $Rx58[6] = 0$			
GPO30 / GPI30 / GPIOD / <u>GHI# (CE)</u>	W5	O/OD	General Purpose Out 30. RxE6[6] = 1 & (for CE) E5[3]=1			
GPO31 / GPI31 / GPIOE / VIDSEL (CE)	U6	O/ <u>OD</u>	General Purpose Out 31. $RxE6[7] = 1 & (for CE) E5[3]=1$			

Note: The output state for each of the above general purpose outputs is selectable via Power Management I/O registers Rx4C-48

Note: The output types of GPO24-25 and 30-31 are selectable OD vs TTL (see Function 0 RxE7)

Note: Default pin functions are underlined in the table above.

 $[\]dagger$ The suspend voltage is only used for maintaining the operation of the SMB function on these pins (Device 17 Function 0 Rx95[3] = 0). If VCC power is lost, the GPIO function of these pins and the state of PMIO Rx4C[27:26] (which determines the GPO output level) will be lost also.



Power Management and Event Detection					
Signal Name	Pin#	I/O	Signal Description		
PWRBTN#	U4	I	Power Button. Used by the Power Management subsystem to monitor an external system on/off button or switch.		
SLPBTN# / GPIO21	L3	I	Sleep Button. Used by the Power Management subsystem to monitor an external sleep button or switch. $RxE4[6] = 1$, $80[6] = 1$, $E5[2] = 0$ and $ACPI Rx4C[21] = 1$		
RSMRST#	U5	I	Resume Reset. Resets the internal logic connected to the VSUS33 power plane and also resets portions of the internal RTC logic.		
EXTSMI# / GPI2	T1	IO D	External System Management Interrupt. When enabled to allow it, a falling edge on this input causes an SMI# to be generated to the CPU to enter SMI mode. (10K PU to VCCS if not used) (3.3V only)		
PME# / <u>GPI6</u>	P2	I	Power Management Event. (10K PU to VCCS if not used)		
SMBALRT# / GPI7	U2	I	SMB Alert . When the chip is enabled to allow it, assertion generates an IRQ or SMI or power management event. (10K PU to VCCS if not used)		
LID# / GPI4	R4	I	Notebook Computer Display Lid Open / Closed Monitor. Used by the Power Management subsystem to monitor the opening and closing of the display lid of notebook computers. Can be used to detect either low-to-high or high-to-low transitions to generate an SMI#. (10K PU to VCCS if not used)		
INTRUDER# / GPI16	W3	I	Intrusion Indicator. The value of this bit may be read at PMIO Rx20[6]		
THRM# / GPI18 / AOLGPI (CE)	R2	I	Thermal Alarm Monitor. Rx8C[3] = 1. Rising or falling edges (selectable by PMIO Rx2C[6]) may be detected to set status at PMIO Rx20[10]. Setting of this status bit may then be used to generate an SCI or SMI. THRM# may also be used to enable duty cycle control of stop-clock (STPCLK#) to automatically limit maximum temperature (see Device 17 Function 0 Rx8C[7-3]).		
RING# / <u>GPI3</u>	N4	I	Ring Indicator. May be connected to external modem circuitry to allow the system to be re-activated by a received phone call. (10K PU to VCCS if not used)		
BATLOW# / GPI5	R1	I	Battery Low Indicator. (10K PU to VCCS if not used) (3.3V only)		
<u>CPUSTP#</u> / GPO5	Y5	О	CPU Clock Stop (RxE4[0] = 0). Signals the system clock generator to disable the CPU clock outputs. Not connected if not used.		
PCISTP# / GPO6	V6	0	PCI Clock Stop (RxE4[1] = 0). Signals the system clock generator to disable the PCI clock outputs. Not connected if not used.		
SUSA# / GPO1	T2	О	Suspend Plane A Control (Rx94[2]=0). Asserted during power management POS, STR, and STD suspend states. Used to control the primary power plane. (10K PU to VCCS if not used)		
SUSB# / GPO2	W2	О	Suspend Plane B Control (Rx94[3]=0). Asserted during power management STR and STD suspend states. Used to control the secondary power plane. (10K PU to VCCS if not used)		
SUSC#	T4	0	Suspend Plane C Control. Asserted during power management STD suspend state. Used to control the tertiary power plane. Also connected to ATX power-on circuitry.		
SUSST1# / GPO3	P1	О	Suspend Status 1 (Rx94[4] = 0). Typically connected to the North Bridge to provide information on host clock status. Asserted when the system may stop the host clock, such as Stop Clock or during POS, STR, or STD suspend states. Connect 10K PU to VCCS.		
SUSCLK	R3	О	Suspend Clock. 32.768 KHz output clock for use by the North Bridge (e.g., VT8633 or VT8366) for DRAM refresh purposes. Stopped during Suspend-to-Disk and Soft-Off modes. Connect 10K PU to VCCS.		
CPUMISS (CE) / GPI17	Р3	Ι	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.		
<u>AOLGPI</u> (CE) / <u>GPI18</u> / <u>THRM#</u>	R2	I	Alert On LAN. The state of this pin may be read in the SMBus 2 registers. This pin may be used as AOLGPI, GPI18 and THRM# all at the same time.		



Resets, Clocks, and Power Status				
Signal Name	Pin #	I/O	Signal Description	
PWRGD	T5	I	Power Good. Connected to the PWRGOOD signal on the Power Supply.	
PWROK#	V3	О	Power OK.	
PCIRST#	H4	О	PCI Reset. Active low reset signal for the PCI bus. The VT8233 will assert this pin during power-up or from the control register.	
OSC	Т9	I	Oscillator. 14.31818 MHz clock signal used by the internal Timer.	
RTCX1	Y4	I	RTC Crystal Input: 32.768 KHz crystal or oscillator input. This input is used for the internal RTC and for power-well power management logic.	
RTCX2	Y3	О	RTC Crystal Output: 32.768 KHz crystal output	
TEST	T8	I	Test.	
TPO	K20	О	Test Pin Output. Output pin for test mode.	

	Power and Ground						
Signal Name	Pin #	I/O	Signal Description				
VCC33	A1, 10, B1, D16, F7, G7, 11, 14, H5-6, K1, L5-6, M20, N15, P7, 10, 12, 16, R7, 12, 14, T18, W1, 20, Y1, 11, 20	Р	I/O Power (3.3V ±5%).				
VCC25	A20, B20, H15, J19, J20, K15	P	I/O Power (2.5V ±5%).				
VCC	G8, G13, J6, J15, M6, M15, P8, P13	P	Core Power. 2.5V nominal ±5% (2.375V to 2.625V). This supply is turned on only when the mechanical switch on the power supply is turned on and the PWRON signal is conditioned high.				
GND	(See Pin List)	P	Ground. Connect to primary motherboard ground plane.				
VSUS33	N5, P5, R5, R6	P	Suspend Power. Always available unless the mechanical switch of the power supply is turned off. If the "soft-off" state is not implemented, then this pin can be connected to VCC33. Signals powered by or referenced to this plane are: PWRGD, RSMRST#, PWRBTN#, SMBCK1/2, SMBDT1/2, GPO0, SUSA# / GPO1, SUSB# / GPO2, SUSC#, SUSST1# / GPO3, SUSCLK / GPO4, GPI1, GPI2 / EXTSMI#, GPI3 / RING#, GPI4 / LID, GPI5 / BATLOW#, GPI6 / PME#, GPI7 / SMBALRT#				
VBAT	W4	P	RTC Battery. Battery input for internal RTC (RTCX1, RTCX2)				
VLVREF	G16	P	V-Link Voltage Reference (0.9V). 0.34 x VCC25 to 0.38 x VCC25.				
VCCVK	J16	P	V-Link Compensation Circuit Voltage (2.5V ±5%).				
MIIVCC	F10-F13	P	LAN MII Power. Power for LAN Media Independent Interface (interface to external PHY). Connect to VCC33 through a ferrite bead.				
RAMVCC	E9	P	LAN RAM Power. Power for LAN internal RAM. Connect to VCC through a ferrite bead.				
RAMGND	F9	P	LAN RAM Ground. Connect to GND through a ferrite bead.				
USBVCC	F14-F15	P	USB Differential Output Power. Power for USB differential outputs (USBP0+, P0-, P1+, P1-, P2+, P2-, P3+, P3-, P4+, P4-, P5+, P5-). Connect to VSUS33 through a ferrite bead.				
USBGND	E14-E15	P	USB Differential Output Ground. Connect to GND through a ferrite bead.				
PLLVCC	L16	P	PLL Power. Connect to VCC through a ferrite bead.				
PLLGND	M16	P	PLL Ground. Connect to GND through a ferrite bead.				



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT8233. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 4. Memory Mapped Registers

FEC00000	APIC Index	(8-bit)
FEC00010	APIC Data	(32-bit)
FEC00020	APIC IRQ Pin Assertion	(8-bit)
FEC00040	APIC EOI	(8-bit)

[&]quot;APIC" = "Advanced Programmable Interrupt Controller"

Table 5. Function Summary

Bus	Device	Func	Device ID	Function
0	17 (11h)	0	3074h	Bus Control & Power Mgmt
0	17 (11h)	1	0571h	IDE Controller
0	17 (11h)	2	3038h	USB Controller Ports 0-1
0	17 (11h)	3	3038h	USB Controller Ports 2-3
0	17 (11h)	4	3038h	USB Controller Ports 4-5
0	17 (11h)	5	3059h	AC97 Audio Codec Controller
0	17 (11h)	6	3068h	MC97 Modem Codec Ctrlr
0	18 (12h)	0	3043h	VIA LAN Controller

Table 6. System I/O Map

Port	Function	Actual Port Decoding
00-1F	Master DMA Controller	0000 0000 000x nnnn
20-3F	Master Interrupt Controller	0000 0000 001x xxxn
40-5F	Timer / Counter	0000 0000 010x xxnn
60-6F	Keyboard Controller	0000 0000 0110 xnxn
(60h)	KBC Data	0000 0000 0110 x0x0
(61h)	Misc Functions & Spkr Ctrl	0000 0000 0110 xxx1
(64h)	KBC Command / Status	0000 0000 0110 x1x0
70-77	RTC/CMOS/NMI-Disable	0000 0000 0111 0nnn
78-7F	-available for system use-	0000 0000 0111 1xxx
80	-reserved- (debug port)	0000 0000 1000 0000
81-8F	DMA Page Registers	0000 0000 1000 nnnn
90-91	-available for system use-	0000 0000 1001 000x
92	System Control	0000 0000 1001 0010
93-9F	-available for system use-	0000 0000 1001 nnnn
A0-BF	Slave Interrupt Controller	0000 0000 101x xxxn
C0-DF	Slave DMA Controller	0000 0000 110n nnnx
E0-FF	-available for system use-	0000 0000 111x xxxx
100-CF7	-available for system use*	
CF8-CFB	PCI Configuration Address	0000 1100 1111 10xx
CFC-CFF	PCI Configuration Data	0000 1100 1111 11xx
D00-FFFF	-available for system use-	



Table 7. Registers

Legacy I/O Registers

Port	Master DMA Controller Registers	Default	Acc
00	Channel 0 Base & Current Address		RW
01	Channel 0 Base & Current Count		RW
02	Channel 1 Base & Current Address		RW
03	Channel 1 Base & Current Count		RW
04	Channel 2 Base & Current Address		RW
05	Channel 2 Base & Current Count		RW
06	Channel 3 Base & Current Address		RW
07	Channel 3 Base & Current Count		RW
08	Status / Command		RW
09	Write Request		WO
0A	Write Single Mask		WO
0B	Write Mode		WO
0C	Clear Byte Pointer FF		WO
0D	Master Clear		WO
0E	Clear Mask		WO
0F	Read / Write Mask		RW

Port	Master Interrupt Controller Regs	Default	<u>Acc</u>
20	Master Interrupt Control	_	*
21	Master Interrupt Mask	_	*
20	Master Interrupt Control Shadow	_	RW
21	Master Interrupt Mask Shadow	_	RW

^{*} RW if shadow registers are disabled

Port	Timer/Counter Registers	Default	Acc
40	Timer / Counter 0 Count		RW
41	Timer / Counter 1 Count		RW
42	Timer / Counter 2 Count		RW
43	Timer / Counter Control		WO

60 Keyboard Controller Data	
	RW
61 Misc Functions & Speaker Control	RW
64 Keyboard Ctrlr Command / Status	RW

<u>Port</u>	CMOS / RTC / NMI Registers	Default	Acc
70	CMOS Memory Address & NMI Disa		WO
71	CMOS Memory Data (128 bytes)		RW
74	CMOS Memory Address		RW
75	CMOS Memory Data (256 bytes)		RW

NMI Disable is port 70h (CMOS Memory Address) bit-7. RTC control occurs via specific CMOS data locations (0-Dh). Ports 72-73 may be used to access all 256 locations of CMOS. Ports 74-75 may be used to access CMOS if the internal RTC is disabled.

Legacy I/O Registers (continued)

Port	DMA Page Registers	Default	Acc
87	DMA Page – DMA Channel 0		RW
83	DMA Page – DMA Channel 1		RW
81	DMA Page – DMA Channel 2		RW
82	DMA Page – DMA Channel 3		RW
8F	DMA Page – DMA Channel 4		RW
8B	DMA Page – DMA Channel 5		RW
89	DMA Page – DMA Channel 6		RW
8A	DMA Page – DMA Channel 7		RW

Port	System Control Registers	Default	<u>Acc</u>
92	System Control		RW

Port	Slave Interrupt Controller Regs	<u>Default</u>	<u>Acc</u>
A0	Slave Interrupt Control	_	*
A1	Slave Interrupt Mask	_	*
A0	Slave Interrupt Control Shadow	_	RW
A1	Slave Interrupt Mask Shadow	1	RW

^{*} RW accessible if shadow registers are disabled

Port	Slave DMA Controller Registers	Default	Acc
C0	Channel 0 Base & Current Address		RW
C2	Channel 0 Base & Current Count		RW
C4	Channel 1 Base & Current Address		RW
C6	Channel 1 Base & Current Count		RW
C8	Channel 2 Base & Current Address		RW
CA	Channel 2 Base & Current Count		RW
CC	Channel 3 Base & Current Address		RW
CE	Channel 3 Base & Current Count		RW
D0	Status / Command		RW
D2	Write Request		WO
D4	Write Single Mask		WO
D6	Write Mode		WO
D8	Clear Byte Pointer FF		WO
DA	Master Clear		WO
DC	Clear Mask		WO
DE	Read / Write Mask		RW



Keyboard / Mouse Wakeup Registers (I/O Space)

Port	Wakeup Index Registers	Default	Acc
002E	Keyboard / Mouse Wakeup Index †	00	RW
002F	Keyboard / Mouse Wakeup Data †	00	RW

[†] Keyboard / Mouse Wakeup registers (index values E0-EF defined below) are accessible if Function 0 PCI Configuration register Rx51[1] = 1.

KB / Mouse Wakeup Registers (Indexed via Port 2E/2F)

Offset Reserved	Default	Acc
00-DF -reserved-	_	RO

Chip Version CD:

Offset	KB / MS Wakeup (Rx51[1]=1)	<u>Default</u>	Acc
E0	Keyboard / Mouse Wakeup Enable	80	$\mathbf{R}\mathbf{W}$
E1	Keyboard Wakeup Scan Code Set 0	F0	$\mathbf{R}\mathbf{W}$
E2	Keyboard Wakeup Scan Code Set 1	00	$\mathbf{R}\mathbf{W}$
E3	Keyboard Wakeup Scan Code Set 2	00	$\mathbf{R}\mathbf{W}$
E4	Keyboard Wakeup Scan Code Set 3	00	$\mathbf{R}\mathbf{W}$
E5	Keyboard Wakeup Scan Code Set 4	00	RW
E6	Mouse Wakeup Button Status Code	09	RW
E7-EF	-reserved-		RO

Chip Version CE:

Offset	KB / MS Wakeup (Rx51[1]=1)	<u>Default</u>	Acc
E0	Keyboard / Mouse Wakeup Enable	08	\mathbf{RW}
E1	Keyboard Wakeup Scan Code Set 0	F0	\mathbf{RW}
E2	Keyboard Wakeup Scan Code Set 1	00	\mathbf{RW}
E3	Keyboard Wakeup Scan Code Set 2	00	\mathbf{RW}
E4	Keyboard Wakeup Scan Code Set 3	00	\mathbf{RW}
E5	Keyboard Wakeup Scan Code Set 4	00	\mathbf{RW}
E6	Keyboard Wakeup Scan Code Set 5	00	\mathbf{RW}
E7	Keyboard Wakeup Scan Code Set 6	00	\mathbf{RW}
E8	Keyboard Wakeup Scan Code Set 7	00	\mathbf{RW}
E9	Mouse Wakeup Scan Code Set 1	09	\mathbf{RW}
EA	Mouse Wakeup Scan Code Set 2	00	RW
EB	Mouse Wakeup Scan Code Mask	00	RW
EC-EF	-reserved-		RO

Game Port Registers (I/O Space)

Offset	Game Port (200-20F typical)	Default	<u>Acc</u>
0	-reserved-	00	_
1	Game Port Status		RO
1	Start One-Shot		WO
2-F	-reserved-	00	_

Memory Mapped Registers - IOAPIC

Address	APIC Index / Data	Default	Acc
FEC00000	APIC Register Index	00	RW
FEC00001-0F	-reserved-	00	
FEC00010-13	APIC Register Data	0000 0000	RW
FEC00014-1F	-reserved-	00	_
FEC00020	APIC IRQ Pin Assertion	XX	WO
FEC00021-3F	-reserved-	00	
FEC00040	APIC EOI	XX	WO
FEC00041-FF	-reserved-	00	

Offset	APIC Registers	<u>Default</u>	<u>Acc</u>
0	APIC ID	0000 0000	RW
1	APIC Version	CD: 0017 0011	RO
		CE: 0017 8002	
2	APIC Arbitration	0000 0000	RO
3	CE: Boot Configuration	0000 0000	RW
3	CD: -reserved-	0000 0000	
4-F	-reserved-	0000 0000	
11-10	I/O Redirection– AIRQ0	xxx1xxxx xxxxxxx	RW
13-12	I/O Redirection– AIRQ1	xxx1xxxx xxxxxxx	RW
15-14	I/O Redirection– AIRQ2	xxx1xxxx xxxxxxx	RW
17-16	I/O Redirection– AIRQ3	xxx1xxxx xxxxxxx	RW
19-18	I/O Redirection– AIRQ4	xxx1xxxx xxxxxxx	RW
1B-1A	I/O Redirection– AIRQ5	xxx1xxxx xxxxxxxx	RW
1D-1C	I/O Redirection– AIRQ6	xxx1xxxx xxxxxxx	RW
1F-1E	I/O Redirection– AIRQ7	xxx1xxxx xxxxxxxx	RW
21-20	I/O Redirection– AIRQ8	xxx1xxxx xxxxxxx	RW
23-20	I/O Redirection– AIRQ9	xxx1xxxx xxxxxxxx	RW
25-24	I/O Redirection– AIRQ10	xxx1xxxx xxxxxxx	RW
27-26	I/O Redirection– AIRQ11	xxx1xxxx xxxxxxx	RW
29-28	I/O Redirection– AIRQ12	xxx1xxxx xxxxxxxx	RW
2B-2A	I/O Redirection– AIRQ13	xxx1xxxx xxxxxxxx	RW
2D-2C	I/O Redirection– AIRQ14	xxx1xxxx xxxxxxx	RW
2F-2E	I/O Redirection– AIRQ15	xxx1xxxx xxxxxxxx	RW
31-30	I/O Redirection– AIRQ16	xxx1xxxx xxxxxxx	RW
33-32	I/O Redirection– AIRQ17	xxx1xxxx xxxxxxxx	RW
35-34	I/O Redirection– AIRQ18	xxx1xxxx xxxxxxx	RW
37-36	I/O Redirection– AIRQ19	xxx1xxxx xxxxxxx	RW
39-38	I/O Redirection– AIRQ20	xxx1xxxx xxxxxxx	RW
3B-3A	I/O Redirection– AIRQ21	xxx1xxxx xxxxxxx	RW
3D-3C	I/O Redirection– AIRQ22	xxx1xxxx xxxxxxx	RW
3F-3E	I/O Redirection– AIRQ23	xxx1xxxx xxxxxxx	RW
40-4F	-reserved-	0000 0000	

Note: The "I/O Redirection" registers are 64-bit registers, so each uses two consecutive index locations, with the lower 32 bits at the even index and the upper 32 bits at the odd index.



<u>Device 17 Function 0 Registers – Bus Control & Power Management</u>

Configuration Space Bus Control & PM Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3074	RO
5-4	Command	0087	$\mathbf{R}\mathbf{W}$
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	06	RO
С	-reserved- (cache line size)	00	_
D	-reserved- (latency timer)	00	_
Е	Header Type	80	RO
F	Built In Self Test (BIST)	00	RO
10-27	-reserved- (base address registers)	00	_
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-33	-reserved- (expan. ROM base addr)	00	_
34-3B	-reserved- (unassigned)	00	_
3C	-reserved- (interrupt line)	00	_
3D	-reserved- (interrupt pin)	00	
3E	-reserved- (min gnt)	00	_
3F	-reserved- (max lat)	00	_

Configuration Space PCI-to-ISA Bridge-Specific Registers

Offset	ISA Bus Control	Default	Acc
40	ISA Bus Control	00	RW
41	BIOS ROM Decode Control	00	RW
42	Line Buffer Control	00	RW
43	Delay Transaction Control	00	RW
44-47	-reserved-	00	
48	Read Pass Write Control	00	RW
49	CCA Control	00	RW
4A-4B	-reserved-	00	_

Offset	Miscellaneous Control	<u>Default</u>	Acc
4C	IDE Interrupt Routing	00	RW
4D	External APIC IRQ Output Control	00	RW
4E	Internal RTC Test Mode	00	RW
4F	PCI Bus & CPU Interface Control	00	RW

Offset	Function Control	<u>Default</u>	Acc
50	Function Control 1	09	RW
51	Function Control 2	0D	RW

Offset	Serial IRQ, LPC & PC/PCI Control	Default	Acc
52	Serial IRQ & LPC Control	00	RW
53	CD: PC/PCI DMA Control	00	RW
53	CE: -reserved-	00	RW

Offset	Plug and Play Control	Default	<u>Acc</u>
54	PCI Interrupt Polarity	00	RW
55	PnP Routing for PCI INTA	00	RW
56	PnP Routing for PCI INTB-C	00	RW
57	PnP Routing for PCI INTD	00	RW

Offset	GPIO and Miscellaneous Control	<u>Default</u>	Acc
58	Miscellaneous Control 0	40	RW
59	Miscellaneous Control 1	00	RW
5A	CE: DMA Bandwidth Control	00	RW
5A	CD: -reserved-	00	_
5B	-reserved-	00	_

	Programmable Chip Select Control	<u>Default</u>	Acc
5D-5C	PCS0# I/O Port Address	0000	RW
5F-5E	PCS1# I/O Port Address	0000	RW
61-60	PCS2# I/O Port Address	0000	RW
63-62	PCS3# I/O Port Address	0000	RW
64	PCS[1-0]# I/O Port Address Mask	00	RW
65	PCS[3-2]# I/O Port Address Mask	00	RW
66	Programmable Chip Select Control	00	RW
67	Output Control	04	RW
68-6B	-reserved-	00	_

Offset	Miscellaneous	Default	<u>Acc</u>
6C	ISA Positive Decoding Control 1	00	RW
6D	ISA Positive Decoding Control 2	00	RW
6E	ISA Positive Decoding Control 3	00	RW
6F	ISA Positive Decoding Control 4	00	RW
71-70	Sub Vendor ID	0000	RW
73-72	Sub Device ID	0000	RW
74-77	-reserved-	00	
78	CE: -reserved-	00	_
79	CE: PnP IRQ/DRQ Test (do not prog)	00	RW
79-78	CD: PnP IRQ/DRQ Test (do not prog)	00	RW
7A	IDE / USB Test (do not program)	00	RW
7B	PLL Test (do not program)	00	RW
7C	I/O Pad Control	00	RW
7D-7F	-reserved-	00	



Configuration Space Power Management Registers

Offset	Power Management	<u>Default</u>	Acc
80	General Configuration 0	00	RW
81	General Configuration 1	00	RW
82	ACPI Interrupt Select	00	RW
83	Reserved (Do Not Program)	00	_
85-84	Primary Interrupt Channel	0000	RW
87-86	Secondary Interrupt Channel	0000	RW
8B-88	Power Mgmt I/O Base (256 Bytes)	0000 0001	RW
8C	Host Bus Power Mgmt Control	00	RW
8D	Throttle / Clock Stop Control	00	RW
8E-8F	-reserved-	00	_
93-90	GP Timer Control	0000 0000	RW
94	Power Well Control	00	RW
95	Miscellaneous Control	00	RW
96	Power On / Reset Control	00	RW
97	-reserved-	00	_
98	GP2 / GP3 Timer Control	00	RW
99	GP2 Timer	00	RW
9A	GP3 Timer	00	RW
9B-A0	-reserved-	00	_
A1	Write value for Offset 9 (Prog Intfc)	00	WO
A2	Write value for Offset A (Sub Class)	00	WO
A3	Write value for Offset B (Base Class)	00	WO
A4-BF	-reserved-	00	_
C3-C0	Power Manamgement Capability	0002 0001	RO
C7-C4	Power Mgmt Capability CSR	0000 0000	RW
C8-CF	-reserved-	00	_

Configuration Space SMBus Registers

Offset	System Management Bus	Default	Acc
D1-D0	SMBus I/O Base (16 Bytes)	0001	RW
D2	SMBus Host Configuration	00	RW
D3	SMBus Host Slave Command	00	RW
D4	SMBus Slave Address Shadow Port 1	00	RW
D5	SMBus Slave Address Shadow Port 2	00	RW
D6	SMBus Revision ID	nn	RO
D7-DF	-reserved-	00	_

Configuration Space General Purpose I/O Registers

Offset	General Purpose I/O	<u>Default</u>	Acc
E0	GPI Inversion Control	00	RW
E1	GPI SCI / SMI Select	00	RW
E2-E3	-reserved-	00	_
E4	GPO Pin Select	00	RW
E5	GPIO I/O Select 1	00	RW
E6	GPIO I/O Select 2	00	RW
E7	GPO Output Type	00	RW
E8-FF	-reserved-	00	_



I/O Space Power Management Registers

Offset	Basic Control / Status Registers	Default	Acc
1-0	Power Management Status	0000	\mathbf{WC}
3-2	Power Management Enable	0000	RW
5-4	Power Management Control	0000	RW
6-7	-reserved-	00	_
B-8	Power Management Timer	0000 0000	RW
C-F	-reserved-	00	_

Offset	Processor Registers	<u>Default</u>	Acc
13-10	Processor and PCI Bus Control	0000 0000	RW
14	Processor LVL2	00	RO
15	Processor LVL3	00	RO
16-1F	-reserved-	00	_

Offset	General Purpose Registers	<u>Default</u>	<u>Acc</u>
21-20	General Purpose Status	0000	WC
23-22	General Purpose SCI Enable	0000	RW
25-24	General Purpose SMI Enable	0000	RW
26-27	-reserved-	00	_

Offset	Generic Registers	Default	Acc
29-28	Global Status	0000	WC
2B-2A	Global Enable	0000	RW
2D-2C	Global Control	0010	RW
2E	-reserved-	00	-
2F	SMI Command	00	RW
33-30	Primary Activity Detect Status	0000 0000	WC
37-34	Primary Activity Detect Enable	0000 0000	RW
3B-38	GP Timer Reload Enable	0000 0000	RW
3C-3F	-reserved-	00	_

<u>Offset</u>	General Purpose I/O Registers	<u>Default</u>	<u>Acc</u>
40	Extended I/O Trap Status	00	WC
41	-reserved-	00	
42	Extended I/O Trap Enable	00	RW
43-44	-reserved-	00	
45	SMI / IRQ / Resume Status	00	RO
46-47	-reserved-	00	_
4B-48	GPI Port Input Value	input	RO
4E 4C	GPO Port Output Value	FFFFCFFF	RW
41 -4C	Of O f of Output Value	FFFFCFFF	17. 44
	GPI Pin Change Status	00	RW
	-		
50	GPI Pin Change Status	00	
50 51 52	GPI Pin Change Status -reserved-	00	RW —
50 51 52 53-57	GPI Pin Change Status -reserved- GPI Pin Change SCI/SMI Select	00 00 00	RW —
50 51 52 53-57	GPI Pin Change Status -reserved- GPI Pin Change SCI/SMI Select -reserved-	00 00 00 00	RW

I/O Space System Management Bus Registers

Offset	System Management Bus	<u>Default</u>	Acc
0	SMBus Host Status	00	WC
1	SMBus Slave Status	00	RW
2	SMBus Host Control	00	RW
3	SMBus Host Command	00	RW
4	SMBus Host Address	00	RW
5	SMBus Host Data 0	00	RW
6	SMBus Host Data 1	00	RW
7	SMBus Block Data	00	RW
8	SMBus Slave Control	00	RW
9	SMBus Shadow Command	00	RO
A-B	SMBus Slave Event	0000	RW
C-D	SMBus Slave Data	0000	RO
E-F	-reserved-	00	_



Device 18 Function 1 Registers – IDE Controller

Configuration Space IDE Header Registers

Offset	Configuration Space Header	Default	Acc
	Vendor ID	1106	RO
3-2	Device ID	0571	RO
5-4	Command	0080	RO
7-6	Status	0290	RW
8	Revision ID	nn	RO
9	Programming Interface	85	RW
A	Sub Class Code	01	RO
В	Base Class Code	01	RO
C-F	-reserved-	00	
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	$\mathbf{R}\mathbf{W}$
1B-18	Base Address – Sec Data / Command	00000171	RW
1F-1C	Base Address – Sec Control / Status	00000375	RW
23-20	Base Address – Bus Master Control	0000CC01	RW
24-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-33	-reserved- (expan ROM base addr)	00	
34	Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	0E	RO
3D	Interrupt Pin	00	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space IDE-Specific Registers

<u>Offset</u>	Configuration Space IDE Registers	<u>Default</u>	<u>Acc</u>
40	IDE Chip Enable	08	RW
41	IDE Configuration I	00	RW
42	IDE Configuration II	C0	$\mathbf{R}\mathbf{W}$
43	IDE FIFO Configuration	3A	RW
44	IDE Miscellaneous Control 1	08	RW
45	IDE Miscellaneous Control 2	03	RW
46	IDE Miscellaneous Control 3	C0	RW
4B-48	IDE Drive Timing Control	A8A8A8A8	RW
4C	IDE Address Setup Time	FF	RW
4D	-reserved- (do not program)	00	$\mathbf{R}\mathbf{W}$
4E-4F	CD: -reserved-	00	_
4E	CE: Sec Non-1F0 Port Access Timing	B6	RW
4F	CE: Pri Non-1F0 Port Access Timing	B6	RW

Configuration Space IDE-Specific Registers (continued)

Offset	Configuration Space IDE Registers	Default	Acc
53-50	UltraDMA Extended Timing Control	07070707	RW
54	UltraDMA FIFO Control	04	RW
55-5F	-reserved-	00	_
61-60	IDE Primary Sector Size	0200	RW
62-67	-reserved-	00	_
69-68	IDE Secondary Sector Size	0200	RW
69-6F	-reserved-	00	_
70	IDE Primary Status	00	RO
71	IDE Primary Interrupt Control	01	RW
72-77	-reserved-	00	_
78	IDE Secondary Status	00	RO
79	IDE Secondary Interrupt Control	01	RW
7A-7F	-reserved-	00	_
83-80	IDE Primary S/G Descriptor Address	0000 0000	RO
84-87	-reserved-	00	_
8B-88	IDE Secondary S/G Descriptor Addr	0000 0000	RO
8C-BF	-reserved-	00	_
C3-C0	Power Management Capabilities	0002 0001	RO
C7-C4	Power State	0000 0000	RO
C8-CF	-reserved-	00	_

Offset	IDE Back Door Registers	Default	Acc
D0	Back Door – Revision ID	06	RW
D1	-reserved-	00	_
D3-D2	Back Door – Device ID	0571	RW
D5-D4	Back Door – Sub Vender ID	0000	RW
D7-D6	Back Door – Sub Device ID	0000	RW
D8-FF	-reserved-	00	_

I/O Registers - IDE Controller (SFF 8038 v1.0 Compliant

Offset	IDE I/O Registers	<u>Default</u>	Acc
0	Primary Channel Command	00	RW
1	-reserved-	00	_
2	Primary Channel Status	00	WC
3	-reserved-	00	
4-7	Primary Channel PRD Table Addr	00	RW
8	Secondary Channel Command	00	RW
9	-reserved-	00	_
A	Secondary Channel Status	00	WC
В	-reserved-	00	_
C-F	Secondary Channel PRD Table Addr	00	RW



<u>Device 17 Function 2 Registers – USB Ports 0-1</u>

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C-1F	-reserved-	00	_
23-20	USB I/O Register Base Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	_

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41	USB Miscellaneous Control 2	10	RW
42-43	-reserved-	00	
44-45	-reserved- (test, do not program)	00	RW
46-47	-reserved- (test)	00	RO
48	CE: USB Miscellaneous Control 3	00	RW
48	CD: -reserved-	00	
49	MIA Analog Control	00	RW
4A-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	_
83-80	PM Capability	0002 0001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

<u>I/O Registers – USB Controller</u>

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	_

Device 17 Function 3 Registers – USB Ports 2-3

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C-1F	-reserved-	00	_
23-20	USB I/O Register Base Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	_

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41	USB Miscellaneous Control 2	10	RW
42-43	-reserved-	00	_
44-45	-reserved- (test, do not program)	00	RW
46-47	-reserved- (test)	00	RO
48	CE: USB Miscellaneous Control 3	00	RW
48	CD: -reserved-	00	_
49	MIA Analog Control	00	RW
4A-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	_
83-80	PM Capability	0002 0001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	_
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

I/O Registers - USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 2 Status / Control	0080	WC
13-12	Port 3 Status / Control	0080	WC
14-1F	-reserved-	00	



<u>Device 17 Function 4 Registers – USB Ports 4-5</u>

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	\mathbf{RW}
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C-1F	-reserved-	00	_
23-20	USB I/O Register Base Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	_

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41	USB Miscellaneous Control 2	10	RW
42-43	-reserved-	00	_
44-45	-reserved- (test, do not program)	00	RW
46-47	-reserved- (test)	00	RO
48	CE: USB Miscellaneous Control 3	00	RW
48	CD: -reserved-	00	
49	MIA Analog Control	00	RW
4A-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	0002 0001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	_
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

I/O Registers - USB Controller

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
С	Start Of Frame Modify	40	RW
11-10	Port 4 Status / Control	0080	WC
13-12	Port 5 Status / Control	0080	WC
14-1F	-reserved-	00	_



Device 17 Function 5 & 6 Registers – AC/MC97 Codecs

Function 5 Configuration Space AC97 Header Registers

Offset	Configuration Space Header	Default	Acc
	Vendor ID	1106	RO
3-2	Device ID	3059	RO
5-4	Command	0000	RW
7-6	Status	0210	RO
8	Revision ID (CD default = $10h$)	30 (CE)	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	04	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	—
1B-18	Base Address 2 (reserved)	0000 0000	_
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	
34	Capture Pointer	C0	RW
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Audio Codec-Specific Registers

Offset	Audio Codec Link Control	Default	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RW
43	-reserved-	00	
44	MC97 Interface Control	00	RO
45-47	-reserved-	00	
48	Value Change Rate Control	00	RW
49	S/PDIF Control (CE Only)	00	RW
4A-BF	-reserved-	00	
C3-C0	Power Management Capability	0002 0001	RO
C7-C4	Power State	0000 0000	RW
C8-FF	-reserved-	00	

Function 6 Configuration Space MC97 Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3068	RO
5-4	Command	0000	RW
7-6	Status	0200	RO
8	Revision ID (CD default = $50h$)	70 (CE)	RO
9	Programming Interface	00	RO
A	Sub Class Code	80	RO
В	Base Class Code	07	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	_
1B-18	Base Address 2 (reserved)	0000 0000	_
1F-1C	Base Address 3 (reserved)	0000 0000	
23-20	Base Address 4 (reserved)	0000 0000	_
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	
2F-2C	Subsystem ID / SubVendor ID	0000 0000	$\mathbf{R}\mathbf{W}$
33-30	Expansion ROM (reserved)	0000 0000	_
34	Capture Pointer	D 0	\mathbf{RW}
35-3B	-reserved-	00	
3C	Interrupt Line	00	\mathbf{RW}
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Modem Codec-Specific Registers

Offset	Modem Codec Link Control	Default	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RO
43	-reserved-	00	
44	MC97 Interface Control	00	RW
45-47	-reserved-	00	
48	Value Change Rate Control	00	RO
49	S/PDIF Control (CE Only)	00	RO
4A-CF	-reserved-	00	
D3-D0	Power Management Capability	0002 0001	RO
D7-D4	Power State	0000 0000	RW
D8-FF	-reserved-	00	



Function 5 I/O Base 0 Registers - AC97 Audio S/G DMA

Offset	AC97 SGD I/O Registers	<u>Default</u>	Acc
x0	SGD Channel x Status	00	WC
x1	SGD Channel x Control	00	RW
x2	SGD Channel x Left Volume	3F	RW
х3	SGD Channel x Right Volume	3F	RW
x7-x4	SGD Channel x Table Pointer Base	0000 0000	WR
	SGD Channel x Current Address		RD
xB-x8	Stop Index / Data Type / Sample Rate	FF0F FFFF	RW
xF-xC	SGD Channel x Current Count	0000 0000	RO
40	SGD 3D Channel Status	00	WC
41	SGD 3D Channel Control	00	RW
42	SGD 3D Channel Format	00	RW
43	SGD 3D Channel Scratch	00	RW
47-44	SGD 3D Channel Table Pointer Base	0000 0000	WR
	SGD 3D Channel Current Address		RD
4B-48	SGD 3D Channel Slot Select	FF00 0000	RW
4F-4C	SGD 3D Channel Current Count	0000 0000	RO
50-5F	-reserved-	00	_
60	SGD Write Channel 0 Status	00	WC
61	SGD Write Channel 0 Control	00	RW
		0.0	
62	SGD Write Channel 0 Format	00	RW
	SGD Write Channel 0 Format SGD Write Channel 0 Select		
62		00	RW
62 63	SGD Write Channel 0 Select	00	RW RW
62 63 67-64	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index	00 00 0000 0000 FF00 0000	RW RW WR
62 63 67-64	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr	00 00 0000 0000	RW RW WR RD
62 63 67-64 6B-68 6F-6C 70	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index	00 00 0000 0000 FF00 0000 0000 0000	RW RW WR RD RW RO
62 63 67-64 6B-68 6F-6C 70 71	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count	00 00 0000 0000 FF00 0000 0000 0000	RW RW WR RD RW RO
62 63 67-64 6B-68 6F-6C 70 71 72	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status	00 00 0000 0000 FF00 0000 0000 0000	RW RW WR RD RW RO
62 63 67-64 6B-68 6F-6C 70 71 72 73	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control	00 00 0000 0000 FF00 0000 000 0000 00 00 00	RW RW RD RW RO RW RO
62 63 67-64 6B-68 6F-6C 70 71 72	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format SGD Write Channel 1 Select SGD Write Channel 1 Table Ptr Base	00 00 0000 0000 FF00 0000 0000 0000 00 00	RW RW RD RW RO RW RW RW RW
62 63 67-64 6B-68 6F-6C 70 71 72 73	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format SGD Write Channel 1 Select	00 00 0000 0000 FF00 0000 000 0000 00 00 00	RW RW RD RW RO RW RO RW RW RW
62 63 67-64 6B-68 6F-6C 70 71 72 73 77-74	SGD Write Channel 0 Select SGD Write Channel 0 Table Ptr Base SGD Write Channel 0 Current Addr SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format SGD Write Channel 1 Select SGD Write Channel 1 Table Ptr Base	00 00 0000 0000 FF00 0000 000 0000 00 00 00	RW RW RD RW RO RW RW RW RW RW

/1 -/C	SOD WHIC Chamici I Current Count	0000 0000	NO
Offset	AC97 / Audio Codec I/O Registers	<u>Default</u>	<u>Acc</u>
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
8B-88	Modem Codec GPI Intr Status / GPIO	0000 0000	RO
8F-8C	Modem Codec GPI Interrupt Enable	0000 0000	RO
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO

A0-FF -reserved-

Function 6 I/O Base 0 Registers - MC97 Modem S/G DMA

Offset	MC97 SGD I/O Registers	<u>Default</u>	<u>Acc</u>
0-7	-reserved-	00	_
8-F	-reserved-	00	_
10-17	-reserved-	00	_
18-1F	-reserved-	00	_
20-27	-reserved-	00	
28-2F	-reserved-	00	
30-37	-reserved-	00	_
38-3F	-reserved-	00	—
40	SGD Read Channel Status	00	WC
41	SGD Read Channel Control	00	RW
42	SGD Read Channel Type	00	RW
43	-reserved-	00	_
47-44	SGD Read Chan Table Pointer Base	0000 0000	WR
	SGD Read Channel Current Address		RD
4B-48	-reserved- (Test)	0000 0000	RO
4F-4C	SGD Read Channel Current Count	0000 0000	RO
50	SGD Write Channel Status	00	WC
51	SGD Write Channel Control	00	RW
52	SGD Write Channel Type	00	RW
53	-reserved-	00	_
57-54	SGD Write Channel Table Ptr Base	0000 0000	WR
	SGD Write Channel Current Address		RD
5B-58	Reserved (Test)	0000 0000	RO
5F-5C	SGD Write Channel Current Count	0000 0000	RO
60-7F	-reserved-	00	_

Offset	AC97 / Modem Codec I/O Registers	<u>Default</u>	Acc
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
8B-88	Modem Codec GPI Intr Status / GPIO	0000 0000	WC
8F-8C	Modem Codec GPI Interrupt Enable	0000 0000	RW
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	

00



Device 18 Function 0 Registers - LAN

Configuration Space LAN Header Registers

	diamon space Elli (licadel Register)	_	
Offset	Configuration Space Header	<u>Default</u>	<u>Acc</u>
1-0	Vendor ID	1106	RO
3-2	Device ID	3065	RO
5-4	Command	0000	RO
7-6	Status	0470	WC
8	Revision ID	40	RO
9	Programming Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	00	RO
С	Cache Line Size	00	RW
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	BIST	00	RO
13-10	I/O Base Address	0000 0000	RW
17-14	Memory Base Address	0000 0000	RW
18-27	-reserved-	00	_
2B-28	Card Bus CIS Pointer	0000 0000	RW
2C-2F	-reserved-	00	_
33-30	Expansion ROM Base Address	0000 0000	RW
34	Capabilities Offset	40	RO
35-3C	-reserved-	00	
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	_

Configuration Space LAN Device Specific Registers

Offset	Power Management	Default	Acc
40	Capability ID	01	RO
41	Next Item Pointer	00	RO
43-42	Power Management Configuration	0002	RO
47-44	Power Management Control / Status	0000 0000	WC
48-FF	-reserved-	00	_



I/O Space LAN Registers

Offset	Power Management	<u>Default</u>	<u>Acc</u>
5-0	Ethernet Address		RW
6	Receive Control	00	RW
7	Transmit Control	08	RW
8	Command 0	00	RW
9	Command 1	00	RW
A-B	-reserved-	00	—
С	Interrupt Status 0	00	RW
D	Interrupt Status 1	00	RW
Е	Interrupt Mask 0	00	RW
F	Interrupt Mask 1	00	RW
17-10	Multicast Address		RW
1B-18	Receive Address		RW
1F-1C	Transmit Address		RW
23-20	Receive Status	0000 0000	RW
27-24	Receive Data Buffer Control	0000 0000	RO
2B-28	Receive Data Buffer Start Address		RO
	Receive Data Buffer Branch Address		RO
30-3F	-reserved-	00	-
43-40	Transmit Status	0000 0000	RW
47-44	Transmit Data Buffer Control	0000 0000	RO
4B-48	Transmit Data Buffer Start Address		RO
4F-4C	Transmit Data Buffer Branch Addr		RO
50-6B	-reserved-	00	_
6C	PHY Address	01	RW
6D	MII Status	13	RW
6E	Buffer Control 0	00	RW
6F	Buffer Control 1	00	RW
70	MII Management Port Command	00	RW
71	MII Management Port Address	81	RW
73-72	PHY Data	0000	RW
74	EEPROM Command / Status	00	RW
75-77	-reserved-	00	
78	EEPROM Control	00	RW

I/O Space LAN Registers (continued)

Offset	Power Management	<u>Default</u>	Acc
79	Configuration 1	00	RW
7A	Configuration 2	00	RW
7B	Configuration 3	00	RW
7C-7F	-reserved-	00	—
80	Miscellaneous 1	00	RW
81	Miscellaneous 2	00	RW
82	-reserved-	00	
83	Sticky Hardware Control	00	RW
84	MII Interrupt Status	00	WC
85	-reserved-	00	_
86	MII Interrupt Mask	00	RW
87-8B	-reserved-	00	_
8D-8C	Flash Address	0000	RW
8E	-reserved-	00	_
8F	Flash Write Data Output	00	RW
90	Flash Read / Write Command	00	RW
91	Flash Write Data Input	00	RO
92	-reserved-	00	_
93	Flash Checksum	00	RW
95-94	Suspend Mode MII Address	0000	RW
96	Suspend Mode PHY Address	00	RW
97	-reserved-	00	_
99-98	Pause Timer	0000	RW
9A	Pause Status	00	RW
9B	-reserved-	00	_
9D-9C	Soft Timer 0	0000	RW
9F-9E	Soft Timer 1	0000	RW
A0/A4	Wake On LAN Control Set / Clear	00 / 00	RW
A1/A5	Power Configuration Set / Clear	00 / 00	RW
A2/A6	-reserved- (do not program)	00 / 00	_
A3/A7	Wake On LAN Config Set / Clear	00 / 00	RW
A8-AF	-reserved-	00	_
B3-B0	Pattern CRC 0	0000 0000	RW
B7-B4	Pattern CRC 1	0000 0000	RW
BB-B8	Pattern CRC 2	0000 0000	RW
BF-BC	Pattern CRC 3	0000 0000	RW
	Byte Mask 0	0000 0000	
	Byte Mask 1	0000 0000	
	Byte Mask 2	0000 0000	
	Byte Mask 3	0000 0000	RW



Register Descriptions

Legacy I/O Ports

This group of registers includes the DMA Controllers, Interrupt Controllers, and Timer/Counters as well as a number of miscellaneous ports originally implemented using discrete logic on original PC/AT motherboards. All of the registers listed are integrated on-chip. These registers are implemented in a precise manner for backwards compatibility with previous generations of PC hardware. These registers are listed for information purposes only. Detailed descriptions of the actions and programming of these registers are included in numerous industry publications (duplication of that information here is beyond the scope of this document). All of these registers reside in I/O space.

Port 61	- Misc Functions & Speaker ControlRW
7-6	Reserved always reads 0
5	Timer/Counter 2 OutputRO
	This bit reflects the output of Timer/Counter 2
	without any synchronization.
4	Refresh DetectedRO
	This bit toggles on every rising edge of the ISA bus
	REFRESH# signal.
3-2	Reserved RW, default=0
1	Speaker EnableRW
	0 Disabledefault
	1 Enable Timer/Ctr 2 output to drive SPKR pin
0	Timer/Counter 2 EnableRW
	0 Disabledefault
	1 Enable Timer/Counter 2
Port 92	h - System ControlRW
	th - System ControlRW Hard Disk Activity LED Status
Port 92 7-6	Hard Disk Activity LED Status
	Hard Disk Activity LED Status
	Hard Disk Activity LED Status 0 Off
7-6 5-4	Hard Disk Activity LED Status 0 Off default 1-3 On Reserved always reads 0
7-6	Hard Disk Activity LED Status 0 Off
7-6 5-4 3	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2 1	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2 1	Hard Disk Activity LED Status 0 Off
7-6 5-4 3 2 1	Hard Disk Activity LED Status 0 Off

Port 64 - Keyboard / Mouse StatusRO



Keyboard Controller I/O Registers

The keyboard controller handles the keyboard and mouse interfaces. Two ports are used: port 60 and port 64. Reads from port 64 return a status byte. Writes to port 64h are command codes (see command code list following the register descriptions). Input and output data is transferred via port 60.

A "Control" register is also available. It is accessable by writing commands 20h / 60h to the command port (port 64h); The control byte is written by first sending 60h to the command port, then sending the control byte value. The control register may be read by sending a command of 20h to port 64h, waiting for "Output Buffer Full" status = 1, then reading the control byte value from port 60h.

Traditional (non-integrated) keyboard controllers have an "Input Port" and an "Output Port" with specific pins dedicated to certain functions and other pins available for general purpose I/O. Specific commands are provided to set these pins high and low. All outputs are "open-collector" so to allow input on one of these pins, the output value for that pin would be set high (non-driving) and the desired input value read on the input port. These ports are defined as follows:

<u>Bit</u>	Input Port	Lo Code	Hi Code
0	P10 - Keyboard Data In	B0	B8
1	P11 - Mouse Data In	B1	B9
2	P12 - undefined	B2	BA
3	P13 - undefined	В3	BB
4	P14 - undefined	B6	BE
5	P15 - undefined	B7	BF
6	P16 - undefined	_	_
7	P17 - undefined	_	_
<u>Bit</u>	Output Port	Lo Code	Hi Code
0	P20 - SYSRST (1=execute reset)	_	_
1	P21 - GATEA20 (1=A20 enabled)	_	_
2	P22 - Mouse Data Out	B4	BC
3	P23 - Mouse Clock Out	B5	BD
4	P24 - Keyboard OBF Interrupt (IRC	Q1) –	_
5	P25 - Mouse OBF Interrupt (IRQ 1	2) –	_
6	P26 - Keyboard Clock Out	_	_
7	P27 - Keyboard Data Out	_	_
Bit	Test Port	Lo Code	Hi Code
0	T0 - Keyboard Clock In	_	_
1	T1 - Mouse Clock In	_	_
Jota	Command code COh transfers inn	ut nort de	to the

Note: Command code C0h transfers input port data to the output buffer. Command code D0h copies output port values to the output buffer. Command code E0h transfers test input port data to the output buffer.

Port 60 - Keyboard Controller Output Buffer...... ROOnly read from port 60h if port 64h bit-0 = 1 (0=empty).

		board / mrouse status
7	Parit	y Error
	0	No parity error (odd parity received) default
	1	Even parity occurred on last byte received
		from keyboard / mouse
6	Gene	eral Receive / Transmit Timeout
	0	No errordefault
	1	Error
5	Mou	se Output Buffer Full
	0	Mouse output buffer emptydefault
	1	Mouse output buffer holds mouse data
4	Kevl	ock Status
-	0	Locked
	1	Free
3	-	mand / Data
	0	
	1	Last write was command write
2	_	em Flag
_	0	Power-On Defaultdefault
	1	Self Test Successful
1	-	t Buffer Full
1	mpu ()	Input Buffer Emptydefault
	1	Input Buffer Full
0		•
U	•	ooard Output Buffer Full
	0	Keyboard Output Buffer Emptydefault
	1	Keyboard Output Buffer Full
KBC (Control	Register(R/W via Commands 20h/60h)
		Register(R/W via Commands 20h/60h)
7	Rese	rvedalways reads 0
	Reser PC C	rvedalways reads 0
7	Reser PC C	rvedalways reads 0 Compatibility Disable scan conversion
7	Reser PC C	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-
7	Reser PC C	compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible
7 6	Reser PC C 0 1	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7	Reser PC C 0 1	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7 6	Reser PC C 0 1 Mous	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default
7 6 5	Reserve PC C	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7 6	Reser PC C 0 1 Mous 0 1 Keyb	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7 6 5	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface Doard Disable Enable Keyboard Interface default
7 6 5	Reserved PC C O 1	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface Enable Keyboard Interface default Disable Keyboard Interface
7 6 5 4	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface Enable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface always reads 0
7 6 5	Reser PC C 0 1 Mous 0 1 Keyb 0 1 Reser Syste	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default
7 6 5 4	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7 6 5 4	Mous 0 1 Meyb 0 1 Reset Syste This	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface served default=0 default=0 bit may be read back as status register bit-2 se Interrupt Enable
7 6 5 4	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes
7 6 5 4	Mous 0 1 Meyb 0 1 Reset Syste This	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default see Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable mouse interrupts default Disable mouse interrupts default Generate interrupt on IRQ12 when mouse data
7 6 5 4 3 2	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default see Disable Enable Mouse Interface default Disable Mouse Interface Coard Disable Enable Keyboard Interface default Disable Keyboard Interface source always reads 0 cm Flag default=0 bit may be read back as status register bit-2 see Interrupt Enable Disable mouse interrupts default Generate interrupt on IRQ12 when mouse data comes in output bufer
7 6 5 4	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default see Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Mouse Interface default
7 6 5 4 3 2	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable muse interrupt default Disable mouse interrupts default Generate interrupt on IRQ12 when mouse data comes in output bufer Disable Keyboard Interrupts default Disable Keyboard Interrupts default Disable Keyboard Interrupts default
7 6 5 4 3 2	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable mouse interrupt default Disable mouse interrupts default Generate interrupt on IRQ12 when mouse data comes in output bufer Disable Keyboard Interrupts default Generate interrupt Enable Disable Keyboard Interrupts default Generate interrupt on IRQ1 when output
7 6 5 4 3 2	Reserved Reserved	Compatibility Disable scan conversion Convert scan codes to PC format; convert 2-byte break sequences to 1-byte PC-compatible break codes default se Disable Enable Mouse Interface default Disable Mouse Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable Keyboard Interface default Disable muse interrupt default Disable mouse interrupts default Generate interrupt on IRQ12 when mouse data comes in output bufer Disable Keyboard Interrupts default Disable Keyboard Interrupts default Disable Keyboard Interrupts default



BDh

BEh BFh Set P23 high Set P14 high

Set P15 high

Port 64 - Keyboard / Mouse Command......WO

This port is used to send commands to the keyboard / mouse controller. The command codes recognized by the VT8233 are listed n the table below.

Note: The VT8233 Keyboard Controller is compatible with the VIA VT82C42 Industry-Standard Keyboard Controller except that due to its integrated nature, many of the input and output port pins are not available externally for use as general purpose I/O pins (even though P13-P16 are set on power-up as strapping options). In other words, many of the commands below are provided and "work", but otherwise perform no useful function (e.g., commands that set P12-P17 high or low). Also note that setting P10-11, P22-23, P26-27, and T0-1 high or low directly serves no useful purpose, since these bits are used to implement the keyboard and mouse ports and are directly controlled by keyboard controller logic.

Table 8. Keyboard Controller Command Codes

Code 20hKeyboard Command Code Description 20hCode Read Control Byte (next byte is Control Byte)CohRead input port (read P10-17 input data to the output buffer)21-3FhRead SRAM Data (next byte is Data Byte)C1hPoll input port low (read input data on P11-13 repeatably & put in bits 5-7 of status61-7FhWrite SRAM Data (next byte is Data Byte)C2hPoll input port high (same except P15-17)9xhWrite low nibble (bits 0-3) to P10-P13 A1hC8hUnblock P22-23 (use before D1 to change active mode)	
21-3Fh Read SRAM Data (next byte is Data Byte) 60h Write Control Byte (next byte is Control Byte) 61-7Fh Write SRAM Data (next byte is Data Byte) 9xh Write low nibble (bits 0-3) to P10-P13 A1h Output Keyboard Controller Version # the output buffer) Poll input port low (read input data on P11-13 repeatably & put in bits 5-7 of status Poll input port high (same except P15-17) C8h Unblock P22-23 (use before D1 to change	
60h Write Control Byte (next byte is Control Byte) 61-7Fh Write SRAM Data (next byte is Data Byte) 9xh Write low nibble (bits 0-3) to P10-P13 A1h Output Keyboard Controller Version # C1h Poll input port low (read input data on P11-13 repeatably & put in bits 5-7 of status Poll input port high (same except P15-17) C8h Unblock P22-23 (use before D1 to change	
61-7Fh Write SRAM Data (next byte is Data Byte) 9xh Write low nibble (bits 0-3) to P10-P13 A1h Output Keyboard Controller Version # repeatably & put in bits 5-7 of status Poll input port high (same except P15-17) C8h Unblock P22-23 (use before D1 to change	
9xh Write low nibble (bits 0-3) to P10-P13 A1h Output Keyboard Controller Version # C2h Poll input port high (same except P15-17) C8h Unblock P22-23 (use before D1 to change	
A1h Output Keyboard Controller Version # C8h Unblock P22-23 (use before D1 to change	
ATII Output Reyboard Controller Version #	
A411 Test ii Fassword is ilistaned	
(always feturis 1 fit to indicate not instance)	
A7h Disable Mouse Interface CAh Read mode (output KBC mode info to port 60	
A8h Enable Mouse Interface output buffer (bit-0=0 if ISA, 1 if PS/2)	
A9h Mouse Interface Test (puts test results in port 60h)	
(value: 0=OK, 1=clk stuck low, 2=clk stuck high, D0h Read Output Port (copy P10-17 output port values	
3=data stuck lo, 4=data stuck hi, FF=general error) to port 60)	_
AAh KBC self test (returns 55h if OK, FCh if not) D1h Write Output Port (data byte following is written to)
ABh Keyboard Interface Test (see A9h Mouse Test) keyboard output port as if it came from keyboard)	
ADh Disable Keyboard Interface D2h Write Keyboard Output Buffer & clear status bit-5	
AEh Enable Keyboard Interface (write following byte to keyboard) AFh Return Version # D3h Write Mouse Output Buffer & set status bit-5 (write	
THE RECEIPT OF STORY	
B0h Set P10 low following byte to mouse; put value in mouse input	
butter so it appears to have come from the mouse)	
B1h Set P11 low D4h Write Mouse (write following byte to mouse) B2h Set P12 low	
B3h Set P13 low E0h Read test inputs (T0-1 read to bits 0-1 of resp byte))
B4h Set P22 low Exh Set P23-P21 per command bits 3-1	
B5h Set P23 low Fxh Pulse P23-P20 low for 6usec per command bits 3-0)
R6h Sat D1/1 law	
B7h Set P15 low All other codes not listed are undefined.	
B8h Set P10 high	
B9h Set P11 high	
BAh Set P12 high	
BBh Set P13 high	
BCh Set P22 high	



DMA Controller I/O Registers

Ports 00-0F - Master DMA Controller

Channels 0-3 of the Master DMA Controller control System DMA Channels 0-3. There are 16 Master DMA Controller registers:

I/O Address Bits 15-0 Register Name 0000 0000 000x 0000 Ch 0 Base / Current Address RW0000 0000 000x 0001 Ch 0 Base / Current Count RW0000 0000 000x 0010 Ch 1 Base / Current Address RW0000 0000 000x 0011 Ch 1 Base / Current Count RW 0000 0000 000x 0100 Ch 2 Base / Current Address RWCh 2 Base / Current Count 0000 0000 000x 0101 **RW** Ch 3 Base / Current Address 0000 0000 000x 0110 RW Ch 3 Base / Current Count 0000 0000 000x 0111 RWRW 0000 0000 000x 1000 Status / Command 0000 0000 000x 1001 Write Request WO Write Single Mask 0000 0000 000x 1010 WO Write Mode 0000 0000 000x 1011 WO 0000 0000 000x 1100 Clear Byte Pointer F/F WO 0000 0000 000x 1101 **Master Clear** WO 0000 0000 000x 1110 WO Clear Mask 0000 0000 000x 1111 R/W All Mask Bits RW

Ports C0-DF - Slave DMA Controller

Channels 0-3 of the Slave DMA Controller control System DMA Channels 4-7. There are 16 Slave DMA Controller registers:

I/O Address Bits 15-0 Register Name 0000 0000 1100 000x Ch 4 Base / Current Address \mathbf{RW} 0000 0000 1100 001x Ch 4 Base / Current Count RW 0000 0000 1100 010x Ch 5 Base / Current Address RWCh 5 Base / Current Count 0000 0000 1100 011x RW 0000 0000 1100 100x Ch 6 Base / Current Address RW 0000 0000 1100 101x Ch 6 Base / Current Count RW0000 0000 1100 110x Ch 7 Base / Current Address RW 0000 0000 1100 111x Ch 7 Base / Current Count RW 0000 0000 1101 000x Status / Command RWWrite Request 0000 0000 1101 001x WO 0000 0000 1101 010x Write Single Mask WO 0000 0000 1101 011x Write Mode WO 0000 0000 1101 100x Clear Byte Pointer F/F WO 0000 0000 1101 101x **Master Clear** WO 0000 0000 1101 110x Clear Mask WO 0000 0000 1101 111x Read/Write All Mask Bits WO

Note that not all bits of the address are decoded.

The Master and Slave DMA Controllers are compatible with the Intel 8237 DMA Controller chip. Detailed description of 8237 DMA controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports 80-8F - DMA Page Registers

There are eight DMA Page Registers, one for each DMA channel. These registers provide bits 16-23 of the 24-bit address for each DMA channel (bits 0-15 are stored in registers in the Master and Slave DMA Controllers). They are located at the following I/O Port addresses:

I/O Address Bits 15-0	Register Name
0000 0000 1000 0111	Channel 0 DMA Page (M-0)RW
0000 0000 1000 0011	Channel 1 DMA Page (M-1)RW
0000 0000 1000 0001	Channel 2 DMA Page (M-2)RW
0000 0000 1000 0010	Channel 3 DMA Page (M-3)RW
0000 0000 1000 1111	Channel 4 DMA Page (S-0)RW
0000 0000 1000 1011	Channel 5 DMA Page (S-1)RW
0000 0000 1000 1001	Channel 6 DMA Page (S-2)RW
0000 0000 1000 1010	Channel 7 DMA Page (S-3)RW

DMA Controller Shadow Registers

The DMA Controller shadow registers are enabled by setting function 0 Rx77 bit 0. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard DMA controller registers (writes are unchanged).

Port 0 - Channel 0 Base AddressRO
Port 1 - Channel 0 Byte CountRO
Port 2 - Channel 1 Base AddressRO
Port 3 - Channel 1 Byte CountRO
Port 4 – Channel 2 Base AddressRO
Port 5 - Channel 2 Byte CountRO
Port 6 -Channel 3 Base AddressRO
Port 7 - Channel 3 Byte CountRO
Tort 7 - Chaimer 3 Dyte Count
Port 8 – 1 st Read Channel 0-3 Command RegisterRO
Port 8 – 2 nd Read Channel 0-3 Request RegisterRO
Port 8 – 3 rd Read Channel 0 Mode RegisterRO
Port 8 –4 th Read Channel 1 Mode RegisterRO
Port 8 – 5 th Read Channel 2 Mode RegisterRO
Port 8 –6 th Read Channel 3 Mode RegisterRO
Port F -Channel 0-3 Read All MaskRO
Port C4 -Channel 5 Base AddressRO
Port C6 - Channel 5 Byte CountRO
Port C8 - Channel 6 Base AddressRO
Port CA -Channel 6 Byte CountRO
Port CC –Channel 7 Base AddressRO
Port CE -Channel 7 Byte Count
•
Port D0 –1 st Read Channel 4-7 Command RegisterRO
Port D0 –2 nd Read Channel 4-7 Request RegisterRO
Port D0 –3 rd Read Channel 4 Mode RegisterRO
Port D0 –4 th Read Channel 5 Mode RegisterRO
Port D0 –5 th Read Channel 6 Mode RegisterRO
Port D0 -6 th Read Channel 7 Mode RegisterRO
Port DE -Channel 4-7 Read All MaskRO

DΩ



Interrupt Controller I/O Registers

Ports 20-21 - Master Interrupt Controller

The Master Interrupt Controller controls system interrupt channels 0-7. Two registers control the Master Interrupt Controller. They are:

I/O Address Bits 15-0	Register Name
-----------------------	---------------

0000 0000 001x xxx0	Master Interrupt Control	RW
0000 0000 001x xxx1	Master Interrupt Mask	RW

Note that not all bits of the address are decoded.

The Master Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports A0-A1 - Slave Interrupt Controller

The Slave Interrupt Controller controls system interrupt channels 8-15. The slave system interrupt controller also occupies two register locations:

I/O Address	s Bits 15-0	Register Name

0000 0000 101x xxx0	Slave Interrupt Control	RW
0000 0000 101x xxx1	Slave Interrupt Mask	RW

Note that not all address bits are decoded.

The Slave Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Interrupt Controller Shadow Registers

Dant 20 Master Intermed Control Chadem

The following shadow registers are enabled by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard interrupt controller registers (writes are unchanged).

Port A0 - Slave Interrupt Control ShadowRO		
7	Reservedalways reads 0	
6	OCW3 bit 2 (POLL)	
5	OCW3 bit 0 (RIS)	
4	OCW3 bit 5 (SMM)	
3	OCW2 bit 7 (R)	
2	ICW4 bit 4 (SFNM)	
1	ICW4 bit 1 (AEOI)	
0	ICW1 bit 3 (LTIM)	
Port 2	1 - Master Interrunt Mask Shadow RO	

FOIT 21	- Master Interrupt Mask Shadov	<u>/</u>
Port A	- Slave Interrupt Mask Shadow	RO
7.5	Dogonzad	always rands 0

7-5 Reservedalways reads 0

4-0 T7-T3 of Interrupt Vector Address

Timer / Counter Registers

Ports 40-43 - Timer / Counter I/O Registers

There are 4 Timer / Counter registers:

I/O Address Bits 15-0	Register Name	
0000 0000 010x xx00	Timer / Counter 0 Count	\mathbf{RW}
0000 0000 010x xx01	Timer / Counter 1 Count	RW
0000 0000 010x xx10	Timer / Counter 2 Count	\mathbf{RW}
0000 0000 010x xx11	Timer / Counter Cmd Mode	WO

Note that not all bits of the address are decoded.

The Timer / Counters are compatible with the Intel 8254 Timer / Counter chip. Detailed descriptions of 8254 Timer / Counter operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Timer / Counter Shadow Registers

The following shadow registers are enabled for readback by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard timer / counter registers (writes are unchanged).

Port 40 – Counter 0 Base Count Value (LSB 1st MSB 2nd)RO Port 41 – Counter 1 Base Count Value (LSB 1st MSB 2nd)RO Port 42 – Counter 2 Base Count Value (LSB 1st MSB 2nd)RO



CMOS / RTC I/O Registers

Port 70 - CMOS AddressRW		
7	NMI DisableRW	
	0 Enable NMI Generation. NMI is asserted on	
	encountering SERR# on the PCI bus.	
	1 Disable NMI Generation default	
6-0	CMOS Address (lower 128 bytes)RW	
<u>Port 71</u>	- CMOS DataRW	
7-0	CMOS Data (128 bytes)	
Note:	Ports 70-71 may be accessed if Rx5A bit-2 is set to one to select the internal RTC. If Rx5A bit-2 is set to zero, accesses to ports 70-71 will be directed to an external RTC.	
Port 74 - CMOS AddressRW		

Port 75 - CMOS Data.....RW

7-0 CMOS Data (256 bytes)

Note: Ports 74-75 may be accessed only if Function 0 Rx5B bit-1 is set to one to enable the internal RTC SRAM and if Rx48 bit-3 (Port 74/75 Access Enable) is set to one to enable port 74/75 access.

CMOS Address (256 bytes).....RW

Note: Ports 70-71 are compatible with PC industry-standards and may be used to access the lower 128 bytes of the 256-byte on-chip CMOS RAM. Ports 74-75 may be used to access the full on-chip extended 256-byte space in cases where the on-chip RTC is disabled.

Note: The system Real Time Clock (RTC) is part of the "CMOS" block. The RTC control registers are located at specific offsets in the CMOS data area (0-0Dh and 7D-7Fh). Detailed descriptions of CMOS / RTC operation and programming can be obtained from the VIA VT82887 Data Book or numerous other industry publications. For reference, the definition of the RTC register locations and bits are summarized in the following table:

Offset	Description	<u>B</u>	inary Range	BCD Range
00	Seconds		00-3Bh	00-59h
01	Seconds Alarm		00-3Bh	00-59h
02	Minutes		00-3Bh	00-59h
03	Minutes Alarm		00-3Bh	00-59h
04	Hours	am 12hr:	01-1Ch	01-12h
		pm 12hr:	81-8Ch	81-92h
		24hr:	00-17h	00-23h
05	Hours Alarm	am 12hr:	01-1Ch	01-12h
		pm 12hr:	81-8Ch	81-92h
		24hr:	00-17h	00-23h
06	Day of the Weel	k Sun=1:	01-07h	01-07h
07	Day of the Mon	th	01-1Fh	01-31h
08	Month		01-0Ch	01-12h
09	Year		00-63h	00-99h

0A Register A 7 UIP Update In Progress 6-4 DV2-0 Divide (010=ena osc & keep time) 3-0 RS3-0 Rate Select for Periodic Interrupt

UD	IXCEIS	CI D	
	7	SET	Inhibit Update Transfers
	6	PIE	Periodic Interrupt Enable
	5	AIE	Alarm Interrupt Enable
	4	UIE	Update Ended Interrupt Enable
	3	SQWE	No function (read/write bit)
	2	\mathbf{DM}	Data Mode (0=BCD, 1=binary)
	1	24/12	Hours Byte Format (0=12, 1=24)
	0	DSE	Daylight Sayings Enable

0C	Regist	<u>er C</u>	
	7	IRQF	Interrupt Request Flag
	6	PF	Periodic Interrupt Flag
	5	AF	Alarm Interrupt Flag
	4	UF	Update Ended Flag
	3-0	0	Unused (always read 0)

Register R

0D	Regist	er D	
	7	VRT	Reads 1 if VBAT voltage is OK
	6-0	0	Unused (always read 0)

0E-7C Software-Defined Storage Registers (111 Bytes)

Offset	Extended Functions	Binary Range	BCD Range
7D	Date Alarm	01-1Fh	01-31h
7E	Month Alarm	01-0Ch	01-12h
7 F	Century Field	13-14h	19-20h

80-FF Software-Defined Storage Registers (128 Bytes)

Table 9. CMOS Register Summary



Keyboard / Mouse Wakeup Index / Data Registers

The Keyboard / Mouse Wakeup registers are accessed by performing I/O operations to / from an index / data pair of registers in system I/O space at port addresses 2Eh and 2Fh. The registers accessed using this mechanism are used to initialize Keyboard / Mouse Wakeup at index values in the range of E0-EF.

Keyboard / Mouse Wakeup initialization is accomplished in three steps:

- 1) Enter initialization mode (set Function 0 Rx51[1] = 1)
- 2) Initialize the chip
 - a) Write index to port 2Eh
 - b) Read / write data from / to port 2Fh
 - c) Repeat a and b for all desired registers
- 3) Exit initialization mode (set Function 0 Rx51[1] = 0)

Port 2Eh – Keyboard / Mouse Wakeup Index.....RW

7-0 **Index Value**

Function 0 PCI configuration space register Rx51[1] must be set to 1 to enable access to the configuration registers.

Port 2Fh - Keyboard / Mouse Wakeup Data.....RW

Data Value

Keyboard / Mouse Wakeup Registers

These registers are accessed via the port 2E / 2F index / data register pair with Function 0 Rx51[1] = 1 using the indicated index values below:

Index E0 – Keyboard / Mouse Wakeup Enable.....RW **Version CD (Default = 80h):**

- 01011		\sim	*****		<u> </u>				
7	Win	98	Keyl	board	Pov	wer :	Key	Wake-u	p
	_								

0 Disable

1 En	nable	default
Reserved	l	always reads 0
Reserved	d (Do Not Program)	default = 0

Version CE (Default = 08h):

7-5	Reservea	 always reads 0

- 4 **Reserved (Do Not Program)**......default = 0
- 3 Win98 Keyboard Power Key Wake-up

0 Disable

Enable.....default 1

Password Wake-up

- 0 Disable default
- 1 Enable

Version CD and CE:

6-3

2

- PS/2 Mouse Wake-up
 - 0 Disable default
 - 1 Enable
- 0 **Keyboard Wake-up**
 - 0 Disable default
 - 1 Enable

Index E1 - Keyboard Wakeup Scan Code Set 0 (F0h) RW
7-0 Keyboard Wakeup First Scan Code def = F0h
Index E2 – Keyboard Wakeup Scan Code Set 1 (00h) RW
7-0 Keyboard Wakeup Second Scan Code def = 00h
Index E3 – Keyboard Wakeup Scan Code Set 2 (00h) RW
7-0 Keyboard Wakeup Third Scan Code def = 00h
Index E4 – Keyboard Wakeup Scan Code Set 3 (00h) RW
7-0 Keyboard Wakeup Fourth Scan Code def = 00h
<u>Index E5 – Keyboard Wakeup Scan Code Set 4 (00h) RW</u>
7-0 Keyboard Wakeup Fifth Scan Code def = 00h
Version CD:
Index E6 –Mouse Button Status Wakeup Scan Code RW
7-0 Mouse Button Status Wakeup Scan Codedef = 09h
Version CE:
Index E6 - Keyboard Wakeup Scan Code Set 5 (00h) RW
7-0 Keyboard Wakeup Sixth Scan Code def = 00h
Index E7 – Keyboard Wakeup Scan Code Set 6 (00h) RW
7-0 Keyboard Wakeup Seventh Scan Code def = 00h
Index E8 – Keyboard Wakeup Scan Code Set 7 (00h) RW
7-0 Keyboard Wakeup Eighth Scan Code def = 00h
Index E9 -Mouse Wakeup Scan Code Set 1 (09h)RW
7-0 Mouse Wakeup Scan Code Set 1 def = 09h
Index EA Mongo Wolcom Code Code Code (00h) DW
Index EA -Mouse Wakeup Scan Code Set 2 (00h) RW
7-0 Mouse Wakeup Scan Code Set 2 (00n) RW
7-0 Mouse Wakeup Scan Code Set 2 def = 00h



7-5

4-0

Reserved

Memory Mapped I/O APIC Registers

Memor	y Address FEC00000 – APIC IndexRW
7-0	APIC Indexdefault = 00h
	8-bit pointer to APIC registers.
Memor	y Address FEC00013-10 – APIC DataRW
31-0	APIC Data default = 0000 0000h
	Data for the APIC register pointed to by the APIC index
	index
Memor	y Address FEC00020 - APIC IRQ Pin AssertionWO

Memory Address FEC00040 - APIC EOI WO

APIC IRQ Numberdefault undefined IRQ # for this interrupt. Valid values are 0-23 only.

..... always reads 0

7-0 Redirection Entry Cleardefault undefined When a write is issued to this register, the APIC will check this field and compare it with the vector field for each entry in the I/O redirection table. When a match is found, the "Remote_IRR" bit for that I/O Redirection Entry will be cleared.

Indexed I/O APIC Registers

Offset 0	- APIC Identification (0000 0000h)RW
31-28	Reserved always reads 0
	APIC Identification default = 0
	Software must program this value before using the
	APIC.
23-0	Reserved always reads 0
Offset 1	- APIC Version (CD=0017 0011, CE=00178002)RO
31-24	Reserved always reads 00h
23-16	Maximum Redirectionalways reads 17h
	Equal to the number of APIC interrupt pins minus
	one. For this APIC, this value is 17h (23 decimal).
15	CE: PCI IRQ
	Always reads 1 to indicate that the IRQ assertion
	register is implemented and that PCI devices are
	allowed to write to it to cause interrupts.
15	CD: Reserved always reads 0
14-8	Reserved always reads 0
7-0	APIC Version always reads 11h (CD) or 02h (CE)
	CD: The implementation version for this APIC is
	11h.
	CE: The implementation version for this APIC is
	02h.
0.00 4.0	A DIC A 14 (1 (0000 00001)
	2 – APIC Arbitration (0000 0000h)RO
	Reserved always reads 00h
	APIC Arbitration IDalways reads 00h
23-0	Reserved always reads 00h
Offcot 3	B – Boot Configuration (CE Only) (0000 0000h). RW
	Reservedalways reads 00h
0	•
U	Interrupt Delivery Mechanism 0 APIC Serial Busdefault
	1 Front Side Bus Message
	1 Profit Side Dus Wessage



Offset 3F-10 - I/O Redirection Table

Offset 11-10 - I/O Redirection - APIC IRQ0	RW
Offset 13-12 – I/O Redirection – APIC IRQ1	RW
Offset 15-14 – I/O Redirection – APIC IRQ2	RW
Offset 17-16 – I/O Redirection – APIC IRQ3	
Offset 19-18 – I/O Redirection – APIC IRQ4	RW
Offset 1B-1A – I/O Redirection – APIC IRQ5	RW
Offset 1D-1C – I/O Redirection – APIC IRQ6	RW
Offset 1F-1E – I/O Redirection – APIC IRQ7	
Offset 21-20 – I/O Redirection – APIC IRQ8	
Offset 23-22 – I/O Redirection – APIC IRQ9	
Offset 25-24 – I/O Redirection – APIC IRQ10	RW
Offset 27-26 – I/O Redirection – APIC IRQ11	RW
Offset 29-28 – I/O Redirection – APIC IRQ12	RW
Offset 2B-2A - I/O Redirection - APIC IRQ13	RW
Offset 2D-2C - I/O Redirection - APIC IRQ14	RW
Offset 2F-2E - I/O Redirection - APIC IRQ15	RW
Offset 31-30 - I/O Redirection - APIC IRQ16	RW
Offset 33-32 - I/O Redirection - APIC IRQ17	RW
Offset 35-34 - I/O Redirection - APIC IRQ18	RW
Offset 37-36 - I/O Redirection - APIC IRQ19	RW
Offset 39-38 - I/O Redirection - APIC IRQ20	RW
Offset 3B-3A - I/O Redirection - APIC IRQ21	
Offset 3D-3C - I/O Redirection - APIC IRQ22	RW
Offset 3F-3E - I/O Redirection - APIC IRQ23	RW

Format for Each I/O Redirection Table Entry:

<u> 1 01 mat</u>	101 Euch 1/0 Reun cetion Tuble Entry:
Physical	Mode (bit-11=0)
	Reservedalways reads 0
	APIC IDdefault = undefined
	Mode (bit-11=1)
_	Destination
03-30	Destinationdefault – undefined
<i>EE</i> 17	December of always weeds 0
55-17	Reserved always reads 0
1.0	T / /36 3 3
16	Interrupt Masked
	0 Not maskeddefault
	1 Masked
15	Trigger Mode
	0 Edge Sensitivedefault
	1 Level Sensitive
14	Remote IRR (Level Sensitive Interrupts Only). RO
	0 EOI message with a matching interrupt vector
	received from a local APIC
	1 Level sensitive interrupt sent by IOAPIC
	accepted by local APIC(s)
13	Interrupt Input Pin Polarity
	0 Active Highdefault
	1 Active Low
12	Delivery StatusRO
	Contains the current status of the delivery of this
	interrupt.
	0 Idle (no activity)
	1 Send Pending (the interrupt has been injected
	but its delivery is temporarily delayed either
	because the APIC bus is busy or because the
	receiving APIC unit cannot currently accept
	the interrupt)
11	Destination Mode
	Determines the interpretation of bits 56-63.
	0 Physical Modedefault
	1 Logical Mode
	1 Logicui Wode
10-8	Delivery Mode
10-0	Specifies how the APICs listed in the destination
	field should act upon reception of this signal
	000 Fixeddefault
	001 Lowest Priority
	010 SMI
	011 -reserved-
	100 NMI
	101 INIT
	110 -reserved-

7-0 Interrupt Vector

111 External INT

Contains the interrupt vector for this interrupt. Vector values range from 10h to FEh.



Configuration Space I/O

Configuration space accesses for all functions use PCI configuration mechanism 1 (see PCI specification revision 2.2 for more details). The ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

There are 8 "functions" implemented in the VT8233 (see Table 5 on page 21). The following sections describe the registers and register bits of these functions.

Port CF	FB-CF8 - Configuration AddressRW
31	Configuration Space Enable
	0 Disableddefault
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	Reserved always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
10-8	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions
7-2	Register Number
	Used to select a specific doubleword in the device's
	configuration space
1-0	Fixed always reads 0
Port CF	FF-CFC - Configuration DataRW



<u>Device 17 Function 0 Registers – Bus Control and Power Management</u>

All registers are located in the device 17 function 0 configuration space of the VT8233. These registers are accessed through PCI configuration mechanism #1 via I/O address 0CF8h / 0CFCh.

PCI Configuration Space Header

Offset 1	1-0 - Vendor ID (1106h)	RO
Offset 3	3-2 - Device ID (3074h)	RO
Offset 5	5-4 - Command	RW
15-8	Reserved	always reads 0
7	Address / Data Stepping	g
	0 Disable	
	1 Enable	default
6-4	Reserved	always reads 0
3	Special Cycle Enable	Normally RW, default = 0
2	Bus Master	always reads 1
1	Memory Space	Normally RO, reads as 1
0	I/O Space	Normally RO, reads as 1

Offset 7	7-6 - Status
15	Detected Parity Error write one to clear
14	Signalled System Erroralways reads 0
13	Signalled Master Abort write one to clear
12	Received Target Abort write one to clear
11	Signalled Target Abort write one to clear
10-9	DEVSEL# Timing fixed at 01 (medium)
8	Data Parity Detected always reads 0
7	Fast Back-to-Backalways reads 0
6-0	Reserved always reads 0
Offset 8	3 - Revision ID (nnh)RO
7-0	Revision IDalways reads nnh
Offset 9	O - Program Interface (00h)RO
Offset A	A - Sub Class Code (01h)RO
Offset 1	B - Class Code (06h)RO
Offset 1	E - Header Type (80h)RO
7-0	Header Type Code 80h (Multifunction Device)
Offset 1	F - BIST (00h)RO
Offset 2	2F-2C - Subsystem IDRO

Use offset 70-73 to change the value returned.



ISA Bus Control

7 CE: Reserved	<u>Offset</u>	40 - ISA Bus Control (00h)RW	<u>Offset</u>	42 – Line Buffer Control (00h)RW
Controls whether the DMA line buffer is seed. O Disable	7	CE: Reserved always reads 0	7	ISA Master DMA Line Ruffer
0 Normal 1 Extra 6 I/O Recovery Time The number of clocks between 2 I/O commands 0 Disable (Rs-4C[7:6] determines the # of clocks) 5 ROM Wait States 6 1 Wait States 6 ROM Wait States 6 ROM Write 1 O Wait States 6 ROM Write 1 DMA clock runs at 2 MHz 2 400 / 4D1 Port Configuration Controls whether ports 4D0 / 4D1 chemine whether RQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 level, 1 edge). 0 Disable 1 DMA clock runs at PCLK / 2 (16 MHz) 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 Enable 1 Enable 1 Enable 2 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 1 Enable 2 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable 2 DMA (Interrupt / Timer Shadow Register Read 0 Disable 1 Enable The Cl bus is not granted to DMA until burst read transactions from the north bridge are completed. 3 DMA (Interrupt / Timer Shadow Register Read (Interrupt /		· · · · · · · · · · · · · · · · · · ·	•	
1 Extra 1 Ex	,			
buffer is full (8 DWords) before transmitting data (bit-6 must also be enabled to insure that there are no coherency issues). 5 ROM Wait State. default 1 O Wait States 4 ROM Write 3 Disable (ROM writes are ignored) default 1 Enable (ROM can be written) 5 Double DMA Clock 1 Enable (ROM can be written) 5 Double DMA Clock runs at 4 MHz. default 1 DMA clock runs at 8 MHz 4 DI(7-0) for IRQ15-8) (0 = level, 1 = edge). 6 O Disable (ROM writes are edge or level triggerred (4D0]7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 7 I DMA Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable (Shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 2 (16 MHz) default 1 Enable (Shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 2 (16 MHz) (15 Enable (Shadow register value) (disable) 2 FFD00000h-FFFFFFFFh default=0 (disable) 3 FFD8000h-FFFFFFFFh default=0 (disable) 4 FFE00000h-FFFFFFFFh default=0 (disable) 5 FFE80000h-FFFFFFFFFh default=0 (disable) 6 FFC0000h-FFF7FFFFh default=0 (disable) 6 FFC00000h-FFC7FFFFh default=0				
The number of clocks between 2 I/O commands 0 Disable default 1 Enable (Rx4C[7:6] determines the # of clocks) 5 ROM Wait States 0 I Wait States default 1 O Wait States default 1 Down Write 4 ROM Write A ROM Write 0 Disable (ROM can be written) 3 Double DMA Clock 0 DMA clock runs at 4 MHz default 1 DMA clock runs at 6 MHz 2 400 / 4D1 Port Configuration Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge) 0 Disable default 1 Enable (shadow register values can be read) 0 Disable default 1 Enable (shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 2 (16 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) default 1 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 6 (disable) 5 FFE800000-FFEFFFFFF default=0 (disable) 5 FFE800000-FFEFFFFFF default=0 (disable) 6 FFF000000-FFEFFFFFF default=0 (disable) 7 FFEFFFFFF default=0 (disable) 8 FFD800000-FFEFFFFFF default=0 (disable) 9 FFC000000-FFEFFFFFF default=0 (disable) 1 FFC800000-FFEFFFFFF default=0 (disable) 1 FFC800000-FFEFFFFFF default=0 (disable) 1 FFC800000-FFEFFFFFF default=0 (disable) 1 FFC800000-FFEFFFFFF default=0 (disable) 2 FFD800000-FFEFFFFFF default=0 (disable) 3 FFD800000-FFEFFFFFF default=0 (disable) 4 FFE800000-FFEFFFFFF default=0 (disable) 5 FFE800000-FFEFFFFFF default=0 (disable) 6 FFC000000-FFEFFFFFF default=0 (disable) 7 FFEFFFFF default=0 (disable) 8 FFD800000-FFEFFFFFF default=0 (disable) 9 FFC000000-FFEFFFFFF default=0 (disable) 1 FFC800000-FFEFFFFF default=0 (disable) 1 FFC8000000-FFEFFFFF default=0 (disable) 2 FFD8000000-FFEFFFFF default=0 (disable) 3 FFD8000000-FFEFFFFF default=0 (disable) 4 FFE80000000-FFEFFFFF default=0 (disable) 5 FFC8000	6			
there are no coherency issues). ROM Wait States 0 I Wait States 0 I Wait States 4 ROM Write 0 Disable (ROM writes are ignored) default 1 Enable (ROM can be written) 3 Double DMA Clock 0 DMA clock runs at 4 MHz. default 1 DMA clock runs at 8 MHz 2 4D0 /4D1 Port Configuration Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D017-0] for IRQ7-0, 4D117-0] for IRQ7-0, 10 Disable default 1 Enable (Shadow register values can be read) 0 Disable default 1 Enable (Shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 6 (6 MHz) 5 FFE00000h-FFFFFFFh default=0 (disable) 5 FFE00000h-FFFFFFFh default=0 (disable) 6 FFF00000h-FFFFFFFh default=0 (disable) 7 Reserved always reads 0 6 FFF00000h-FFFFFFFh default=0 (disable) 8 FFE00000h-FFFFFFFh default=0 (disable) 9 FFC00000h-FFFFFFFh default=0 (disable) 1 FFC80000h-FFFFFFFh default=0 (disable) 2 FFD80000h-FFFFFFFh default=0 (disable) 3 FFD80000h-FFFFFFFh default=0 (disable) 4 FFER0000h-FFFFFFFh default=0 (disable) 5 FFFER0000h-FFFFFFFF default=0 (disable) 6 FFFC8000h-FFFFFFF default=0 (disable) 7 Reserved default=0 (disable) 8 FFFER0000h-FFFFFFF default=0 (disable) 9 FFC80000h-FFFFFFFF default=0 (disable) 1 FFC80000h-FFFFFFFF default=0 (disable) 1 FFC80000h-FFC8FFFFF default=0 (disable) 1 FFC80000h-FFC8FFFFF default=0 (disable) 2 FFD80000h-FFC8FFFFF default=0 (disable) 3 FD80000h-FFC8FFFFF default=0 (disable) 4 FFC80000h-FFC8FFFFF default=0 (disable) 5 FFC80000h-FFC8FFFFF default=0 (disable) 6 FFC80000h-FFC8FFFFF default=0 (O	To Recovery Time		
Enable (Rx4C[7:6] determines the # of clocks 8 ROM Wait States				· · · · · · · · · · · · · · · · · · ·
This bit should be enabled if bit-7 is enabled.				· · · · · · · · · · · · · · · · · · ·
O Disable (ROM writes are ignored) Disable (ROM can be written)	_		6	
ROM Write	5			
## ROM Write O Disable (ROM writes are ignored) default 1 Enable (ROM can be written) 3 Double DMA Clock O DMA clock runs at 4 MHz default 1 DMA clock runs at 8 MHz 2 4D0 / 4D1 Port Configuration Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0]7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge) O Disable 1 Enable default 1 Enable Chandrow Register Read O Disable Disable				
Simple (ROM writes are ignored) default				
This bit controls whether the line bufer is flushed when an interrupt request is generated. This bit should be enabled if bit-7 is enabled. DMA clock runs at 4 MHZ	4			flushed to insure that there are no coherency
This bit controls whether the line bufer is flushed when an interrupt request is generated. This bit should be enabled if bit-7 is enabled. This bit controls whether the line bufer is flushed when an interrupt request is generated. This bit should be enabled if bit-7 is enabled. Disable				issues.
when an interrupt request is generated. This bit should be enabled if bit-7 is enabled. 2 4D0 / 4D1 Port Configuration Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 0 Disable default 1 Enable 1 DMA / Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable (shadow register values can be read) 0 Double ISA Bus Clock 1 Enable (shadow register values can be read) 0 Double ISA Bus Clock 1 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) Coffset 41 – BIOS ROM Decode Control (00h) RW Setting these bits to 1 enables the indicated address range to be included in the ROMCS# decode: 7 Reserved always reads 0 O Disable default = 0 (disable) 5 FFE80000h-FFEFFFFFh default=0 (disable) 2 FFD00000h-FFDFFFFFh default=0 (disable) 3 FFD80000h-FFDFFFFFh default=0 (disable) 4 FFE00000h-FFDFFFFFh default=0 (disable) 5 FFE80000h-FFDFFFFFh default=0 (disable) 6 FFC00000h-FFDFFFFFh default=0 (disable) 6 FFC00000h-FFDFFFFFh default=0 (disable) 6 FFC00000h-FFDFFFFFh default=0 (disable) 6 FFC00000h-FFC7FFFFh default=0 (disable) 6 FFC00000h-FFDFFFFFh default=0 (disable) 6 FFC00000h-FFC7FFFFh default=0 (disable		1 Enable (ROM can be written)	5	Flush Line Buffer for Interrupt
should be enabled if bit-7 is enabled. 2	3	Double DMA Clock		This bit controls whether the line bufer is flushed
2 4D0 / 4D1 Port Configuration Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 0 Disable		0 DMA clock runs at 4 MHz default		when an interrupt request is generated. This bit
Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 5Disable default 1 Enable 1 DMA / Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable 1 Enable default 2 Enable (shadow register values can be read) 6 Double ISA Bus Clock		1 DMA clock runs at 8 MHz		should be enabled if bit-7 is enabled.
Controls whether ports 4D0 / 4D1 can be configured. Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 1	2	4D0 / 4D1 Port Configuration		0 Disable default
Ports 4D0 / 4D1 determine whether IRQ requests are edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 0 Disable default 1 Enable 1 DMA / Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable Shadow register values can be read) 1 DMA / Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable (shadow register values can be read) 1 Enable (shadow register values can be read) 1 Dauble ISA Bus Clock 0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) default 2 Bus clock runs at PCLK / 2 (16 MHz) default 3 Bus clock runs at PCLK / 2 (16 MHz) default 4 FFE00000h-FFFFFFFh default=0 (disable) 5 FFE80000h-FFFFFFFh default=0 (disable) 6 FFC00000h-FFFFFFFh default=0 (disable) 6 FFC00000h-FFFFFFFh default=0 (disable) 6 FFC00000h-FFC7FFFFh default=0 (disable) 6 FFC00000h-F				1 Enable
edge or level triggerred (4D0[7-0] for IRQ7-0, 4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 0 Disable		Ports 4D0 / 4D1 determine whether IRQ requests are	4	Uninterruptable Burst Read
4D1[7-0] for IRQ15-8) (0 = level, 1 = edge). 0 Disable				
1 Enable				
bridge are completed. 1 DMA / Interrupt / Timer Shadow Register Read 0 Disable				
1 DMA / Interrupt / Timer Shadow Register Read 0 Disable default 1 Enable (shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) Offset 41 – BIOS ROM Decode Control (00h)				
Offset 43 – Delay Transaction Control (00h)	1		3-0	
1 Enable (shadow register values can be read) 0 Double ISA Bus Clock 0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) Offset 41 – BIOS ROM Decode Control (00h)	-			220002 1 Ca
7-4 Reserved (Do Not Program) default = 0 Bus clock runs at PCLK / 4 (8 MHz) default Bus clock runs at PCLK / 2 (16 MHz) Offset 41 – BIOS ROM Decode Control (00h)			Offset	43 – Delay Transaction Control (00h)RW
Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read/write and posted write) are enabled. Disable	0	The state of the s		
This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. Offset 41 – BIOS ROM Decode Control (00h)	U		7-4	Reserved (Do Not Program) default = 0
Compose the control (00h)				
Offset 41 – BIOS ROM Decode Control (00h)		0 Bus clock runs at PCLK / 4 (8 MHz) default		Delayed Transactions (PCI Spec Rev 2.1)
Setting these bits to 1 enables the indicated address range to be included in the ROMCS# decode: 7 Reserved		0 Bus clock runs at PCLK / 4 (8 MHz) default		Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions
included in the ROMCS# decode: 7 Reserved always reads 0 6 FFF00000h-FFF7FFFFh default=0 (disable) 5 FFE80000h-FFEFFFFFh default=0 (disable) 4 FFE00000h-FFFFFFFh default=0 (disable) 3 FFD80000h-FFDFFFFFh default=0 (disable) 1 FFC80000h-FFCFFFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) 1 FFC80000h-FFC7FFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) 1 Write Delay Transaction Timeout Timer When enabled, if a delayed transaction (write cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable default 1 Enable 0 Read Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable default 0 Disable default	Offset	 Bus clock runs at PCLK / 4 (8 MHz) default Bus clock runs at PCLK / 2 (16 MHz) 		Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled.
This bit controls whether posted write is enabled, as opposed to bit-3 which controls whether delayed read / write as well as posted write are enabled. FFE80000h-FFEFFFFh		0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW		Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disabledefault
opposed to bit-3 which controls whether delayed read fFF00000h-FFFFFFFh	Setting	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW these bits to 1 enables the indicated address range to be	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
FFE80000h-FFEFFFFh	Setting include	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 3 these bits to 1 enables the indicated address range to be ed in the ROMCS# decode:	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
4 FFE00000h-FFFFFFh default=0 (disable) 3 FFD80000h-FFDFFFFFh default=0 (disable) 2 FFD00000h-FFD7FFFFh default=0 (disable) 1 FFC80000h-FFCFFFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	Setting include	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 5 these bits to 1 enables the indicated address range to be ed in the ROMCS# decode: Reserved	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable default 1 Enable Only Posted Write This bit controls whether posted write is enabled, as
3 FFD80000h-FFDFFFFh default=0 (disable) 2 FFD00000h-FFD7FFFFh default=0 (disable) 1 FFC80000h-FFC7FFFFh default=0 (disable) 0 FFC00000h-FFC7FFFFh default=0 (disable) Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFFF and 000E0000-000FFFFF are decoded. O Disable	Setting include 7 6	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 5 these bits to 1 enables the indicated address range to be ed in the ROMCS# decode: Reserved	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
FFD00000h-FFD7FFFFh default=0 (disable) FFC80000h-FFC7FFFFh default=0 (disable) FFC00000h-FFC7FFFFh default=0 (disable) FFC00000h-FFC7FFFFh default=0 (disable) Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFFF and 000E0000-000FFFFF are decoded. Read Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. Disable	Setting include 7 6 5	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 5 these bits to 1 enables the indicated address range to be ed in the ROMCS# decode: Reserved	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
TFC80000h-FFCFFFFh default=0 (disable) OFFC00000h-FFC7FFFFh default=0 (disable) Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. Note: ROMCS# is always active when ISA addresses ODisable	Setting include 7 6 5 4	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be ed in the ROMCS# decode: Reserved	3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
OFFC00000h-FFC7FFFhdefault=0 (disable) Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. ORead Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. ORead Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. ODisable	Setting include 7 6 5 4 3	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 4	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. O Disable	Setting include 7 6 5 4 3	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 4	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Note: ROMCS# is always active when ISA addresses FFF80000-FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	Setting include 7 6 5 4 3 2	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 4	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
FFF80000-FFFFFFFF and 000E0000-000FFFFF are decoded. 1 Enable Read Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable	Setting include 7 6 5 4 3 2 1	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 4	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
 Read Delay Transaction Timeout Timer When enabled, if a delayed transaction (read cycle only) is not retried after 2¹² PCI clocks, the transaction is terminated. Disable	Setting includes 7 6 5 4 3 2 1 0	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 4	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable default 1 Enable Only Posted Write This bit controls whether posted write is enabled, as opposed to bit-3 which controls whether delayed read / write as well as posted write are enabled. 0 Disable default 1 Enable Write Delay Transaction Timeout Timer When enabled, if a delayed transaction (write cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated.
When enabled, if a delayed transaction (read cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable default 1 Enable Only Posted Write This bit controls whether posted write is enabled, as opposed to bit-3 which controls whether delayed read / write as well as posted write are enabled. 0 Disable default 1 Enable Write Delay Transaction Timeout Timer When enabled, if a delayed transaction (write cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable default
only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disabledefault	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable default 1 Enable Only Posted Write This bit controls whether posted write is enabled, as opposed to bit-3 which controls whether delayed read / write as well as posted write are enabled. 0 Disable default 1 Enable Write Delay Transaction Timeout Timer When enabled, if a delayed transaction (write cycle only) is not retried after 2 ¹² PCI clocks, the transaction is terminated. 0 Disable default 1 Enable
transaction is terminated. 0 Disabledefault	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
0 Disabledefault	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
1 Enable	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
	Setting includes 7 6 5 4 3 2 1 0 Note:	0 Bus clock runs at PCLK / 4 (8 MHz) default 1 Bus clock runs at PCLK / 2 (16 MHz) 41 – BIOS ROM Decode Control (00h)RW 4 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 41 – BIOS ROM Decode Control (00h)RW 42 these bits to 1 enables the indicated address range to be 4 in the ROMCS# decode: 42	2	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable



Offset	48 – Read Pass Write ControlRW	Offset	49 – CCA ControlRW
7	CD: Reservedalways reads 0	7	Reservedalways reads 0
7	CE: APIC FSB Address Bit-2 Mask	6	South Bridge Internal Master Devices Priority
	0 Disable (A2 not masked) default		Higher Than External PCI Master
	1 Enable (force A2 from APIC FSB to low)		0 Disabledefault
	Address bit A2 controls whether data is in the lower		1 Enable
	(0) or upper (1) doubleword of a quadword sent to		The "CCA" is an internal arbiter that controls the
	the CPU. When this bit is enabled, A2 is masked		priority of external PCI masters vs. internal master
	which means it is always 0 to select the lower		devices. Normally priority is the same for internal
	doubleword.		and external PCI master devices, but when this bit is
6-4	Reserved always reads 0		enabled, internal master devices are given higher
3	AC97 / LPC Read Pass Write		priority than external PCI masters (3/4 : 1/4).
	O Disable (a read cannot be performed before a	5	CCA Clean to Mask Off IRQ
	preceeding write has been completed) default		Controls whether interrupt requests are gated until
	1 Enable (internal AC97 and LPC devices are		data is written to memory.
	allowed to perform a read before a preceeding		0 Disabledefault
	write)		1 Enable
2	IDE Read Pass Write	4-3	Reserved (Do Not Program) default = 0
	O Disable (a read cannot be performed before a	2	WSC Mask Off INTR
	preceeding write has been completed) default		Controls whether INTR is masked until write snoop
	1 Enable (the internal IDE controller is allowed		is complete.
	to perform a read before a preceeding write)		0 Disabledefault
1	USB Read Pass Write		1 Enable
	O Disable (a read cannot be performed before a	1-0	Reserved (Do Not Program) default = 0
	preceeding write has been completed) default		
	1 Enable (the internal USB controllers are		
	allowed to perform a read before a preceeding		

write)
NIC Read Pass Write

Disable (a read cannot be performed before a preceding write has been completed) .. default Enable (the internal LAN controller is allowed to perform a read before a preceding write)



Miscellaneous Control

Offset 4	4C - IDE Interrupt Routing (04h)RW
7-6	I/O Recovery Time Select
	When Rx40[6] is enabled, this field determines the
	I/O recovery time.
	00 1 Bus Clock default
	01 2 Bus Clock
	10 4 Bus Clock
	11 8 Bus Clock
5-4	Reserved (do not program) default = 0
3-2	IDE Secondary Channel IRQ RoutingRO
	always reads 01b (IRQ15)
1-0	IDE Primary Channel IRQ RoutingRO
	always reads 00b (IRQ14)
Offset 4	4D – External APIC IRQ Output ControlRW
7	CD: Reserved always reads 0
7	CE: IDE IRQ to APIC[23:16] with Device 17
	Function 1 Rx3C[2:0]
	0 Disable default
	1 Enable
6	USB Port 4-5 IRQ to APIC[23:16] with Device 17
	Function 4 Rx3C[2:0]
	0 Disable default
	1 Enable
5	LAN / NIC IRQ to APIC[23:16] with Device 18
	Function 0 Rx3C[2:0]
	0 Disable default
	1 Enable
4	Reserved always reads 0
3	MC97 IRQ to APIC[23:16] with Device 17
	Function 6 Rx3C[2:0] 0 Disable
2	1 Enable AC97 IRQ to APIC[23:16] with Device 17
2	Function 5 Rx3C[2:0]
	0 Disable
	1 Enable
1	USB Port 2-3 IRQ to APIC[23:16] with Device 17
_	Function 3 Rx3C[2:0]
	0 Disabledefault
	1 Enable
0	USB Port 0-1 IRQ to APIC[23:16] with Device 17
	Function 2 Rx3C[2:0]
	0 Disabledefault
	1 Enable

The above bits control whether the indicated IRQ can be routed to APIC[23:16], where Rx3C[2:0] ("Interrupt Line") of the associated function determines the IRQ number (0 = IRQ16, 1 = IRQ17, 2 = IRQ18, etc.)

Offset 4	4E - Internal RTC Test ModeRW
7-5	Reservedalways reads 0
4	CD: Reservedalways reads 0
4	CE: Last Port 70/74 Written Status
	0 Last write was to port 70default
	1 Last write was to port 74
3	Extra RTC Port 74/75
	The RTC is normally accessed though ports 70/74.
	This bit controls whether two extra ports (74 / 75)
	can be used to access the RTC.
	0 Disabledefault
	1 Enable
2-0	Reserved (Do Not Program)default = 0
Offset	4F – PCI Bus and CPU Interface ControlRW
7-4	Reservedalways reads 0
7-4 3	Reserved always reads 0 CPU Reset Source
	· · · · · · · · · · · · · · · · · · ·
	CPU Reset Source
	CPU Reset Source This bit determines whether CPU Reset (generated
	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or
	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST.
	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset
3	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Resetdefault 1 Use INIT as CPU Reset
2	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset
2 1	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset
2 1	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset default 1 Use INIT as CPU Reset Reserved (Do Not Program) default = 0 CE: Reserved always reads 0 CD: IRDY# Wait States
2 1	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset
2 1 1	CPU Reset Source This bit determines whether CPU Reset (generated through port 92 or the keyboard) uses INIT or CPURST. 0 Use CPURST as CPU Reset



Function Control

Offset 50 – Function Control 1 (09h)RW Function 6 MC97 0 Enable......default Disable 1 **Function 5 AC97** Enable......default Disable **Function 3 USB Ports 2-3** Enable......default Disable **Function 2 USB Ports 0-1** 0 Enable default 1 Disable 3 **Function 1 IDE** 0 Enable Disabledefault **Function 4 USB Ports 4-5** Enable......default 1 Disable Reserved always reads 0 Offset 51 – Function Control 2 (0Dh)RWalways reads 0 7-6 Reserved **Internal LAN Controller Clock Gating** 5 When bit-4 of this register is disabled, the LAN function is disabled but the LAN controller clock is not gated automatically. This bit controls whether the clock is actually gated. 0 Disable default Enable **Internal LAN Controller** 0 Disable default 1 Enable **Internal RTC** 3 0 Disable Enable.....default **Internal PS2 Mouse** 2 0 Disable 1 Enable.....default **Internal KBC Configuration** 1 0 Disable ports 2E / 2F offsets E0-EF..... default 1 Enable ports 2E / 2F offsets E0-EF **Internal KBC** 0 Disable Enable.....default 0 / Disable 1 / Enable Pin (External KBC) (Internal KBC) W10 KBCS# ROMCS# N2 KBRC **KBDT** N1 KA20G **KBCK** M2IRQ12 MSDT N3 IRQ1 **MSCK**

Serial IRQ, LPC, and PC/PCI DMA Control

Offset :	52 – Se	rial IRQ & LPC Control (00h)RW
7	Reser	rvedalways reads 0
6	LPC	Short Wait Abort
	0	Disabledefault
	1	Enable. During a short wait, the cycle is
	-	aborted after 8Ts.
5	L.P.C	Frame Wait State Time
2		Frame Wait State is 1Tdefault
	1	
4	-	Stop to Start Frame Wait State
4	0	Enable. One idle state is inserted between
	U	
		Stop and Startdefault
	1	Disable. Stop is followed immediately by
		Start.
3		l IRQ
	0	Disabledefault
	1	Enable (IRQ Asserted via Serial IRQ Pin W8)
2		l IRQ Quiet Mode
	0	Continuous Modedefault
	1	Quiet Mode
1-0	Seria	l IRQ Start-Frame Width
	00	4 PCI Clocks default
	01	6 PCI Clocks
	10	8 PCI Clocks
		10 PCI Clocks
		C/PCI DMA Control (CD Only)RW
7		DMA Pair A and Pair B
	0	Disable default
		Enable
6		DMA Channel 7
	0	Disabledefault
	1	Enable
5	PCI I	DMA Channel 6
	0	Disabledefault
	1	Enable
4	PCI I	DMA Channel 5
	0	Disabledefault
	1	Enable
3	PCI I	DMA Channel 3
	0	Disable default
	1	Enable
2	PCI I	DMA Channel 2
	0	Disabledefault
	1	Enable
1	PCLI	DMA Channel 1
-	0	Disable default
	1	Enable
0	-	DMA Channel 0
U		Disabledefault
	1	Enable default
	1	Litable



Plug and Play Control - PCI

Offset	54 - PCI Interrupt PolarityRW	Table 10. PnP IRQ Routing Table
7-4	Reserved always reads 0	0000 Disableddefault
3 2 1 0 Note:	The following bits all default to "level" triggered (0) PCI INTA# Invert (edge) / Non-invert (level)(1/0) PCI INTB# Invert (edge) / Non-invert (level)(1/0) PCI INTC# Invert (edge) / Non-invert (level)(1/0) PCI INTD# Invert (edge) / Non-invert (level)(1/0) PCI INTA-D# normally connect to PCI interrupt pins	0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7
Offset	INTA-D# (see pin definitions for more information). 55 – PCI PNP Interrupt Routing 1RW	1000 Reserved 1001 IRQ9 1010 IRQ10
7-4 3-0	PCI INTA# Routing (see PnP IRQ routing table) Reservedalways reads 0	1011 IRQ11 1100 IRQ12 1101 Reserved
Offset	56 - PCI PNP Interrupt Routing 2RW	1110 IRQ14
7-4 3-0	PCI INTC# Routing (see PnP IRQ routing table) PCI INTB# Routing (see PnP IRQ routing table)	1111 IRQ15
Offset	57 - PCI PNP Interrupt Routing 3RW	
	PCI INTD# Routing (see PnP IRQ routing table) Reserved	



GPIO and Miscellaneous Control

Reserved always reads 0
Internal APIC
0 Disable
1 Enabledefault
Reserved always reads 0
Address Decode
0 Subtractivedefault
1 Positive
RTC High Bank Access
0 Disable access to upper 128 bytes default
1 Enable access to upper 128 bytes
RTC Rx32 Write Protect
0 Disable (not protected) default
1 Enable (write protected)
RTC Rx0D Write Protect
0 Disable (not protected)default
1 Enable (write protected)
RTC Rx32 Map to Century Byte
Controls whether RTC Rx32 is mapped to the
century byte.
0 Disabledefault
1 Enable
7 0 171 N G + 14 (001)
59 – Miscellaneous Control 1 (00h)RW
Reserved always reads 0
APIC Specification 1.4 Compatible 0 Disabledefault
1 Enable
LPC Keyboard 0 Disable (ISA Keyboard)default
1 Enable (LPC Keyboard)
1 Enable (LPC Keyboard) External MCCS to LPC
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used.
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)
1 Enable (LPC Keyboard) External MCCS to LPC Controls whether external MCCS is through LPC or ISA when internal MCCS is not used. 0 Disable (ISA MCCS)

Offset 5	5A – DI	MA Bandwidth Control (CE Only) (00h) RW
7	DMA	Channel 7 Bandwidth
	0	Normaldefault
	1	Improved
6	DMA	Channel 6 Bandwidth
	0	Normaldefault
	1	Improved
5	DMA	Channel 5 Bandwidth
	0	Normaldefault
	1	Improved
4	DMA	Single Transfer Mode Bandwidth
	0	Normal default
	1	Improved
3	DMA	Channel 3 Bandwidth
	0	Normaldefault
	1	Improved
2	DMA	Channel 2 Bandwidth
	0	Normaldefault
	1	Improved
1	DMA	Channel 1 Bandwidth
	0	Normaldefault
	1	Improved
0	DMA	Channel 0 Bandwidth
	0	Normaldefault
	1	Improved

The above bits determine if DMA bandwidth is improved for the specified channel. If enabled, bandwidth improvement is accomplished by reducing the transaction latency between the DMA Controller and the LPC Bus Controller.



Programmable Chip Select Control

Offset 5	5D-5C – PCS 0 I/O Port Address (0000h)RW	Offset	66 – PCS Control (00h)RW
15-0	PCS 0 I/O Port Address default = 0	7	PCS 3 Internal I/O
			0 Disable (External)default
	5F-5E – PCS 1 I/O Port Address (0000h)RW		1 Enable (Internal)
15-0	PCS 1 I/O Port Address default = 0	6	PCS 2 Internal I/O
0.00	(1 (0 DCCA 1/0 D (A 1 1 (00001) DVV		0 Disable (External)default
	61-60 – PCS 2 I/O Port Address (0000h)RW		1 Enable (Internal)
15-0	PCS 2 I/O Port Address default = 0	5	PCS 1 Internal I/O
Offcot 4	(2.62 DCS 2.1/O Dowt Address (0000h) DW		0 Disable (External)default
	63-62 - PCS 3 I/O Port Address (0000h)RW		1 Enable (Internal)
15-0	PCS 3 I/O Port Address default = 0	4	PCS 0 Internal I/O
			0 Disable (External)default
			1 Enable (Internal)
Offset (65-64 – PCS I/O Port Address Mask (0000h)RW	The ab	pove 4 bits determine whether Programmable Chip
	PCS 3 I/O Port Address Mask 3-0	Selects	0-3 are treated as internal I/O
10 12	0000 Decode range is 1 bytedefault	3	PCS 3
	0001 Decode range is 2 bytes	•	0 Disabledefault
	0011 Decode range is 4 bytes		1 Enable
	0111 Decode range is 8 bytes	2	PCS 2
	1111 Decode range is 16 bytes	_	0 Disabledefault
11-8	PCS 2 I/O Port Address Mask 3-0		1 Enable
	0000 Decode range is 1 byte default	1	PCS 1
	0001 Decode range is 2 bytes		0 Disabledefault
	0011 Decode range is 4 bytes		1 Enable
	0111 Decode range is 8 bytes	0	PCS 0
	1111 Decode range is 16 bytes		0 Disabledefault
7-4	PCS 1 I/O Port Address Mask 3-0		1 Enable
	0000 Decode range is 1 byte default		
	0001 Decode range is 2 bytes		
	0011 Decode range is 4 bytes	0.00	(T. O.) (C.) 1(041)
	0111 Decode range is 8 bytes		67 – Output Control (04h)RW
	1111 Decode range is 16 bytes		Reserved always reads 0
3-0	PCS 0 I/O Port Address Mask 3-0	2	FERR Voltage
	0000 Decode range is 1 byte default		0 2.5V
	0001 Decode range is 2 bytes	4.0	1 1.5Vdefault
	0011 Decode range is 4 bytes	1-0	Reserved always reads 0
	0111 Decode range is 8 bytes		
	1111 Decode range is 16 bytes		



ISA Decoding Control

Offset (6C – ISA Positive Decoding Control 1RW	Offset 6	E – ISA Positive Decoding Control 3RW
7	On-Board I/O (Ports 00-FFh) Positive Decoding	7	COM Port B Positive Decoding
	0 Disable default		0 Disabledefault
	1 Enable		1 Enable
6	Microsoft-Sound System I/O Port Positive	6-4	COM-Port B Decode Range
	Decoding		000 3F8h-3FFh (COM1)default
	0 Disable default		001 2F8h-2FFh (COM2)
	1 Enable (bits 5-4 determine the decode range)		010 220h-227h
5-4	Microsoft-Sound System I/O Decode Range		011 228h-22Fh
	00 0530h-0537h default		100 238h-23Fh
	01 0604h-060Bh		101 2E8h-2EFh (COM4)
	10 0E80-0E87h		110 338h-33Fh
	11 0F40h-0F47h		111 3E8h-3EFh (COM3)
3	Internal APIC Positive Decoding	3	COM Port A Positive Decoding
	0 Disable default		0 Disabledefault
	1 Enable		1 Enable
2	BIOS ROM Positive Decoding	2-0	COM-Port A Decode Range
	0 Disable default		000 3F8h-3FFh (COM1)default
	1 Enable		001 2F8h-2FFh (COM2)
1	Internal PCS1# Positive Decoding		010 220h-227h
_	0 Disable		011 228h-22Fh
	1 Enable		100 238h-23Fh
0	Internal PCS0# Positive Decoding		101 2E8h-2EFh (COM4)
•	0 Disable		110 338h-33Fh
	1 Enable		111 3E8h-3EFh (COM3)
Offset (6D – ISA Positive Decoding Control 2RW	Offset 6	6F – ISA Positive Decoding Control 4RW
O III O I	2	Oliset	
7	FDC Positive Decoding	7-4	Reserved always reads 0
	FDC Positive Decoding 0 Disable		Reservedalways reads 0 FDC Decoding Range
	FDC Positive Decoding 0 Disable	7-4	Reserved always reads 0 FDC Decoding Range 0 Primary default
	FDC Positive Decoding 0 Disable	7-4	Reservedalways reads 0FDC Decoding Rangedefault0Primarydefault1Secondary
7	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default	7-4	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding
7	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default
7	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable
6	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range
6	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default
6	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah 10 278h-27Fh, 678h-67Ah	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah default 10 278h-27Fh, 678h-67Ah -reserved-	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h 10 260-273h
6	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah default 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding default	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h 10 260-273h
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah default 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding default 1 Enable default	7-4 3	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h 10 260-273h
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah default 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding 0 Disable default 1 Enable MIDI Positive Decoding	7-4 3 2 1-0	Reserved always reads 0 FDC Decoding Range default 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h default 10 260-273h 11 280-293h
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding 0 Disable default 1 Enable MIDI Positive Decoding 0 Disable default	7-4 3 2 1-0	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h 10 260-273h
7 6 5-4 3 2	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding 0 Disable default 1 Enable MIDI Positive Decoding 0 Disable default 1 Enable	7-4 3 2 1-0	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h default 10 260-273h 1 11 280-293h 1
7 6 5-4	FDC Positive Decoding 0 Disable default 1 Enable LPT Positive Decoding 0 Disable default 1 Enable LPT Decode Range 00 3BCh-3BFh, 7BCh-7BEh default 01 378h-37Fh, 778h-77Ah 10 278h-27Fh, 678h-67Ah 11 -reserved- Game Port Positive Decoding 0 Disable default 1 Enable MIDI Positive Decoding 0 Disable default 1 Enable MIDI Decode Range	7-4 3 2 1-0 I/O Pac Offset 7	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary Sound Blaster Positive Decoding 0 Disable default 1 Enable Sound Blaster Decode Range 00 220-233h default 01 240-253h default 10 260-273h 1 11 280-293h 280-293h
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 I/O Pac Offset 7 7-6	Reserved always reads 0 FDC Decoding Range default 0 Primary default 1 Secondary default Sound Blaster Positive Decoding default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 11 280-293h 11 Control RW Reserved always reads 0
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 I/O Pac Offset 7	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary default 0 Disable default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 11 11 280-293h RW Reserved always reads 0 IDE Interface Output Drive Strength
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 I/O Pac Offset 7 7-6	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary default 2 Disable default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 1 11 280-293h RW Reserved always reads 0 IDE Interface Output Drive Strength 00 00 Lowest default
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 I/O Pac Offset 7 7-6	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary default 0 Disable default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 11 11 280-293h RW Reserved always reads 0 IDE Interface Output Drive Strength 00 00 Lowest default
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 <u>I/O Pac</u> <u>Offset 7</u> 7-6 5-4	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary default 0 Disable default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 1 11 280-293h RW Reserved always reads 0 IDE Interface Output Drive Strength 00 Lowest default 11 Highest
7 6 5-4 3 2	PDC Positive Decoding	7-4 3 2 1-0 I/O Pac Offset 7 7-6	Reserved always reads 0 FDC Decoding Range 0 Primary default 1 Secondary default 0 Disable default 1 Enable default Sound Blaster Decode Range default 01 240-253h default 10 260-273h 11 11 280-293h RW Reserved always reads 0 IDE Interface Output Drive Strength 00 00 Lowest default



Power Management-Specific Configuration Registers

Offset	80 – General Configuration 0RW	Offset	81 - General Configuration 1RW
7	CE: Reserved	7	I/O Enable for ACPI I/O Base
7	CD: Thermal Alarm Source Select		0 Disable access to ACPI I/O blockdefault
•	0 From GPI5 / PME# pin default		1 Allow access to Power Management I/O
	1 From internal temperature sensing circuits		Register Block (see offset 4B-48 to set the
6	Sleep Button		base address for this register block). The
	0 Disable default		definitions of the registers in the Power
	1 Sleep Button is on GPI21 / ACSDIN3 pin		Management I/O Register Block are included
5	Debounce LID and PWRBTN# Inputs for 200us		later in this document, following the Power
	This bit controls whether the debounce circuit for the		Management Subsystem overview.
	LID# and PWRBTN# inputs is enabled to reduce	6-4	Reserved always reads 0
	possible noise.	3	ACPI Timer Count Select
	0 Disable default		0 24-bit Timerdefault
	1 Enable		1 32-bit Timer
4	Reserved (Do Not Program) default = 0	2	RTC Enable Signal Gated with PSON (SUSC#) in
3	Microsoft Sound Monitor in Audio Access		Soft-Off Mode
_	This bit controls whether an I/O access to the sound		This bit controls whether RTC control signals are
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		gated during system on/off (PWRGD or SUSC#
	0 Disabledefault		low). This is to prevent the RTC from being
	1 Enable		accessed during system on/off when the control
2	Game Port Monitor in Audio Access		signals may not be stable.
	This bit controls whether an I/O access to the game		0 Disabledefault
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.		1 Enable
	0 Disable default	1	Clock Throttling Clock Select (STPCLK#)
	1 Enable		This bit controls the timer tick base for the throttle
1	Sound Blaster Monitor in Audio Access		timer.
	This bit controls whether an I/O access to the sound		0 30 usec (480 usec cycle time when using a 4-
	blaster port sets I/O Rx33-30[10] (Audio Access		bit timer) default
	Status) = 1.		1 1 msec (16 msec cycle time when using a 4-bit
	0 Disable default		timer)
	1 Enable		The timer tick base can be further lowered to 7.5 usec
0	MIDI Monitor in Audio Access		(120 usec cycle time when using a 4-bit timer) by
	This bit controls whether an I/O access to the MIDI		setting $Rx8D[4] = 1$. When $Rx8D[4] = 1$, the setting
	port sets I/O Rx33-30[10] (Audio Access Status) = 1.	•	of this bit is ignored.
	0 Disable default	0	Reserved (Do Not Program) default = 0
	1 Enable		



Offset 8	32 - ACPI Interrupt SelectRW		
7	ATX / AT Power IndicatorRO	3-0	SCI Interrupt Assignment
	0 ATX		This field determines the routing of the ACPI IRQ.
	1 AT		0000 Disableddefault
6	SUSC# StateRO		0001 IRQ1
	During system on/off, this status bit reports whether		0010 Reserved
	RTC signals are stable (whether the signals are still		0011 IRQ3
	gated) and controls whether the RTC can be		0100 IRQ4
	accessed. When this bit equals one, RTC signals are		0101 IRQ5
	stable and the RTC is ready to be accessed.		0110 IRQ6
5	Reserved always reads 0		0111 IRQ7
4	SUSC# AC-Power-On Default ValueRO		1000 IRQ8
	This bit is written at RTC Index 0D bit-7. If this bit		1001 IRQ9
	is 0, the system is configured to "default on" when		1010 IRQ10
	power is connected.		1011 IRQ11
			1100 IRQ12
			1101 IRQ13
			1110 IRQ14
			1111 IRQ15



Offset 85-84 - Primary Interrupt Channel (0000h)RW

If a device IRQ is enabled as a Primary IRQ, that device's IRQ can be used to generate wake events. The bits in this register are used in conjunction with:

- PMIO Rx28[7] Primary Resume Status
- PMIO Rx2A[7] Primary Resume Enable

If a device on one of the IRQ's is set to enable the Primary Interrupt, once the device generates an IRQ, the PMIO Rx28[7] status bit will become 1 to report the occurrence of the Primary IRQ. If PMIO Rx2A[7] is set to 1 to enable Resume-on-Primary-IRQ, the IRQ then becomes a wake event.

15 1/0 = Ena/Disa IRQ15 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ14 as Primary Intrpt Channel 14 13 1/0 = Ena/Disa IRQ13 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ12 as Primary Intrpt Channel 12 1/0 = Ena/Disa IRQ11 as Primary Intrpt Channel 11 10 1/0 = Ena/Disa IRQ10 as Primary Intrpt Channel 9 1/0 = Ena/Disa IRQ9 as Primary Intrpt Channel 8 1/0 = Ena/Disa IRQ8 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ7 as Primary Intrpt Channel 7 6 1/0 = Ena/Disa IRQ6 as Primary Intrpt Channel 5 1/0 = Ena/Disa IRO5 as Primary Intrpt Channel 4 1/0 = Ena/Disa IRQ4 as Primary Intrpt Channel 3 1/0 = Ena/Disa IRQ3 as Primary Intrpt Channel 2 always reads 0 1 1/0 = Ena/Disa IRQ1 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ0 as Primary Intrpt Channel

Offset 87-86 - Secondary Interrupt Channel (0000h) RW

For legacy PMU, the bits in this register are used in conjunction with:

- PMIO Rx28[1] Secondary Event Timer Timeout Status
- PMIO Rx2A[7] SMI on Secondary Event Timer Timeout

Secondary IRQ's are different from Primary IRQ's in that systems that resume due to a Secondary IRQ can return directly to suspend state after the secondary event timer times out. For this to work, PMIO Rx2A[1] needs to be set to one to enable SMI-on-Secondary-Event-Timer-Timeout (when PMIO Rx28[1] = 1). The timer's count value can be set via Rx93-90[27-26].

15 1/0 = Ena/Disa IRQ15 as Secondary Intr Channel 1/0 = Ena/Disa IRQ14 as Secondary Intr Channel 14 1/0 = Ena/Disa IRQ13 as Secondary Intr Channel 13 1/0 = Ena/Disa IRQ12 as Secondary Intr Channel 12 1/0 = Ena/Disa IRQ11 as Secondary Intr Channel 11 10 1/0 = Ena/Disa IRQ10 as Secondary Intr Channel 9 1/0 = Ena/Disa IRQ9 as Secondary Intr Channel 8 1/0 = Ena/Disa IRQ8 as Secondary Intr Channel 7 1/0 = Ena/Disa IRQ7 as Secondary Intr Channel 1/0 = Ena/Disa IRQ6 as Secondary Intr Channel 6 5 1/0 = Ena/Disa IRO5 as Secondary Intr Channel 4 1/0 = Ena/Disa IRQ4 as Secondary Intr Channel 3 1/0 = Ena/Disa IRQ3 as Secondary Intr Channel 2always reads 0 1 1/0 = Ena/Disa IRQ1 as Secondary Intr Channel 0 1/0 = Ena/Disa IRQ0 as Secondary Intr Channel



Offset 8B-88 – Power Management I/O Base.....RW

31-16 Reservedalways reads 0

15-7 Power Management I/O Register Base Address

Port Address for the base of the 128-byte Power Management I/O Register block, corresponding to AD[15:7]. See "Power Management I/O Space Registers" in this document for definitions of the registers in the Power Management I/O Register Block

6-0 0000001b

Offset 8C - Host Bus Power Management Control......RW

7-4 Thermal Duty Cycle

This field determines the duty cycle of STPCLK# when the THRM# pin is asserted. The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). The STPCLK# duty cycle when THRM# is NOT asserted is controlled by PMIO Rx10[3:0]. If the setting in that field is lower than the setting in this field, the lower setting will be used for thermal duty cycle.

used for thermal duty cycle.	
0000 Reservedd	efault
0001 0-6.25%	
0010 6.25-12.50%	
0011 18.75-25.00%	
0100 31.25-37.50%	
0101 37.50-43.75%	
0110 43.75-50.00%	
0111 50.00-56.25%	
1000 56.25-62.50%	
1001 62.50-68.75%	
1010 68.75-75.00%	
1011 75.00-87.50%	
1100 75.00-81.25%	
1101 81.25-87.50%	

3 THRM Enable

0	Disable	default
1	Enable	

2-1 Reserved always reads 0

0 CPU Stop Grant Cycle Select

1110 87.50-93.75%

1111 93.75-100%

This bit controls whether halt can be used as stop grant cycle.

- 0 Halt is used as Stop Grant Cycle default
- 1 Halt is not used as Stop Grant Cycle

This bit is combined with I/O space Rx2C[3] for controlling the start of CPUSTP# assertion during system suspend mode:

Rx2C[3]	Rx8C[0]	
I/O Space	Cfg Space	CPUSTP# Assertion
0	X	Immediate
1	0	Wait for CPU Halt
		/ Stop Grant cycle
1	1	Wait for CPU
		Stop Grant cycle

Offset 8D - Throttle / Clock Stop Control.....RW

7 Throttle Timer Reset.....def = 0

6-5 Throttle Timer

This field determines the number of bits used for the throttle timer, which in conjunction with the throttle timer tick determines the cycle time of STPCLK#. For example, if a 2-bit timer and a 7.5 usec timer tick are selected, the STPCLK# cycle time would be 30 usec (2**2 x 7.5). If a 4-bit timer and a 7.5 usec timer tick is selected, the cycle time would be 120 usec (2**4 x 7.5).

0x	4-Bit	default
10	3-Bit	
1.1	0 D'	

11 2-Bit

4 Fast Clock (7.5us) as Throttle Timer Tick

This bit controls whether the throttle timer tick uses 7.5 usec as its time base (120 usec cycle time when using a 4-bit timer).

- $0 \quad \text{Timer Tick is selected by } Rx80[1] default \\$
- 1 Timer Tick is 7.5 usec (Rx80[1] is ignored)

3 SMI Level Output (Low)

- 0 Disable.....default
- 1 Enable (during an SMI event, SMI# is held low until SMI event status is cleared)

2 Internal Clock Stop for PCI Idle

This bit controls whether the internal PCI clock is stopped when PCKRUN# is high.

- 0 PCI clock is not stoppeddefault
- 1 PCI clock is stopped

1 Internal Clock Stop During C3

This bit controls whether the internal PCI clock is stopped during C3 state.

- 0 PCI clock is not stoppeddefault
- 1 PCI clock is stopped

0 Internal Clock Stop During Suspend

This bit controls whether the internal PCI clock is stopped during Suspend state.

- 0 PCI clock is not stoppeddefault
- 1 PCI clock is stopped



Offset 93-90 - GP Timer Control (0000 0000h).....RW

31-30 Conserve Mode Timer Count Value

00 1/16 second.......default

- 01 1/8 second
- 10 1 second
- 11 1 minute

29 Conserve Mode Status

This bit reads 1 when in Conserve Mode

28 Conserve Mode

This bit controls whether conserve mode (throttling) is enabled. When this bit is set, the system can enter conserve mode when primary activity is not detected within a given time period (determined by bits 31-30 of this register). Primary activity is defined in PMIO Rx33-30.

- 0 Disable default
- 1 Enable

27-26 Secondary Event Timer Count Value

- 00 2 milliseconds...... default
- 01 64 milliseconds
- 10 ½ second
- 11 by EOI + 0.25 milliseconds

25 Secondary Event Occurred Status

This bit reads 1 to indicate that a secondary event has occurred (to resume the system from suspend) and the secondary event timer is counting down.

24 Secondary Event Timer Enable

- 0 Disable default
- 1 Enable

23-16 GP1 Timer Count Value (base defined by bits 5-4)

Write to load count value; Read to get current count

15-8 GP0 Timer Count Value (base defined by bits 1-0)

Write to load count value; Read to get current count

7 GP1 Timer Start

On setting this bit to 1, the GP1 timer loads the value defined by bits 23-16 of this register and starts counting down. The GP1 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP1 timer counts down to zero, then the GP1 Timer Timeout Status bit is set to one (bit-3 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP1 Timer Timeout Enable bit is set (bit-3 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP1 Timer Automatic Reload

- 0 GP1 Timer stops at 0 default
- 1 Reload GP1 timer automatically after counting down to 0

5-4 GP1 Timer Base

00 Disabledefault

01 1/16 second

10 1 second

11 1 minute

3 GP0 Timer Start

On setting this bit to 1, the GP0 timer loads the value defined by bits 15-8 of this register and starts counting down. The GP0 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP0 timer counts down to zero, then the GP0 Timer Timeout Status bit is set to one (bit-2 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP0 Timer Timeout Enable bit is set (bit-2 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP0 Timer Automatic Reload

- 0 GP0 Timer stops at 0default
- 1 Reload GP0 timer automatically after counting down to 0

1-0 GP0 Timer Base

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute



Offset !	94 – Power Well Control WO	Offset	95 – Miscellaneous Power Well ControlRW
7 6	SMBus Clock Select O SMBus Clock from 14.31818 MHz Divider SMBus Clock from RTC 32.768 KHz defult STR Power Well Output Gating This bit controls whether the STR power well for internal signals is gated during STR. O Disable	7	CPUSTP# to SUSST# Delay Select This bit controls the delay between the deassertion of CPUSTP# and the deassertion of SUSST# during a resume. 0 1 msec minimum default 1 125 usec minimum SUSST# Deasserted Before PWRGD for STD 0 Disable default 1 Enable (SUST# is deasserted before PWRGD when resuming from STD)
4	during STR. Normally SUSC# is asserted during STD but not during STR. 0 Disable	5 4 3	Keyboard / Mouse Port Swap This bit determines whether the keyboard and mouse ports can be swapped. 0 Disable default 1 Enable Reserved always reads 0 SMB2 / GPO Select
3	GPO2 / SUSB# Select (Pin W2) 0 SUSB#default 1 GPO2	2	0 SMBDT2 / SMBCK2default 1 GPO26 / GPO27 AOL 2 SMB Slave
2 1-0	Before chip rev C, these definitions were reversed GPO1 / SUSA# Select (Pin T2) 0 SUSA#		This bit controls whether external SMB masters can access internal SMB registers (for Alert-On-LAN). O Enable (external SMB masters may reset / resume the system (when Rx96[4]=1) or detect GPI status)
1-0	This field controls the GPO0 output signal for Pulse Width Modulation.	1	SUSCLK / GPO4 Select 0 SUSCLKdefault
	 OGPO0 Fixed Output Level (defined by PMIO Rx4C[0])	0	1 GPO4 USB Wakeup for STR / STD / SoftOff This bit controls whether USB Wakeup is enabled when PMIO Rx21-20[14] (USB Wakeup Status) = 1. This allows wakeup from STR, STD, Soft Off, and POS. 0 Disable
		Offset	96 – Power On / Reset ControlRW
		7-5 4	Reserved
		3-0	CPU Frequency Strapping Value Output to NMI, INTR, IGNNE#, and A20M# during RESET# The value written to this field is strapped through NMI, INTR, IGNNE#, and A20M# during RESET# to determine the multiplier for setting the CPU's internal frequency. If the CPU hangs due to inappropriate settings written here, the GP3 timer (second timeout) can be used to initiate a system

reboot (PMIO Rx42[2] = 1). Refer to the BIOS

Porting Guide for additional details.

DIX



Offset 98 – GP2 / GP3 Timer ControlRW

7 GP3 Timer Start

On setting this bit to 1, the GP3 timer loads the value defined by Rx5A and starts counting down. The GP3 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP3 timer counts down to zero, then the GP3 Timer Timeout Status bit is set to one (bit-13 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP3 Timer Timeout Enable bit is set (bit-13 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP3 Timer Automatic Reload

- 0 GP3 Timer stops at 0default 1 Reload GP3 timer automatically after counting
- 1 Reload GP3 timer automatically after counting down to 0

5-4 GP3 Timer Tick Select

- 00 Disable default
- 01 1/16 second
- 10 1 second
- 11 1 minute

3 GP2 Timer Start

On setting this bit to 1, the GP2 timer loads the value defined by Rx59 and starts counting down. The GP2 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP2 timer counts down to zero, then the GP2 Timer Timeout Status bit is set to one (bit-12 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP2 Timer Timeout Enable bit is set (bit-12 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP2 Timer Automatic Reload

- GP2 Timer stops at 0 default
- 1 Reload GP2 timer automatically after counting down to 0

1-0 GP2 Timer Tick Select

- 00 Disable default
- 01 1/16 second
- 10 1 second
- 11 1 minute

Offset 99	<u>9 – GP2 TimerRW</u>
7	Write: GP2 Timer Load Valuedefault = 0
	Read: GP2 Timer Current Count
Offset 9	A – GP3 TimerRW
7	Write: GP3 Timer Load Valuedefault = 0
	Read: GP3 Timer Current Count
0.66 4.0	2.00 P. W. 4.0 1994 P.O.
	3-C0 – Power Management CapabilityRO
31-16	Power Management Capability. always reads 0002h
15-8	Next Pointeralways reads 00h
7-0	Capability IDalways reads 01h
Offset C	7-C4 – Power Mgmt Capability CSRRW
31-24	Power Management Dataalways reads 00h
	PM CSR P2P Support Extensions. always reads 00h
	PM Control / Status (D0/D3 Only)default = 0000h

Off...4 00

CD2 Times



System Management Bus-Specific Configuration Registers

Offset D1-D0 – SMBus I/O BaseRW				
15-4	I/O Base (16-byte I/O space)	default = 00h		
3-0	Fixed	always reads 0001b		
Offset 1	D2 – SMBus Host Configuratio	onRW		
7-4	Reserved	always reads 0		
3	SMBus Interrupt Select			
	0 SMI	default		
	1 SCI			
2	SMBus Clock From 64K S	ource (Divider from		
	14.31818 MHz)			
	0 Disable	default		
	1 Enable			
1	SMBus IRQ			
	0 Disable	default		
	1 Enable			
0	SMRus Host Controller Engl	ale		

1 Enable SMB controller functions

0 Disable SMB controller functions...... default

Offset 1	D3 – SMBus Host Slave Command F	RW
7-0	SMBus Host Slave Command Codedefaul	t=0
Offset 1	D4 – SMBus Slave Address for Port 1 F	RW
7-1	SMBus Slave Address for Port 1default	t=0
0	Read / Write for Shadow Port 1	
Offset 1	D5 – SMBus Slave Address for Port 2 F	RW
	D5 – SMBus Slave Address for Port 2 B SMBus Slave Address for Port 2default	
7-1 0	SMBus Slave Address for Port 2defaul	t=0



General Purpose I/O Control Registers

Offset	E0 – GPI Inversion ControlRW	Offset	E5 – GPIO I/O Select 1RW
7-0	GPI[27-24, 19-16] Input Inversion	7-6	Reservedalways reads 0
	0 Non-inverted input default	5-3	CD: Reservedalways reads 0
	1 Inverted input	5	CE: AGPBZ# on ACSDIN3 (Pin L3)
	•		0 L3 = ACSDIN3 / GPIO21 / PCS1# default
Offset 1	E1 – GPI SCI / SMI SelectRW		1 L3 = AGPBZ# (bit 2 and RxE4[6] are ignored)
7-0	GPI[27-24, 19-16] SCI / SMI Select	4	CE: VGATE on ACSDIN2 (Pin M1)
	When GPI[27-24,19-16] are set to enable SCI / SMI		0 M1 = ACSDIN2 / GPIO20 / PCS0#default
	generation (PMIO Rx52), this field determines		1 M1 = VGATE (bit 1 and RxE4[6] are ignored)
	whether an SCI or SMI is generated.	3	CE: Intel Speedstep Function
	0 SCIdefault		0 Enable (Pin U6 = VIDSEL, W5 = GHI#, C8 =
	1 SMI		VRDPSLP)default
Offact	E4 CDO Bin Colort DW		1 Disable (Pin U6 = GPIO31 / GPIOE, W5 =
	E4 – GPO Pin SelectRW		GPIO30 / GPIOD, C8 = GPIO9)
7	GPO22-23 / IOR#, IOW# Select (Pins R9, T7)	2	PCS1# on ACSDIN3 (Pin L3)
	0 R9 = GPO22, T7 = GPO23 default 1 R9 = IOR#, T7 = IOW#		0 L3 = ACSDIN3 / GPIO21 / AGPBZ /
			SLPBTN#default
6	ACSDIN2,3 / GPIO20,21 Select (Pins M1, L3)		1 $L3 = PCS1\# (RxE4[6] ignored)$
	This bit is ignored if any of RxE5 bits 1, 2, 4, or $5 = 1$	1	PCS0# on ACSDIN2 (Pin M1)
	0 M1 = ACSDIN2, L3 = ACSDIN3 default		0 M1 = ACSDIN2 / GPIO20 / VGATE default
5	1 M1 = GPIO20, L3 = GPIO21 SA[19:16] / GPO[19:16] Select (R10, U8, Y9, W9)		1 $M1 = PCS0\# (RxE4[6] ignored)$
5	0 SA[19:16]default	0	IORDY / GPI19 Select (Pin R8)
	1 GPO[19:16]		0 R8 = IORDYdefault
4	GPIO[15:10] GPIO[15:10]		1 R8 = GPI19
7	0 Input (pins are GPI[15:12])default	Offset	E6 – GPIO I/O Select 2RW
	1 Output (pins are GPO[15:12])	7	GPI31 / GPO31 (GPIOE) Select (Pin U6)
3	GPIO[11:8] Direction	,	0 U6 = GPI31default
3	0 Input (pins are GPI[11:8])default		1 U6 = GPO31 / GPIOE
	1 Output (pins are GPO[11:8])	6	GPI30 / GPO30 (GPIOD) Select (Pin W5)
2	SLP# / GPO7 Select (Pin K19)	U	0 W5 = GPI30default
_	0 K19 = SLP#default		1 W5 = GPO30 / GPIOD
	1 K19 = GPO7	5-2	Reserved always reads 0
1	PCISTP# / GPO6 Select (Pin V6)	1	GPI25 / GPO25 (GPIOC) Select (Pin T6)
	0 V6 = PCISTP# default	•	0 T6 = GPI25default
	1 V6 = GPO6		1 T6 = GPO25 / GPIOC
0	CPUSTP# / GPO5 Select (Pin Y5)	0	GPI24 / GPO24 (GPIOA) Select (Pin V4)
	0 Y5 = CPUSTP# default	v	0 V4 = GPI24default
	1 Y5 = GPO5		1 V4 = GPO24 / GPIOA
		Off	
		()ffset	E7 – GPO Output TypeRW

Offset E7 – GPO Output Type.....RW

These bits determine whether the indicated GPO pin is open drain or TTL when the corresponding bit of RxE6 = 1.

7 GPO31 OD/TTL Select (Pin U6) 6 GPO30 OD/TTL Select (Pin W5) 5-2always reads 0 1 GPO25 OD/TTL Select (Pin T6) **GPO24 OD/TTL Select (Pin V4)**

For all defined bits above:

0 ODdefault 1 TTL



Power Management I/O-Space Registers

Basic Power Management Control and Status

I/O Off	set 1-0 - Power Management StatusRWC	I/O Off	set 3-2 - Power Management EnableRW		
The bits in this register are set only by hardware and can be			The bits in this register correspond to the bits in the Power		
reset by	software by writing a one to the desired bit position.	Manage	ment Status Register at offset 1-0.		
15	Wakeup Status	15	Reserved always reads 0		
14-12	Reserved always reads 0	14-12	Reserved always reads 0		
11	Abnormal Power-Off Status default = 0	11	Reserved always reads 0		
10	RTC Alarm Status default = 0	10	RTC Alarm Enable default = 0		
	This bit is set when the RTC generates an alarm (on assertion of the RTC IRQ signal).		This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the RTC Status bit is set.		
9	Sleep Button Status default = 0	9	Sleep Button Enabledefault = 0		
	This bit is set when the sleep button (SLPBTN# /		This bit may be set to trigger either an SCI or SMI		
	IRQ6 / GPI4) is pressed.		when the Sleep Button Status bit is set.		
8	Power Button Status default = 0	8	Power Button Enable default = 0		
	This bit is set when the PWRBTN# signal is asserted		This bit may be set to trigger either an SCI or an SMI		
	low. If the PWRBTN# signal is held low for more		(depending on the setting of the SCI Enable bit) to be		
	than four seconds, this bit is cleared, the PBOR_STS		generated when the Power Button Status bit is set.		
	bit is set, and the system will transition into the soft				
	off state.				
7-6	Reserved always reads 0	7-6	Reserved always reads 0		
5	Global Status default = 0	5	Global Enabledefault = 0		
	This bit is set by hardware when the BIOS Release		This bit may be set to trigger either an SCI or an SMI		
	bit is set (typically by an SMI routine to release		(depending on the setting of the SCI Enable bit) to be		
	control of the SCI / SMI lock). When this bit is		generated when the Global Status bit is set.		
	cleared by software (by writing a one to this bit				
	position) the BIOS Release bit is also cleared at the	4	Decemend almost and o		
4	same time by hardware.	4	Reserved always reads 0		
4	Bus Master Status				
	system bus. All PCI master, ISA master and ISA				
	DMA devices are included.	3-1	Reservedalways reads 0		
3-1	Reservedalways reads 0	0	ACPI Timer Enable default = 0		
0	ACPI Timer Carry Status default = 0	v	This bit may be set to trigger either an SCI or an SMI		
v	The bit is set when the 23^{rd} (31st) bit of the 24 (32)		(depending on the setting of the SCI Enable bit) to be		
	bit ACPI power management timer changes.		generated when the Timer Status bit is set.		
	1		<u> </u>		



I/O Offset 5-4 - Power Management Control.....RW

15 Soft Resume

This bit is used to allow a system using an AT power supply to operate as if an ATX power supply were being used. Refer to the BIOS Porting Guide for implementation details.

- 0 Disable default
- 1 Enable
- **14 Reserved**always reads 0

12-10 Sleep Type

- 000 Normal On
- 001 Suspend to RAM (STR)
- 010 Suspend to Disk (STD) (also called Soft Off). The VCC power plane is turned off while the VCCS and VBAT planes remain on.
- 011 Reserved
- 100 Power On Suspend without Reset
- 101 Power On Suspend with CPU Reset
- 110 Power On Suspend with CPU/PCI Reset
- 111 Reserved

In any sleep state, there is minimal interface between powered and non-powered planes so that the effort for hardware design may be well managed.

- 9 Reservedalways reads 0
- 8 STD Command Generates System Reset Only

reset and not STD)

- - This bit is set by ACPI software to indicate the release of the SCI / SMI lock. Upon setting of this bit, the hardware automatically sets the BIOS Status bit. The bit is cleared by hardware when the BIOS Status bit is cleared by software. Note that the setting of this bit will cause an SMI to be generated if the BIOS Enable bit is set (bit-5 of the Global Enable register at offset 2Ah).

1 Bus Master Reload

This bit controls whether bus master requests (PMIO Rx00[4] = 1) transition the processor from C3 to C0 state.

- 0 Bus master requests are ignored by power management logicdefault
- 1 Bus master requests transition the processor from the C3 state to the C0 state

0 SCI Enable

This bit controls whether SCI or SMI is generated for power management events triggered by the Power Button, Sleep Button, and RTC (when PMIO Rx1-0 bits 8, 9, or 10 equal one).

- 0 Generate SMI.....default
- 1 Generate SCI

Note that certain power management events can be programmed individually to generate an SCI or SMI independent of the setting of this bit (refer to the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24). Also, Timer Status & Global Status always generate SCI and BIOS Status always generates SMI.

I/O Offset 0B-08 - Power Management TimerRW

31-24 Extended Timer Value

This field reads back 0 if the 24-bit timer option is selected (Rx41 bit-3).

23-0 Timer Value

This read-only field returns the running count of the power management timer. This is a 24/32-bit counter that runs off a 3.579545 MHz clock, and counts while in the S0 (working) system state. The timer is reset to an initial value of zero during a reset, and then continues counting until the 14.31818 MHz input to the chip is stopped. If the clock is restarted without a reset, then the counter will continue counting from where it stopped.



Processor Power Management Registers

I/O Off	et 13-10 - Processor & PCI Bus ControlRV
31-12	Reserved always reads (
11	PCISTP# Asserted when PCKRUN# is Deasserted
	0 Enabledefaul
	1 Disable
10	PCI Bus Clock Run Without Stop
	0 PCKRUN# is always asserted defaul
	1 PCKRUN# will be de-activated after the PC
	bus is idle for 26 clocks
9	Host Clock Stop
	This bit controls whether CPUSTP# is asserted in C3
	and S1 states. Normally CPUSTP# is not asserted in
	C3 and S1 states only STPCLK# is asserted

8 Assert SLP# for Processor Level 3 Read

This bit controls whether SLP# is asserted in C3 state.

0 SLP# is not asserted in C3 state default

0 CPUSTP# will not be asserted in C3 and S1

states (only STPCLK# is asserted)...... default

CPUSTP# will be asserted in C3 and S1 states

1 SLP# is asserted in C3 state

Used with Intel CPUs only.

1 Lower CPU Voltage During C3 / S1

This bit controls whether the CPU <u>voltage</u> is lowered when in C3/S1 state. The voltage is lowered using the VRDSLP signal to the voltage regulator (PMIO RxE5[3] must be 0 to enable the voltage change function).

- 0 Disable (normal voltage during C3/S1)...... def
- 1 Enable (lower voltage during C3/S1)
- **6-5 Reserved**always reads 0

4 Throttling Enable

Setting this bit starts clock throttling (modulating the STPCLK# signal) regardless of the CPU state. The throttling duty cycle is determined by bits 3-0 of this register.

3-0 Throttling Duty Cycle

This field determines the duty cycle of the STPCLK# signal when the system is in throttling mode ("Throttling Enable" bit set to one). The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings).

0000 Reserved 0001 0-6.25% 0010 6.25-12.50% 0011 18.75-25.00% 0100 31.25-37.50% 0101 37.50-43.75% 0110 43.75-50.00% 0111 50.00-56.25% 1000 56.25-62.50% 1001 62.50-68.75% 1010 68.75-75.00% 1011 75.00-87.50% 1100 75.00-81.25% 1101 81.25-87.50% 1110 87.50-93.75% 1111 93.75-100%

I/O Offset 14 - Processor Level 2.....RO

Reads from this register return all zeros; writes have no effect.

I/O Offset 15 - Processor Level 3.....RO

7-0 Level 3always reads 0 Reads from this register put the processor in the C3 clock state with the STPCLK# signal asserted. If Rx10[9] = 1 then the CPU clock is also stopped by asserting CPUSTP#. Wakeup from the C3 state is by interrupt (INTR, SMI, and SCI).

Reads from this register return all zeros; writes have no effect.

.....always reads 0

.....always reads 0

I/O Offset 23-22 - General Purpose SCI EnableRW

Enable SCI on setting of Rx21-20[14].....def=0

Enable SCI on setting of Rx21-20[13].....def=0

Enable SCI on setting of Rx21-20[12].....def=0

Enable SCI on setting of Rx21-20[11].....def=0 Enable SCI on setting of Rx21-20[10].....def=0

Enable SCI on setting of Rx21-20[9].....def=0

Enable SCI on setting of Rx21-20[8].....def=0

15 14

13

12

11

10

8

7

4

3

2

1

Reserved



General Purpose Power Management Registers

I/O Offset 21-20 - General Purpose StatusRWC		
15	Reserved always reads 0	
14	USB Wake-Up Status	
	For STR / STD / Soff	
13	AC97 Wake-Up Status	
	Can be set only in suspend mode	
12	Battery Low Status	
	Set when the BATLOW# input is asserted low.	
11	Notebook Lid Status	
	Set when the LID input detects the edge selected by	
	Rx2C bit-7 (0=rising, 1=falling).	
10	Thermal Detect Status	
	Set when the THRM# input detects the edge selected	
	by Rx2C bit-6 (0=rising, 1=falling).	
9	USB Resume Status	
	Set when a USB peripheral generates a resume event.	
8	Ring Status	
	Set when the RING# input is asserted low.	
7	Reserved always reads 0	
6	INTRUDER# Status	
	Set when the INTRUDER# pin is asserted low.	
5	PME# Status	
	Set when the PME# pin is asserted low.	
4	EXTSMI# Status	
	Set when the EXTSMI# pin is asserted low.	
3	Internal LAN PME Status	
	Set when the internal LAN PME signal is asserted.	
2	Internal KBC PME Status	
	Set when the internal KBC PME signal is asserted.	
1	GPI1 Status	
	Set when the GPI1 pin is asserted low.	
0	GPI0 Status	
	Set when the GPI0 pin is asserted low.	
Note that the above bits correspond one for one with the bits of the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24: an SCI or SMI is generated if the corresponding bit of the General Purpose SCI or SMI Enable registers, respectively is set to one.		

6	Enable SCI on setting of Rx21-20[6]def=0	
5	Enable SCI on setting of Rx21-20[5]def=0	
4	Enable SCI on setting of Rx21-20[4]def=0	
3	Enable SCI on setting of Rx21-20[3]def=0	
2	Enable SCI on setting of Rx21-20[2]def=0	
1	Enable SCI on setting of Rx21-20[1]def=0	
0	Enable SCI on setting of Rx21-20[0]def=0	
These bits allow generation of an SCI using a separate set of		
conditi	ons from those used for generating an SMI.	
<u>I/O Of</u>	fset 25-24 - General Purpose SMI EnableRW	
<u>I/O Of</u> 15	fset 25-24 - General Purpose SMI EnableRW Reservedalways reads 0	
15	Reservedalways reads 0	
15 14	Reserved always reads 0 Enable SMI on setting of Rx21-20[14] def=0	
15 14 13	Reserved always reads 0 Enable SMI on setting of Rx21-20[14] def=0 Enable SMI on setting of Rx21-20[13] def=0	
15 14 13 12	Reservedalways reads 0 Enable SMI on setting of Rx21-20[14]def=0 Enable SMI on setting of Rx21-20[13]def=0 Enable SMI on setting of Rx21-20[12]def=0	
15 14 13 12 11	Reserved	
15 14 13 12 11 10	Reserved	
15 14 13 12 11 10 9	Reserved	
15 14 13 12 11 10 9	Reserved	
15 14 13 12 11 10 9 8 7	Reserved	

E g II Enable registers, respectively, is set to one.

The above bits are set by hardware only and can only be cleared by writing a one to the desired bit.

These bits allow generation of an SMI using a separate set of conditions from those used for generating an SCI.

Enable SMI on setting of Rx21-20[4].....def=0

Enable SMI on setting of Rx21-20[3].....def=0

Enable SMI on setting of Rx21-20[2].....def=0

Enable SMI on setting of Rx21-20[1].....def=0

Enable SMI on setting of Rx21-20[0].....def=0



Generic Power Management Registers

O Of	fset 29-28 - Global StatusRWC
15	GPIO Range 1 Access Status default = 0
14	GPIO Range 0 Access Status default = 0
13	GP3 Timer Timeout Status default = 0
12	GP2 Timer Timeout Status default = 0
11	SERIRQ SMI Status default = 0
10	Rx5 [5] Write SMI Status default = 0
	This bit reports whether Rx5[5] is written. If
	Rx2B[3] is set to enable SMI, an SMI in generated
	when this bit $= 1$.
9	Reserved always reads 0
8	PCKRUN# Resume Status default = 0
	This bit is set when PCI bus peripherals wake up the
	system by asserting PCKRUN#
7	Primary IRQ/INIT/NMI/SMI Resume Statusdef=0
	This bit is set at the occurrence of primary IRQs as
	defined in Rx85-84 of PCI configuration space
6	Software SMI Status default = 0
	This bit is set when the SMI Command port (Rx2F)
	is written.
5	BIOS Status default = 0
	This bit is set when the Global Release bit is set to
	one (typically by the ACPI software to release
	control of the SCI/SMI lock). When this bit is reset
	(by writing a one to this bit position) the Global
	Release bit is reset at the same time by hardware.
4	Legacy USB Status default = 0
	This bit is set when a legacy USB event occurs. This
	is normally used for USB keyboards.
3	GP1 Timer Time Out Status default = 0
	This bit is set when the GP1 timer times out.
2	GP0 Timer Time Out Status default = 0
	This bit is set when the GP0 timer times out.
1	Secondary Event Timer Time Out Status def=0
	This bit is set when the secondary event times times
	out.
0	Primary Activity Status default = 0
-	This bit is set at the occurrence of any enabled
	primary system activity (see the Primary Activity
	Detect Status register at offset 30h and the Primary
	Activity Detect Enable register at offset 34h). After
	checking this bit, software can check the status bits in
	the Primary Activity Detect Status register at offset
	30h to identify the specific source of the primary
	event. Note that setting this bit can be enabled to
	reload the GP0 timer (see bit-0 of the GP Timer
	1010 and the times (bee the total and the times

Note that SMI can be generated based on the setting of any of the above bits (see the Rx2A Global Enable register bit descriptions in the right hand column of this page).

Reload Enable register at offset 38).

The bits in this register are set by hardware only and can only be cleared by writing a one to the desired bit position.

The bits in this register are for SMI's only while the bits in Rx21-20 are for SMI's and SCI's

I/O Offset 2B-2A - Global EnableRW				
15	GPIO Range 1 SMI Enable default = 0			
14	GPIO Range 0 SMI Enable default = 0			
13	GP3 Timer Timeout SMI Enable default = 0			
12	GP2 Timer Timeout SMI Enable default = 0			
11	SERIRQ SMI Enabledefault = 0			
10	SMI on Sleep Enable Writedefault = 0			
10	Sill on Sicep Enable Writedefault = 0			
9	Reserved always reads 0			
8	PCKRUN# Resume Enabledefault = 0			
	This bit may be set to trigger an SMI to be generated			
	when the PCKRUN# Resume Status bit is set.			
7	Primary IRQ/INIT/NMI/SMI Resume Enable In			
	Post State default = 0			
	This bit may be set to trigger an SMI to be generated			
	when the Primary IRQ / INIT / NMI / SMI Resume			
	Status bit is set.			
6	SMI on Software SMI default = 0			
	This bit may be set to trigger an SMI to be generated			
	when the Software SMI Status bit is set.			
5	SMI on BIOS Status default = 0			
	This bit may be set to trigger an SMI to be generated			
	when the BIOS Status bit is set.			
4	SMI on Legacy USBdefault = 0			
	This bit may be set to trigger an SMI to be generated			
	when the Legacy USB Status bit is set.			
3	SMI on GP1 Timer Time Out default = 0			
	This bit may be set to trigger an SMI to be generated			
	when the GP1 Timer Timeout Status bit is set.			
2	SMI on GP0 Timer Time Out default = 0			
	This bit may be set to trigger an SMI to be generated			
	when the GP0 Timer Timeout Status bit is set.			
1	SMI on Secondary Event Timer Time Out def=0			
_	This bit may be set to trigger an SMI to be generated			
	when the Secondary Event Timer Timeout Status bit			
	is set.			
0	SMI on Primary Activitydefault = 0			
v	This bit may be set to trigger an SMI to be generated			
	when the Primary Activity Status bit is set.			
	whom the 1 filling fretivity Status bit is set.			



I/O Off	set 2D-2C - Global ControlRW		
	Reserved always reads 0		
11	IDE Secondary Bus Power-Off		
	0 Disable default		
	1 Enable		
10	IDE Primary Bus Power-Off		
	0 Disable default		
	1 Enable		
9	Reserved always reads 0		
8	SMI Active		
	0 SMI Inactivedefault		
	1 SMI Active. If the SMI Lock bit is set, this bit		
	needs to be written with a 1 to clear it before		
	the next SMI can be generated.		
7	LID Triggering Polarity		
	0 Rising Edge default		
	1 Falling Edge		
6	THRM# Triggering Polarity		
	0 Rising Edge default		
	1 Falling Edge		
5	Battery Low Resume Disable		
	0 Enable resume default		
	1 Disable resume from suspend when		
	BATLOW# is asserted		
4	SMI Lock		
	0 Disable SMI Lock		
	1 Enable SMI Lock (SMI low to gate for the		
	next SMI) default		
3	Wait for Halt / Stop Grant Cycle for CPUSTP#		
	Assertion		
	0 Don't wait default		
	1 Wait		
	This bit works with Rx8C[0] of PCI configuration		
•	space to control the start of CPUSTP# assertion.		
2	Power Button Triggering Select		
	0 SCI/SMI generated by PWRBTN# rising edge		
	1 SCI/SMI generated by PWRBTN# low level		
	Set to zero to avoid the situation where the Power		
	Button Status bit is set to wake up the system then reset again by PBOR Status to switch the system into		
	the soft-off state.		
1	BIOS Release		
1	This bit is set by legacy software to indicate release		
	of the SCI/SMI lock. Upon setting of this bit,		
	hardware automatically sets the Global Status bit.		
	This bit is cleared by hardware when the Global		
	Status bit cleared by software.		
	Note that if the Global Enable bit is set (Power		
	Management Enable register Rx2[5]), then setting		
	this bit causes an SCI to be generated (because		
	setting this bit causes the Global Status bit to be set).		
0	SMI Enable		
	0 Disable all SMI generation default		
	1 Enable SMI generation		

I/O Offset 2F - SMI CommandRW

7-0 SMI Command

Writing to this port sets the Software SMI Status bit. Note that if the Software SMI Enable bit is set (see Global Enable register Rx2A[6]), then an SMI is generated.



I/O Offset 33-30 - Primary Activity Detect Status......RWC

These bits correspond to the Primary Activity Detect Enable bits in Rx37-34. If the corresponding bit is set in that register, setting of a bit below will cause the Primary Activity Status (PACT_STS) bit to be set (Global Status register Rx28[0]). All bits in this register default to 0, are set by hardware only, and may only be cleared by writing 1s to the desired bit.

- 31-11 Reserved always read 0
 10 Audio Access Status (AUD_STS)
 Set if Audio is accessed.
 - 9 Keyboard Controller Access Status..... (KBC_STS) Set if the KBC is accessed via I/O port 60h.
 - 8 VGA Access Status......(VGA_STS)
 Set if the VGA port is accessed via I/O ports 3B03DFh or memory space A0000-BFFFFh.
 - 7 Parallel Port Access Status......(LPT_STS) Set if the parallel port is accessed via I/O ports 278-27Fh or 378-37Fh (LPT2 or LPT1).
 - 6 Serial Port B Access Status(COMB_STS)
 Set if the serial port is accessed via I/O ports 2F82FFh or 2E8-2Efh (COM2 and COM4 respectively).
 - 5 Serial Port A Access Status(COMA_STS) Set if the serial port is accessed via I/O ports 3F8-3FFh or 3E8-3EFh (COM1 and COM3, respectively).
 - 4 Floppy Access Status.....(FDC_STS)
 Set if the floppy controller is accessed via I/O ports
 3F0-3F5h or 3F7h.
 - 3 Secondary IDE Access Status.....(SIDE_STS) Set if the IDE controller is accessed via I/O ports 170-177h or 376h.
 - 2 Primary IDE Access Status (PIDE_STS)
 Set if the IDE controller is accessed via I/O ports
 1F0-1F7h or 3F6h.
 - 1 Primary Interrupt Activity Status.....(PIRQ_STS)
 Set on the occurrence of a primary interrupt (enabled via the "Primary Interrupt Channel" register at Function 4 PCI configuration register offset 44h).

Note: Setting of Primary Activity Status (PACT_STS) may be done to enable a "Primary Activity Event": an SMI will be generated if the Primary Activity Enable bit is set (Global Enable register Rx2A[0]) and/or the GP0 timer will be reloaded if the "GP0 Timer Reload on Primary Activity" bit is set (GP Timer Reload Enable register Rx38[0]).

Note: Bits 2-9 above also correspond to bits of GP Timer Reload Enable register Rx38: If bits are set in that register, setting a corresponding bit in this register will cause the GP1 timer to be reloaded.

I/O Offset 37-34 - Primary Activity Detect Enable...... RW

These bits correspond to the Primary Activity Detect Status bits in Rx33-30. Setting of any of these bits also sets the Primary Activity Status (PACT_STS) bit (Rx28[0]) which causes the GP0 timer to be reloaded (if the Primary Activity GP0 Enable bit is set) or generates an SMI (if Primary Activity Enable is set).

Activity	Enabl	e is set).	
31-11	Reserved always read 0		
10	SMI on Audio Status (AUD_EN)		
	0	Don't set PACT_STS if AUD_STS is set def	
	1	Set PACT_STS if AUD_STS is set	
9	SMI	on Keyboard Controller Status (KBC_EN)	
	0	Don't set PACT_STS if KBC_STS is setdef	
	1	Set PACT_STS if KBC_STS is set	
8	SMI	on VGA Status(VGA_EN)	
	0	Don't set PACT_STS if VGA_STS is set def	
	1	Set PACT_STS if VGA_STS is set	
7	SMI	on Parallel Port Status(LPT_EN)	
	0		
	1	Set PACT_STS if LPT_STS is set	
6	SMI	on Serial Port B Status (COMB_EN)	
	0	Don't set PACT_STS if COMB_STS is set.def	
	1	Set PACT_STS if COMB_STS is set	
5		on Serial Port A Status (COMA_EN)	
	0	Don't set PACT_STS if COMA_STS is set.def	
	1	Set PACT_STS if COMA_STS is set	
4		on Floppy Status(FDC_EN)	
	0	Don't set PACT_STS if FDC_STS is set def	
	1	Set PACT_STS if FDC_STS is set	
3		on Secondary IDE Status(SIDE_EN)	
	0	Don't set PACT_STS if SIDE_STS is set def	
_	1	Set PACT_STS if SIDE_STS is set	
2		on PrimaryIDE Status(PIDE_EN)	
	0	Don't set PACT_STS if PIDE_STS is set def	
	1	Set PACT_STS if PIDE_STS is set	
1		on Primary IRQ Status(PIRQ_EN)	
	0	Don't set PACT_STS if PIRQ_STS is set def	
	1	Set PACT_STS if PIRQ_STS is set	
0	CNAT	DOLM - A. CA-A (DDO EN)	
0	SMI	on PCI Master Status(DRQ_EN)	

Don't set PACT STS if DRO STS is set def

Set PACT STS if DRQ STS is set



I/O Off	set 3B-38 - GP Timer Reload EnableRW	I/O Of	fset 40 – Extended I/O Trap StatusRWC
All bits	in this register default to 0 on power up.	7-5	Reservedalways reads 0
	Reserved always reads 0	4	BIOS Write Access Status
7	GP1 Timer Reload on KBC Access	3	GP3 Timer Second Timeout With No Cycles
	0 Normal GP1 Timer Operation default		0 Disabledefault
	1 Setting of KBC_STS causes the GP1 timer to		1 Enable (GP3 timer timed out twice with no
	reload.		cycles in between)
6	GP1 Timer Reload on Serial Port Access	2	GP3 Timer Second Timeout Status
	0 Normal GP1 Timer Operation default	1	GPIO Range 3 Access Status
	1 Setting of COMA_STS or COMB_STS causes	0	GPIO Range 2 Access Status
	the GP1 timer to reload.		
		<u>I/O Of</u>	fset 42 – Extended I/O Trap EnableRW
5	Reserved always reads 0	7-5	Reserved always reads 0
	·	4	SMI on BIOS Write Access
4	GP1 Timer Reload on VGA Access		This bit controls whether SMI is generated when
	0 Normal GP1 Timer Operation default		BIOS Write Access Status $Rx40[4] = 1$.
	1 Setting of VGA_STS causes the GP1 timer to		0 Disabledefault
	reload.		1 Enable (can be reset only by OCI_Reset)
3	GP1 Timer Reload on IDE/Floppy Access	3	Reserved always reads 0
	0 Normal GP1 Timer Operation default	2	GP3 Timer Second Timeout Reboot
	1 Setting of FDC_STS, SIDE_STS, or		This bit controls whether the system is rebooted
	PIDE_STS causes the GP1 timer to reload.		when the GP3 timer times out twice $(Rx40[2] = 1)$.
			0 Disabledefault
2	GP3 Timer Reload on GPIO Range 1 Access		1 Enable
	0 Normal GP3 Timer Operation default	1	SMI on GPIO Range 3 Access
	1 Setting of GR1_STS causes the GP3 timer to		This bit controls whether SMI is generated when
	reload.		GPIO range 3 is accessed $(Rx40[1] = 1)$
1	GP2 Timer Reload on GPIO Range 0 Access		0 Disabledefault
	0 Normal GP2 Timer Operation default		1 Enable
	1 Setting of GR0_STS causes the GP2 timer to	0	SMI on GPIO Range 2 Access
	reload.		This bit controls whether SMI is generated when
			GPIO range 2 is accessed $(Rx40[0] = 1)$
0	GP0 Timer Reload on Primary Activity		0 Disabledefault
	0 Normal GP0 Timer Operation default		1 Enable
	1 Setting of PACT_STS causes the GP0 timer to		
	reload. Primary activities are enabled via the		
	Primary Activity Detect Enable register (offset		

37-34) with status recorded in the Primary Activity Detect Status register (offset 33-30).



General Purpose I/O Registers

7-5	Reserved always reads 0
4	Latest PCSn Status
	0 Latest PCSn was an I/O Read
	1 Latest PCSn was an I/O Write
3	Serial SMI Status
	This bit is used to report a Serial-IRQ-generated SMI
2	Reservedalways reads (
1 SMBus IRQ Status	
	This bit is used to report an SMBus SMI.
0	SMBus Resume Status
	This bit is used to report an SMBus Resume Event.

I/O Offset 4B-48 - GPI Port Input Value (GPIVAL) RO 31-0 GPI[31-0] Input Value Read Only

I/O Offset 4F-4C - GPO Port Output Value (GPOVAL)RW

Reads from this register return the last value written (held on chip). Some GPIO pins can be used as both input and output (GPIO pins 8-15 and 20-31). The output type of these pins is OD (open drain) so to use one of these pins as an input pin, a one must be written to the corresponding bit of this register. See also Function 0 RxE4[4-3] for I/O control of GPIO pins 8-15.

31-0 GPO[31-0] Output Value.....def = FFFFFFFh

I/O Off	<u>fset 50 – GPI Pin Change Status</u>	RW
7	GPI27 Pin Change Status	default = 0
6	GPI26 Pin Change Status	default = 0
5	GPI25 Pin Change Status	default = 0
4	GPI24 Pin Change Status	default = 0
3	GPI19 Pin Change Status	default = 0
2	GPI18 Pin Change Status	default = 0
1	GPI17 Pin Change Status	default = 0
0	GPI16 Pin Change Status	default = 0
I/O Off	fset 52 – GPI Pin Change SCI/SMI	SelectRW
7	GPI27 Pin SCI / SMI Select	
6	GPI26 Pin SCI / SMI Select	
5	GPI25 Pin SCI / SMI Select	
4	GPI24 Pin SCI / SMI Select	
3	GPI19 Pin SCI / SMI Select	
2	GPI18 Pin SCI / SMI Select	

0 SCI on pin input change default

GPI17 Pin SCI / SMI Select GPI16 Pin SCI / SMI Select

1 SMI on pin input change

I/O Trap Registers

I/O Off	set 57-54 – I/O Trap PCI Data (CE Only)RO
31-0	PCI Data During I/O Trap SMI
I/O Off	set 59-58 – I/O Trap PCI I/O AddressRO
15-0	PCI Address During I/O Trap SMI
I/O Off	set 5A – I/O Trap PCI Command / Byte Enable RO
7-4	PCI Command Type During I/O Trap SMI
3-0	PCI Byte Enable During I/O Trap SMI

<u>I/O Offset 5C – CPU Performance (CE Only)RO</u>

- **7-1 Reserved**always reads 0
 - Lower CPU Frequency During C3 / S1

 This bit controls whether the CPU <u>frequency</u> is lowered when in C3/S1 state. The frequency is lowered using the GHI# signal (PMIO RxE5[3] must
 - 0 Disable (normal frequency during C3/S1)...def
 - 1 Enable (lower frequency during C3/S1)

be 0 to enable the frequency change function).

1



System Management Bus I/O-Space Registers

The base address for these registers is defined in RxD1-D0 of the Device 17 Function 0 PCI configuration registers. The System Management Bus I/O space is enabled for access by the system if Device 17 Function 0 RxD2[0] = 1.

I/O Off	fset 00 – SMBus Host StatusRWC
7	Reserved always reads 0
6	SMB SemaphoreRWC
v	This bit is used as a semaphore among various
	independent software threads that may need to use
	the Host SMBus logic and has no effect on hardware.
	After reset, this bit reads 0. Writing 1 to this bit
	causes the next read to return 0, then all reads after
	that return 1. Writing 0 to this bit has no effect.
	Software can therefore write 1 to request control and
	if readback is 0 then it will own usage of the host
	controller.
5	Reserved always reads 0
4	Failed Bus TransactionRWC
	0 SMBus interrupt not caused by failed bus
	transaction default
	1 SMBus interrupt caused by failed bus
	transaction. This bit may be set when the
	KILL bit (I/O Rx02[1]) is set and can be
	cleared by writing a 1 to this bit position.
3	Bus CollisionRWC
	0 SMBus interrupt not caused by transaction
	collisiondefault
	1 SMBus interrupt caused by transaction
	collision. This bit is only set by hardware and
	can be cleared by writing a 1 to this bit
	position.
2	Device ErrorRWC
	0 SMBus interrupt not caused by generation of
	an SMBus transaction error default
	1 SMBus interrupt caused by generation of an
	SMBus transaction error (illegal command
	field, unclaimed host-initiated cycle, or host
	device timeout). This bit is only set by
	hardware and can be cleared by writing a 1 to
	this bit position.
1	SMBus InterruptRWC
	0 SMBus interrupt not caused by host command
	completion default
	1 SMBus interrupt caused by host command
	completion. This bit is only set by hardware
	and can be cleared by writing a 1 to this bit
	position.
0	Host BusyRO
ŭ	0 SMBus controller host interface is not
	processing a command default
	1 SMBus host controller is busy processing a
	command. None of the other SMBus registers
	should be accessed if this hit is set

should be accessed if this bit is set.

I/O Off	Set 01h – SMBus Slave StatusRWC
7-6	Reserved always reads 0
5	Alert StatusRWC
	0 SMBus interrupt not caused by SMBALERT#
	signaldefault
	1 SMBus interrupt caused by SMBALERT#
	signal. This bit will be set only if the Alert
	Enable bit is set in the SMBus Slave Control
	Register at I/O Offset R08[3]. This bit is only
	set by hardware and can be cleared by writing
	a 1 to this bit position.
4	Shadow 2 StatusRWC
•	0 SMBus interrupt not caused by address match
	to SMBus Shadow Address Port 2 default
	1 SMBus interrupt or resume event caused by
	slave cycle address match to SMBus Shadow
	Address Port 2. This bit is only set by
	hardware and can be cleared by writing a 1 to
_	this bit position.
3	Shadow 1 StatusRWC
	0 SMBus interrupt not caused by address match
	to SMBus Shadow Address Port 1default
	1 SMBus interrupt or resume event caused by
	slave cycle address match to SMBus Shadow
	Address Port 1. This bit is only set by
	hardware and can be cleared by writing a 1 to
	this bit position.
2	Slave StatusRWC
	0 SMBus interrupt not caused by slave event
	matchdefault
	1 SMBus interrupt or resume event caused by
	slave cycle event match of the SMBus Slave
	Command Register at PCI Function 4
	Configuration Offset D3h (command match)
	and the SMBus Slave Event Register at
	SMBus Base + Offset 0Ah (data event match).
	This bit is only set by hardware and can be
	cleared by writing a 1 to this bit position.
1	Reserved always reads 0
0	Slave BusyRO
	0 SMBus controller slave interface is not
	processing datadefault
	1 SMBus controller slave interface is busy
	receiving data. None of the other SMBus
	registers should be accessed if this bit is set.
	-



7	Reserved always reads 0	7-0 SMBUS Host Command default = 0
6	Startalways reads 0	This field contains the data transmitted in the
	0 Writing 0 has no effect default	command field of the SMBus host transaction.
	1 Start Execution of Command	
	Writing a 1 to this bit causes the SMBus	I/O Offset 04h – SMBus Host AddressRW
	controller host interface to initiate execution of	The contents of this register are transmitted in the address
	the command programmed in the SMBus	field of the SMBus host transaction.
	Command Protocol field (bits 4-2). All	7-1 SMBUS Addressdefault = 0
	necessary registers should be programmed	This field contains the 7-bit address of the targeted
	prior to writing a 1 to this bit. The Host Busy	slave device.
	bit (SMBus Host Status Register bit-0) can be	0 SMBUS Read or Write
	used to identify when the SMBus controller	0 Execute a WRITE commanddefault
	has completed command execution.	1 Execute a READ command
-2	SMBus Command Protocol	TIO OPE ADEL CIMB II AD A D DIVI
	Selects the type of command the SMBus host	I/O Offset 05h – SMBus Host Data 0RW
	controller will execute. Reads or Writes are	The contents of this register are transmitted in the Data 0 field
	determined by Rx04[0].	of SMBus host transaction writes. On reads, Data 0 bytes are
	0000 Quick default	stored here.
	0001 Byte	7-0 SMBUS Data 0
	0010 Byte Data	For Block Write commands, this field is programmed
	0011 Word Data	with the block transfer count (a value between 1 and
	0100 Process Call	32). Counts of 0 or greater than 32 are undefined. For Block Read commands, the count received from
	0101 Block	the SMBus device is stored here.
	0110 I2C with 10-bit Address	the Sivibus device is stored here.
	0111 -reserved-	I/O Offset 06h - SMBus Host Data 1RW
	10xx -reserved-	The contents of this register are transmitted in the Data 1 field
	1100 I2C Process Call	of SMBus host transaction writes. On reads, Data 1 bytes are
	1101 I2C Block	stored here.
	1110 I2C with 7-bit Address	7-0 SMBUS Data 1 default = 0
1	1111 Universal	
1	Kill Transaction in Progress 0 Normal host controller operation default	I/O Offset 07h – SMBus Block DataRW
	0 Normal host controller operation default1 Stop host transaction currently in progress.	Reads and writes to this register are used to access the 32-byte
	Setting this bit also sets the FAILED status bit	block data storage array. An internal index pointer is used to
	(Host Status bit-4) and asserts the interrupt	address the array. It is reset to 0 by reads of the SMBus Host
	selected by the SMB Interrupt Select bit	Control register (I/O Offset 2) and incremented automatically
	(Function 4 SMBus Host Configuration	by each access to this register. The transfer of block data into
	Register RxD2[3]).	(read) or out of (write) this storage array during an SMBus
0	Interrupt Enable	transaction always starts at index address 0.
U	0 Disable interrupt generation default	7-0 SMBUS Block Datadefault = 0
	o Disable interrupt generation default	

Enable generation of interrupts on completion

of the current host transaction.



I/O Offset 08h – SMBus Slave ControlRW				
7-4	Reserved			
3	SMBus Alert Enable			
	0 Disable default			
	1 Enable generation of an interrupt or resume			
	event on the assertion of the SMBALERT#			
	signal			
2	SMBus Shadow Port 2 Enable			
	0 Disable default			
	1 Enable generation of an interrupt or resume			
	event on external SMBus master generation of			
	a transaction with an address that matches the			
	SMBus Slave Shadow Port 2 register (PCI			
	function 4 configuration register RxD5).			
1	SMBus Shadow Port 1 Enable			
	0 Disable default			
	1 Enable generation of an interrupt or resume			
	event on external SMBus master generation of			
	a transaction with an address that matches the			
	SMBus Slave Shadow Port 1 register (PCI			
	function 4 configuration register RxD4).			
0	SMBus Slave Enable			
	0 Disable default			
	1 Enable generation of an interrupt or resume			
	event on external SMBus master generation of			
	a transaction with an address that matches the			
	SMBus host controller slave port of 10h, a			

I/O Offset 09h - SMBus Shadow Command...... RO

command field which matches the SMBus Slave Command register (PCI function 4 configuration register RxD3), and a match of one of the corresponding enabled events in the SMBus Slave Event Register (I/O Offset 0Ah).

I/O Offset 0B-0Ah - SMBus Slave Event.....RW

This register is used to enable generation of interrupt or resume events for accesses to the host controller's slave port.

This field contains data bits used to compare against incoming data to the SMBus Slave Data Register (I/O Offset 0Ch). When a bit in this register is set and the corresponding bit the Slave Data register is also set, an interrupt or resume event will be generated if the command value matches the value in the SMBus Slave Command register and the access was to SMBus host address 10h.

I/O Offset 0D-0Ch - SMBus Slave DataRO

This register is used to store data values for external SMBus master accesses to the shadow ports or the SMBus host controller's slave port.



Device 17 Function 1 Registers - Enhanced IDE Controller

This Enhanced IDE controller interface is fully compatible with the SFF 8038i v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and Bus Master IDE I/O registers. The PCI configuration registers are located in the function 1 PCI configuration space of the VT8233. The Bus Master IDE I/O registers are defined in the SFF8038i v1.0 specification.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA)RO Offset 3-2 - Device ID (0571h=IDE Controller)RO			
Reserved always reads 0			
Bus Master default = 0 (disabled)			
S/G operation can be issued only when the "Bus			
Master" bit is enabled.			
Reserved always reads 0			
I/O Space default = 0 (disabled)			
When the "I/O Space" bit is disabled, the device will			
not respond to any I/O addresses for both compatible and native mode.			

Offset 7	<u> 7-6 – Status (0290h)</u>	RO
15	Detected Parity Error	fixed at 0
14	Signalled System Error	fixed at 0
13	Received Master Abort	fixed at 0
12	Received Target Abort.	fixed at 0
11	Signalled Target Abort	fixed at 0
10-9		always reads 01 (medium)
8	Data Parity Detected	fixed at 0
7	Fast Back to Back	fixed at 1
6-5	Reserved	always reads 0
4	Capability List	fixed at 1
3-0	Reserved	always reads 0

Offset 8 - Revision ID (06)RO
7-0 Revision Code for IDE Controller Logic Block

Offset	9 - Pr	ogramming Interfa	nce	RW
7		ter IDE Capability		
6-4		erved		
3		grammable Indicat		•
2		Reserved		
2	CE:	Channel Operation	ng Mode - Seconda	ary
		Compatibility Mo		
	1	Native Mode		
1		grammable Indicat		
0		Reserved		•
0	CE:	Channel Operation		
	0		ode	default
	1	Native Mode		
Compa	tibility	Mode (fixed IRQs	and I/O addresses)	<u>:</u>
		Command Block	Control Block	
Chanr	<u>nel</u>	Registers	Registers	<u>IRQ</u>
Pri		1F0-1F7	3F6	14
Sec		170-177	376	15
Native PCI Mode (registers are programmable in I/O space)				
		Command Block	Control Block	
Chanr	<u>nel</u>	Registers	Registers	
Pri		BA @offset 10h	BA @offset 14h	
Sec		BA @offset 18h	BA @offset 1Ch	

Command register blocks are 8 bytes of I/O space Control registers are 4 bytes of I/O space (only byte 2 is used)

Offset A - Sub Class Code (01h=IDE Controller).....RO

Offset B - Base Class Code (01h=Mass Storage Ctrlr) ... RO



Offset 13-10 - Pri Data / Command Base AddressRW Specifies an 8 byte I/O address space.	Offset 2D-2C – Sub Vendor ID (0000h)		
31-16 Reserved always read 0 15-3 Port Address default=01F0h 2-0 Fixed at 001b fixed	Offset 2F-2E – Sub Device ID (0000h)RO The readback value may be changed by writing to RxD7-D6.		
Offset 17-14 - Pri Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 3F6h for the default base address of 3F4h). 31-16 Reservedalways read 0	Offset 34 - Capability Pointer (C0h)RO		
15-2 Port Address default=03F4h 1-0 Fixed at 01b fixed	Offset 3C - Interrupt Line (0Eh)RO		
Offset 1B-18 - Sec Data / Command Base AddressRW Specifies an 8 byte I/O address space. 31-16 Reservedalways read 0 15-3 Port Addressdefault=0170h 2-0 Fixed at 001bfixed Offset 1F-1C - Sec Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 376h for the default base address of 374h). 31-16 Reservedalways read 0 15-2 Port Addressdefault=0374h 1-0 Fixed at 01bfixed Offset 23-20 - Bus Master Control Regs Base AddressRW	7-4 Reserved		
Specifies a 16 byte I/O address space compliant with the SFF-8038i rev 1.0 specification. 31-16 Reserved	7-0 Interrupt Pin (00h)		
See Rx42[7-6] for Native / Compatibility mode select for the above registers	Offset 3E - Minimum Grant (00h)RO Offset 3F - Maximum Latency (00h)RO		



IDE-Controller-Specific Configuration Registers

Offset 4	40 - Chip EnableRW
7-2	Reserved always reads 0
1	Primary Channel
	0 Disabledefault
	1 Enable
0	Secondary Channel
	0 Disable default
	1 Enable
Offset	41 - IDE Configuration IRW
7	Primary IDE Read Prefetch Buffer
	0 Disable default
	1 Enable
6	Primary IDE Post Write Buffer
	0 Disable default
	1 Enable
5	Secondary IDE Read Prefetch Buffer
	0 Disable default
	1 Enable
4	Secondary IDE Post Write Buffer
	0 Disable default
	1 Enable
3-0	Reserved always reads 0
Offset 4	42 - IDE Configuration IIRW
7	PIO Operating Mode - Primary Channel
	Selects the mode used in the primary channel for the
	I/O Base Address (not IRQ routing or sharing)
	0 Compatibility Mode (fixed addressing). default
	1 Native PCI Mode (flexible addressing)
6	PIO Operating Mode - Secondary Channel
	Selects the mode used in the secondary channel for
	the I/O Base Address (not IRQ routing or sharing)
	0 Compatibility Mode (fixed addressing). default
	1 Native PCI Mode (flexible addressing)
5-0	Reserved always reads 0

Offset 43 - FIFO ConfigurationRW			
7-4	Reserved always reads 0		
3-2	Primary Channel FIFO Threshold		
	Determines the threshold required before the primary		
	channel FIFO is flushed.		
	00 FIFO flushed when 1/4 full		
	01 FIFO flushed when 1/2 full		
	10 FIFO flushed when 3/4 fulldefault		
	11 FIFO flushed when completely full (32 DWs)		
1-0	Secondary Channel FIFO Threshold		
	Determines the threshold required before the		
	secondary channel FIFO is flushed.		
	00 FIFO flushed when 1/4 full		
	01 FIFO flushed when 1/2 full		
	10 FIFO flushed when 3/4 fulldefault		
	11 FIFO flushed when completely full (32 DWs)		
	1 2 ,		




Offset 4	44 - Miscellaneous Control 1RW	Offset 4	45 - Miscellaneous Control 2RW
7-5 4	Reserved always reads 0 PIO Read Pre-Fetch Byte Counter Determines whether the amount of data prefetched under PIO read is limited. 0 Disable (no limit) default 1 Enable. The maximum number of bytes that can be prefetched is determined by Rx61-60[11:0] for the primary channel and Rx69-68[11:0] for the secondary channel.	7 6	Reserved
3	Bus Master IDE Status Register Read Retry Determines whether a read to the bus master IDE status register is retried when DMA operation is not complete. O Disable. Reads will return status even if DMA operation is not complete. 1 Enable. Reads of the status register are automatically retried while DMA operation is	3	Rx3C Write Protect 0 Disable (writes to Rx3C are allowed) default 1 Enable (writes to Rx3C are ignored). Under Native Mode (Rx9[2]=1 or Rx9[0]=1) Rx3C should not be write protected as it is used to route IRQ lines. "Memory-Read-Multiple" Command 0 Disable
2	not complete	2 1-0	1 Enable "Memory-Write-and-Invalidate" Command 0 Disable
1	1 Enable	Offset 4	46 - Miscellaneous Control 3RW
1 0	Reserved	6	Primary Channel Read DMA FIFO Flush 0 Disable 1 Enable. The primary channel DMA FIFO is flushed when an interrupt request is generated default Secondary Channel Read DMA FIFO Flush 0 Disable 1 Enable. The secondary channel DMA FIFO is flushed when an interrupt request is generated default
		5-0	Reservedalways reads 0



Offset 4B-48 - Drive Timing Control.....RW

The following fields define the Active Pulse Width and Recovery Time for the IDE DIOR# and DIOW# signals when accessing the data ports (1F0 and 170):



31-28	Primary Drive 0 Active Pulse Width def=1010b
27-24	Primary Drive 0 Recovery Timedef=1000b
23-20	Primary Drive 1 Active Pulse Width def=1010b
19-16	Primary Drive 1 Recovery Timedef=1000b
15-12	Secondary Drive 0 Active Pulse Width def=1010b
11-8	Secondary Drive 0 Recovery Time def=1000b
7-4	Secondary Drive 1 Active Pulse Width def=1010b
3-0	Secondary Drive 1 Recovery Time def=1000b

The actual value for each field is the encoded value in the field plus one and indicates the number of PCI clocks. For example, if the value in the field is 1010b (10 decimal), the active pulse width or recovery time is 11 PCI clocks.

Offset 4C - Address Setup Time.....RW

The following fields define the Address Setup Time. The Address Setup Time is measured from the point when address signals are stable to the point when DIOR# and DIOW# are asserted. The IDE specification requires the setup time to not exceed 1T. However, the VT8233 provides flexibility for devices that may not be able to meet the 1T requirement.

- 7-6 Primary Drive 0 Address Setup Time
- 5-4 Primary Drive 1 Address Setup Time
- 3-2 Secondary Drive 0 Address Setup Time
- 1-0 Secondary Drive 1 Address Setup Time

For each field above:

00 1T

01 2T

10 3T

11 4Tdefau

Offset 4E - Sec Non-1F0 Port Access Timing (CE Only)RW

- **7-4 DIOR# / DIOW# Active Pulse Width** def = 0Bh
- **3-0 DIOR# / DIOW# Recovery Time**................ def = 06h

Offset 4F – Pri Non-1F0 Port Access Timing (CE Only)RW

- **7-4 DIOR# / DIOW# Active Pulse Width**def = 0Bh
- **3-0 DIOR# / DIOW# Recovery Time**......def = 06h

The above fields define the primary and secondary channel DIOR# and DIOW# active pulse widths and recovery times when accessing non-data ports. The times are defined in terms of PCI clocks and the actual value is equal to the value encoded in the field plus one.

Offset 5	33-50 - UltraDMA Extended Timing ControlRW		
31	Pri Drive 0 UltraDMA-Mode Enable Method		
	0 Enable by using "Set Feature" command def		
	1 Enable by setting bit-30 of this register		
30	Pri Drive 0 UltraDMA-Mode Enable		
	0 Disable default		
	1 Enable UltraDMA-Mode Operation		
29	Pri Drive 0 Transfer Mode		
	0 DMA or PIO Modedefault		
	1 UltraDMA Mode		
28	Pri Drive 0 Cable Type Reporting		
	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
27-24	Pri Drive 0 Cycle Time (T = 10 ns for 100 MHz)		
	0000 2T		
	0001 3T		
	0010 4T		
	0011 5T		
	0100 6T		
	0101 7T		
	0110 8T		
	0111 9Tdefault		
	1000 10T (CE)		
	1001 11T (CE)		
	1010 12T (CE)		
	1010 121 (CE) 1011 13T (CE)		
	1100 14T (CE)		
	1100 141 (CE) 1101 15T (CE)		
	1110 16T (CE)		
	1111 17T (CE)		
	,		
23	Pri Drive 1 UltraDMA-Mode Enable Method		
22	Pri Drive 1 UltraDMA-Mode Enable		
21	Pri Drive 1 Transfer Mode		
20	Pri Drive 1 Cable Type Reporting		
	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
19-16	Pri Drive 1 Cycle Time		
15	Sec Drive 0 UltraDMA-Mode Enable Method		
14	Sec Drive 0 UltraDMA-Mode Enable		
13	Sec Drive 0 Transfer Mode		
12	Sec Drive 0 Cable Type Reporting		
	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
11-8	Sec Drive 0 Cycle Time		
11 0	See Dive v Cycle Time		
7	Sec Drive 1 UltraDMA-Mode Enable Method		
6	Sec Drive 1 UltraDMA-Mode Enable		
5	Sec Drive 1 Transfer Mode		
4	Sec Drive 1 Cable Type Reporting		
	0 40-pin cable is being useddefault		
	1 80-pin cable is being used		
3-0	Sec Drive 1 Cycle Time		

Each byte defines UltraDMA operation for the indicated drive.

The bit definitions are the same within each byte.



Offset 5	54 – UltraDMA FIFO Control (04h)RW	Offset	70 – Primary IDE Status	RO
7	Reserved always reads 0	7	Interrupt Status	RO
6-3	CD: Reservedalways reads 0		1 Primary channel interrupt request pendir	
6	CE: Lower ISA Request Priority When Write	6	Prefetch Buffer Status	
	Device Packet Command is Issued		1 PIO Prefetch transaction in progress	
	The IDE secondary channel shares a bus internally	5	Post Write Buffer Status	RO
	with the ISA interface. When this bit is enabled, the		1 PIO Post Write transaction in progress	
	IDE secondary channel is given higher priority over	4	DMA Read Prefetch Status	RO
	ISA, which results in better performance.		1 DMA Read Prefetch transaction in progr	ess
	0 Disable default	3	DMA Write Pipeline Status	RO
	1 Enable		1 DMA Write transaction in progress	
5	CE: Clear Native Mode Interrupt on Falling	2	S/G Operation Complete	RO
	Edge of Gated Interrupt		1 Scatter / Gather operation complete	
	0 Disable default	1	FIFO Empty Status	RO
	1 Enable. The interrupt will be automatically		1 Primary Channel FIFO empty	
	cleared on the falling edge of the gated	0	Response to External DMA Request	RO
	interrupt.		 External pri channel DMA request pendi 	ng
4	CE: Improve PIO Prefetch and Post-Write	Off. 4	71 D' 14 (C (1/01)	D. 1. 1.
	Performance		71 – Primary Interrupt Control (01h)	
	0 Enable. PIO prefetch and post write	7-1	Reservedalways i	reads 0
	performance is increased by being given	0	Interrupt Gating	
	higher throughputdefault		0 Disable	
	1 Disable		1 Enable (IRQ output gated until FIFO em	
3	CE: Memory Prefetch Size			lefault
	This bit determines how many lines are prefetched			
	from memory for IDE transactions.			
	0 Prefetch 1 line default	Offset	78 – Secondary IDE Status	RO
	1 Prefetch 2 lines (16 DoubleWords). This	7	Interrupt Status	
	setting improves ATA100 throughput.	,	1 Secondary channel interrupt request pen	
2	Change Drive Clears All FIFO & Internal States	6	Prefetch Buffer Status	_
	0 Disable	U	1 PIO Prefetch transaction in progress	KO
	1 Command switch from one drive to another	5	Post Write Buffer Status	RO
	drive in the same channel terminates all	2	1 PIO Post Write transaction in progress	10
	previous outstanding transactions involving	4	DMA Read Prefetch Status	RO
	the previous drivedefault	•	1 DMA Read Prefetch transaction in progr	
1	Reserved always reads 0	3	DMA Write Pipeline Status	
0	Complete DMA Cycle with Transfer Size Less	3	1 DMA Write transaction in progress	10
	Than FIFO Size	2	S/G Operation Complete	RO
	0 Enable. DMA transfer size is less than the	_	1 Scatter / Gather operation complete	
	FIFO size default	1	FIFO Empty Status	RO
	1 Disable	-	1 Secondary Channel FIFO empty	
		0	Response to External DMA Request	RO
		Ů	1 External sec channel DMA request pend	
Offset 6	61-60 - Primary Sector SizeRW			8
	Reservedalways reads 0	Offset	79 - Secondary Interrupt Control (01h)	RW
	Number of Bytes Per Sector def=200h (512 bytes)	7-1	Reservedalways i	reads 0
11 0	This field determines the maximum number of bytes	0	Interrupt Gating	
	that can be prefetched when $Rx44[4] = 1$.		0 Disable	
	that can be prefetened when $(x, ++[+] = 1)$.		1 Enable (IRQ output gated until FIFO em	pty)
Offset 6	69-68 - Secondary Sector SizeRW			
	Reservedalways reads 0			
	Number of Bytes Per Sector def=200h (512 bytes)			
	This field determines the maximum number of bytes	Off (92.90 Duimous C/O Descript	D.C
	that can be prefetched when $Rx44[4] = 1$.		83-80 – Primary S/G Descriptor Address	
			8B-88 – Secondary S/G Descriptor Address	RO
		These	registers are used for debugging purposes only.	



IDE Power Management Registers

01 -reserved-

10 -reserved-

11 D3 Hot

IDE Back Door Registers

Offset D0 - Back Door - Revision ID (06h)	<u>.RW</u>
Offset D3-D2 - Back Door - Device ID (0571h)	.RW
Offset D5-D4 – Back Door – Sub-Vendor ID (0000h)	.RW
Offset D7-D6 – Back Door – Sub-Device ID (0000h)	RW

IDE I/O Registers

These registers are compliant with the SFF 8038I v1.0 standard. Refer to the SFF 8038I v1.0 specification for further details.

I/O Offset 0 - Primary Channel Command

I/O Offset 2 - Primary Channel Status

I/O Offset 4-7 - Primary Channel PRD Table Address

I/O Offset 8 - Secondary Channel Command

I/O Offset A - Secondary Channel Status

I/O Offset C-F - Secondary Channel PRD Table Address



<u>Device 17 Function 2 Registers - USB Controller Ports 0-1</u>

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the function 2 PCI configuration space of the VT8233. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 0-1 (see function 3 for ports 2-3 and function 4 for ports 4-5).

PCI Configuration Space Header

nnologies)RO oller)			
.110r)			
mer)			
Offset 5-4 - CommandRW			
ys reads 0			
fixed at 0			
(disabled)			
()			
(disabled)			
(disabled) (disabled)			
(disabled) (disabled) RWC			
(disabled) (disabled) RWC ys reads 0			
(disabled) (disabled) RWC			
(disabled) (disabled)RWC ys reads 0 default=0			
(disabled) (disabled)RWC ys reads 0 default=0 default=0			
(disabled) (disabled) RWC ys reads 0 default=0 default=0 default=0			
(disabled) (disabled) (disabled) RWC ys reads 0 default=0 default=0 default=0 default=0			
(disabled) (disabled) RWC ys reads 0 default=0 default=0 default=0			
(disabled) (disabled) (disabled) RWC ys reads 0 default=0 default=0 default=0 default=0			
(disabled) (disabled) (disabled) RWC ys reads 0 default=0 default=0 default=0 default=0			

7-0 Silicon Revision Code (0 indicates first silicon) 06h Corresponds to Chip Revision D		
Offset 9 - Programming Interface (00h)RO		
Offset A - Sub Class Code (03h=USB Controller)RO		
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO		
Offset 23-20 - USB I/O Register Base AddressRW		
31-16 Reserved always reads 0		
15-5 USB I/O Register Base Address. Port Address for		
the base of the 32-byte USB I/O Register block,		
corresponding to AD[15:5]		
4-0 00001b		
Offset 2D-2C - Sub Vendor ID (0000h)RO		
Offset 2E 2E Sub Device ID (0000h)		
Offset 2F-2E – Sub Device ID (0000h)RO		
Offset 3C - Interrupt Line (00h)RW		
7-4 Reservedalways reads 0		
3-0 USB Interrupt Routing		
0000 Disabled		
0001 IRQ1		
0010 Reserved		
0011 IRQ3		
0100 IRQ4		
0101 IRQ5		
0110 IRQ6		
0111 IRQ7		
1000 IRQ8		
1001 IRQ9		
1010 IRQ10		
1011 IRQ11 1100 IRQ12		
1100 IRQ12 1101 IRQ13		
1110 IRQ14		
1110 IRQ14 1111 Disabled		
APIC (See Device 17 Function 0 Rx4D[7])		
x000 IRQ16		
x001 IRQ17		
x010 IRQ18		
x111 IRQ23		
Offset 3D - Interrupt Pin (04h)RO		
7-0 Interrupt Pinalways reads 04h to indicate INTD#		

as defined in UHCI.....default

.....always reads 0

1 Last command skipped

Reserved



USB-Specific Configuration Registers

Offset	40 - Miscellaneous Control 1RW	Offset 4	41 - Miscellaneous Control 2RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs default		is ignored.
	1 Don't disable babbled port		0 USB Spec 1.1 Compliant (packet accepted) def
5	Reserved always reads 0		1 USB Spec 1.0 Compliant (packet ignored)
4	Reserved (Do Not Program) default = 0	6-3	Reserved (Do Not Program) default = 0
3	USB Data Length Option	2	Trap Option
	0 Support TD length up to 1280 default		Under the UHCI spec, port 60 / 64 is trapped only
	1 Support TD length up to 1023		when its corresponding enable bits are set. When this
	(TD = Transfer Descriptor)		bit is set, trap can be set without checking the enable
2	Reservedalways reads 0		bits.
1	DMA Option		0 Set trap 60/64 status bits only when trap 60/64
	0 Enhanced performance (8 DW burst access		enable bits are setdefault
	with better FIFO latency) default		1 Set trap 60/64 status bits without checking
	1 Normal performance (16 DW burst access		enable bits
	with normal FIFO latency)	1	A20Gate Pass Through Option
0	PCI Wait States		This bit controls whether the A20Gate pass-through
	0 Zero Wait States default		sequence (as defined in UHCI) is followed. The
	1 One Wait State		A20Gate sequence consists of 4 commands. When
			this bit is 0, the 4-command sequence is followed.
			When this bit is 1, the last command (write FFh to
			port 64) is skipped.
			0 A20GATE Pass-through command sequence



	48 - Miscenaneous Control 3 (CE Only)Rvv
7-4	Reserved always reads 0
3-2	Reserved (Do Not Program) default = 0
1	Lengthen PreSOF Time
	The preSOF time point determines whether there is
	enough timein the remaining frame period to perform
	a 64-byte transaction. It prevents a packet that may
	not fit in the remaining frame period from being
	initiated. This bit controls whether the preSOF time
	point is moved back so that the preSOF time is
	lengthened.
	C
	0 Disable
	1 Enable (PreSOF time lengthened)
0	Issue Nonzero Bad CRC Code on FIFO Underrun
	A FIFO underrun occurs when there is no data in the
	FIFO to supply data transmission. When this occurs,
	the south bridge invalidates the data by sending an
	incorrect CRC code to the device. This bit controls
	the type of incorrect CRC sent.
	0 Non zero CRC (recommended) default
	1 All zero CRC
	This option isn't really needed any more as non-zero
	CRC always works.
	•
Offset 4	49 - MIA Analog Control (CE Only)RW
7-3	Reserved always reads 0
2	Reserved (Do Not Program) default = 0
1-0	Port Slew Rate Control
	This field controls the slew rate of signals from the
	port. The voltage values are Pn+ and Pn- crossover-
	point voltages. The different crossover points are
	generated by controlling the rising edge of both Pn+
	and Pn– signals.
	00 1.50V default
	01 1.65V
	10 1.80V
	11 1.95V
	11 1.93 V
Offset	60 - Serial Bus Release NumberRO
7-0	Release Number always reads 10h
	·
Offset 8	83-80 – PM Capability RO
31-0	PM Capability always reads 00020001h
0.00	OA DIAG LUI GAA
	84 – PM Capability StatusRW
7-0	PM Capability Status
	00 D0default
	11 D3 Hot
Offcot	C1-C0 - Lagger Support DO
	C1-C0 - Legacy Support RO
15-0	UHCI v1.1 Compliant always reads 2000h

Offset 48 - Miscellaneous Control 3 (CE Only)RW

USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



Device 17 Function 3 Registers - USB Controller Ports 2-3

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the function 3 PCI configuration space of the VT8233. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 2-3 (see function 2 for ports 0-1 and function 4 for ports 4-5).

PCI Configuration Space Header

Offset 1	1-0 - V	endor	<u>ID RO</u>
7-0	Vend	lor ID	(1106h = VIA Technologies)
Offset 3	3-2 - D	evice I	DRO
7-0	Devic	ce ID	(3038h = VT8233 USB Controller)
Offset 5	5-4 - C	omma	ndRW
15-8			always reads 0
7	Reser	rved (a	ddress stepping) fixed at 0
6			parity error response) fixed at 0
5	Rese	rved (V	VGA palette snoop) fixed at 0
4	Reser	r ved (r	nemory write and invalidate) fixed at 0
3	Reser	r ved (s	pecial cycle monitoring) fixed at 0
2	Bus N	Master	CE: fixed at 0, CD: def=0 (disabled)
1	Mem	ory Sp	Pace CE: fixed at 0, CD: def=0 (disabled)
0	I/O S	pace	default=0 (disabled)
Offset 7	7-6 - St	tatus	RWC
15	Reser	r ved (d	letected parity error) always reads 0
14	Signa	alled S	ystem Errordefault=0
13	Recei	ived M	laster Abortdefault=0
12	Recei	ived Ta	arget Abort default=0
11	Signa	alled T	arget Abort default=0
10-9	DEV	SEL# '	Гiming
	00	Fast	
	01	Medi	umdefault (fixed)
	10	Slow	
	11	Reser	ved
8-0	Reser	rved	always reads 0

Offset 8 7-0	Silicon Revision Code (0 indicates first silicon)
Offset 9	O - Programming Interface (00h)RO
Offset A	A - Sub Class Code (03h=USB Controller)RO
Offset 1	3 - Base Class Code (0Ch=Serial Bus Controller)RO
	Reservedalways reads 0 USB I/O Register Base Address. Port Address for the base of the 32-byte USB I/O Register block, corresponding to AD[15:5] 00001b
Offset 2	2D-2C – Sub Vendor ID (0000h)RO
Offset 2	2F-2E – Sub Device ID (0000h)RO
	BC - Interrupt Line (00h)RW
7-4 3-0	Reserved always reads 0 USB Interrupt Routing default = 16h
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7 1000 IRQ8
	1000 IRQ8 1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
	APIC (See Device 17 Function 0 Rx4D[7])
	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
	x111 IRQ23
Offset 3	BD - Interrupt Pin (04h) RO

as defined in UHCI.....default

.....always reads 0

1 Last command skipped

Reserved



USB-Specific Configuration Registers

Offset	40 - Miscellaneous Control 1RW	Offset 4	41 - Miscellaneous Control 2RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs default		is ignored.
	 Don't disable babbled port 		0 USB Spec 1.1 Compliant (packet accepted) def
5	Reserved always reads 0		1 USB Spec 1.0 Compliant (packet ignored)
4	Reserved (Do Not Program) default = 0	6-3	Reserved (Do Not Program) default = 0
3	USB Data Length Option	2	Trap Option
	O Support TD length up to 1280 default		Under the UHCI spec, port 60 / 64 is trapped only
	1 Support TD length up to 1023		when its corresponding enable bits are set. When this
	(TD = Transfer Descriptor)		bit is set, trap can be set without checking the enable
2	Reserved always reads 0		bits.
1	DMA Option		0 Set trap 60/64 status bits only when trap 60/64
	0 Enhanced performance (8 DW burst access		enable bits are setdefault
	with better FIFO latency) default		1 Set trap 60/64 status bits without checking
	1 Normal performance (16 DW burst access		enable bits
	with normal FIFO latency)	1	A20Gate Pass Through Option
0	PCI Wait States		This bit controls whether the A20Gate pass-through
	0 Zero Wait States default		sequence (as defined in UHCI) is followed. The
	1 One Wait State		A20Gate sequence consists of 4 commands. When
			this bit is 0, the 4-command sequence is followed.
			When this bit is 1, the last command (write FFh to
			port 64) is skipped.
			0 A20GATE Pass-through command sequence



	48 - Miscenaneous Control 3 (CE Only)Kw
7-4	Reserved always reads 0
3-2	Reserved (Do Not Program) default = 0
1	Lengthen PreSOF Time
	The preSOF time point determines whether there is
	enough timein the remaining frame period to perform
	a 64-byte transaction. It prevents a packet that may
	not fit in the remaining frame period from being
	initiated. This bit controls whether the preSOF time
	point is moved back so that the preSOF time is
	lengthened.
	0 Disable default
	1 Enable (PreSOF time lengthened)
0	Issue Nonzero Bad CRC Code on FIFO Underrun
U	A FIFO underrun occurs when there is no data in the
	FIFO to supply data transmission. When this occurs,
	the south bridge invalidates the data by sending an
	incorrect CRC code to the device. This bit controls
	the type of incorrect CRC sent.
	0 Non zero CRC (recommended) default
	1 All zero CRC
	This option isn't really needed any more as non-zero
	CRC always works.
Offact	40 MIA Angles Control (CE Only) DW
	49 - MIA Analog Control (CE Only)RW
7-3	Reservedalways reads 0
2	Reserved (Do Not Program) default = 0
1-0	Port Slew Rate Control
	This field controls the slew rate of signals from the
	port. The voltage values are Pn+ and Pn- crossover-
	point voltages. The different crossover points are
	generated by controlling the rising edge of both Pn+
	and Pn– signals.
	00 1.50V default
	01 1.65V
	10 1.80V
	11 1.95V
Offcot /	60 Sarial Pus Dalaga Number DO
7-0	60 - Serial Bus Release NumberRO
7-0	Release Number always reads 10h
Offset 8	83-80 – PM CapabilityRO
	PM Capability always reads 00020001h
Offset 3	84 – PM Capability StatusRW
7-0	PM Capability Status
	00 D0default
	11 D3 Hot
Office	C1 C0 Logogy Support
	C1-C0 - Legacy Support RO
15-0	UHCI v1.1 Compliant always reads 2000h

Offset 48 - Miscellaneous Control 3 (CE Only)RW

USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



Device 17 Function 4 Registers - USB Controller Ports 4-5

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the function 4 PCI configuration space of the VT8233. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 4-5 (see function 2 for ports 0-1 and function 3 for ports 2-3).

PCI Configuration Space Header

Offset 1	1-0 - V	endor IDRO
7-0	Vend	or ID (1106h = VIA Technologies)
Offset 3	3-2 - D	evice IDRO
7-0		te ID (3038h = VT8233 USB Controller)
Offset 5	5-4 - C	ommandRW
15-8		rvedalways reads 0
7		rved (address stepping) fixed at 0
6	Rese	rved (parity error response) fixed at 0
5		rved (VGA palette snoop) fixed at 0
4	Rese	rved (memory write and invalidate) fixed at 0
3	Rese	eved (special cycle monitoring) fixed at 0
2	Bus I	MasterCE: fixed at 0, CD: def=0 (disabled)
1	Mem	ory Space CE: fixed at 0, CD: def=0 (disabled)
0	I/O S	pace default=0 (disabled)
Offset 7	7-6 - St	tatusRWC
15	Rese	rved (detected parity error) always reads 0
14	Signa	alled System Errordefault=0
13	Recei	ived Master Abortdefault=0
12	Recei	ived Target Abortdefault=0
11	Signa	alled Target Abort default=0
10-9	DEV	SEL# Timing
	00	Fast
	01	Mediumdefault (fixed)
	10	Slow
	11	Reserved
8-0	Rese	rved always reads 0

Offset 8 7-0	Silicon Revision Code (0 indicates first silicon)
Offset 9	O - Programming Interface (00h)RO
Offset A	A - Sub Class Code (03h=USB Controller)RO
Offset 1	3 - Base Class Code (0Ch=Serial Bus Controller)RO
	Reservedalways reads 0 USB I/O Register Base Address. Port Address for the base of the 32-byte USB I/O Register block, corresponding to AD[15:5] 00001b
Offset 2	2D-2C – Sub Vendor ID (0000h)RO
Offset 2	2F-2E – Sub Device ID (0000h)RO
	BC - Interrupt Line (00h)RW
7-4 3-0	Reserved always reads 0 USB Interrupt Routing default = 16h
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7 1000 IRQ8
	1000 IRQ8 1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
	APIC (See Device 17 Function 0 Rx4D[7])
	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
	x111 IRQ23
Offset 3	BD - Interrupt Pin (04h) RO

as defined in UHCI.....default

.....always reads 0

1 Last command skipped

Reserved



USB-Specific Configuration Registers

Offset	40 - Miscellaneous Control 1RW	Offset 4	41 - Miscellaneous Control 2RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs default		is ignored.
	1 Don't disable babbled port		0 USB Spec 1.1 Compliant (packet accepted) def
5	Reserved always reads 0		1 USB Spec 1.0 Compliant (packet ignored)
4	Reserved (Do Not Program) default = 0	6-3	Reserved (Do Not Program) default = 0
3	USB Data Length Option	2	Trap Option
	O Support TD length up to 1280 default		Under the UHCI spec, port 60 / 64 is trapped only
	1 Support TD length up to 1023		when its corresponding enable bits are set. When this
	(TD = Transfer Descriptor)		bit is set, trap can be set without checking the enable
2	Reserved always reads 0		bits.
1	DMA Option		0 Set trap 60/64 status bits only when trap 60/64
	0 Enhanced performance (8 DW burst access		enable bits are setdefault
	with better FIFO latency) default		1 Set trap 60/64 status bits without checking
	1 Normal performance (16 DW burst access		enable bits
	with normal FIFO latency)	1	A20Gate Pass Through Option
0	PCI Wait States		This bit controls whether the A20Gate pass-through
	0 Zero Wait Statesdefault		sequence (as defined in UHCI) is followed. The
	1 One Wait State		A20Gate sequence consists of 4 commands. When
			this bit is 0, the 4-command sequence is followed.
			When this bit is 1, the last command (write FFh to
			port 64) is skipped.
			0 A20GATE Pass-through command sequence

-88-



	to - Miscenancous Control 5 (CE Omy)
7-4	Reserved always reads 0
3-2	Reserved (Do Not Program) default = 0
1	Lengthen PreSOF Time
	The preSOF time point determines whether there is
	enough timein the remaining frame period to perform
	a 64-byte transaction. It prevents a packet that may
	not fit in the remaining frame period from being
	initiated. This bit controls whether the preSOF time
	point is moved back so that the preSOF time is
	lengthened.
	0 Disable default
	1 Enable (PreSOF time lengthened)
0	Issue Nonzero Bad CRC Code on FIFO Underrun
	A FIFO underrun occurs when there is no data in the
	FIFO to supply data transmission. When this occurs,
	the south bridge invalidates the data by sending an
	incorrect CRC code to the device. This bit controls
	the type of incorrect CRC sent.
	0 Non zero CRC (recommended) default
	This option isn't really needed any more as non-zero
	CRC always works.
Offcot	49 – MIA Analog Control (CE Only)RW
	-
7-3	Reserved
2	Reserved (Do Not Program) default = 0
1-0	Port Slew Rate Control
	This field controls the slew rate of signals from the
	port. The voltage values are Pn+ and Pn- crossover-
	point voltages. The different crossover points are
	generated by controlling the rising edge of both Pn+
	and Pn- signals.
	00 1.50V default
	01 1.65V 10 1.80V
	11 1.95V
	11 1.93 V
Offset (60 - Serial Bus Release NumberRO
7-0	Release Number always reads 10h
	•
Offset 8	83-80 – PM CapabilityRO
31-0	PM Capability always reads 00020001h
Offset 8	84 – PM Capability StatusRW
7-0	PM Capability Status
	00 D0default
	11 D3 Hot
0.00	a. a
Offset (C1-C0 - Legacy SupportRO
15-0	UHCI v1.1 Compliant always reads 2000h

Offset 48 - Miscellaneous Control 3 (CE Only)RW

USB I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



<u>Device 17 Function 5 Registers - AC97 Audio Controller</u>

The audio controller interface is hardware compatible with AC97. The PCI configuration registers for the audio controller are located in the function 5 PCI configuration space of the VT8233. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

	Vendor ID RO Vendor ID (1106h = VIA Technologies)	Offset 13-10 - Base Address 0 - SGD Control / Status RW 31-16 Reservedalways reads 0
Offset 3	3-2 - Device IDRO	15-8 Base Address
	Device ID (3059h = VT8233 Audio Controller)	7-0 00000001b (256 bytes)
Offset 5	5-4 - CommandRW	
15-10	Reserved always reads 0	<u>Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)*RO</u>
9	Reserved (fast back-to-back) fixed at 0	15-0 Subsystem Vendor IDdefault = 0
8	SERR# Enable fixed at 0	*This register is RW if function 5-6 Rx44[4] = 1
7	Reserved (address stepping) fixed at 0	-
6	Reserved (parity error response) fixed at 0	Device 0 Offset 2F-2E – Subsystem ID (0000h)*RO
5	Reserved (VGA palette snoop) fixed at 0	15-0 Subsystem ID default = 0
4	Reserved (memory write and invalidate) fixed at 0	*This register is RW if function 5-6 $Rx44[4] = 1$
3	Reserved (special cycle monitoring) fixed at 0	
2	Bus Master fixed at 0	Offset 34 - Capture Pointer (C0h)RO
1	Memory Space fixed at 0	
0	I/O Spacedefault=0 (disabled)	Offset 3C - Interrupt LineRW
Offcot '	7.6 Status DO	7-4 Reserved always reads 0
	7-6 - Status RO	3-0 Audio Interrupt Routing
15	Detected Parity Error fixed at 0	0000 Disableddefault
14	Signalled System Error fixed at 0	0001 IRQ1
13	Received Master Abort fixed at 0	0010 Reserved
12	Received Target Abort fixed at 0	0011 IRQ3
11	Signalled Target Abort fixed at 0	0100 IRQ4
10-9	DEVSEL# Timing 00 Fast	0101 IRQ5
	01 Medium fixed	0110 IRQ6
	10 Slow	0111 IRQ7
	11 Reserved	1000 IRQ8
8	Data Parity Error fixed at 0	1001 IRQ9
7	Fast Back-to-Back Capable fixed at 0	1010 IRQ10
6-5	Reservedalways reads 0	1011 IRQ11
4	PM 1.1 fixed at 1	1100 IRQ12
3-0	Reserved	1101 IRQ13
3-0	reserved arways reads o	1110 IRQ14
Offset 8	8 - Revision ID (CD=10h, CE=30h) RO	1111 Disabled
7-0	Silicon Revision Code	APIC (See Device 17 Function 0 Rx4D[7])
		x000 IRQ16
		x001 IRQ17
Off 14	D. D	x010 IRQ18
Offset 9	9 - Programming Interface (00h)RO	
Offcot	A - Sub Class Code (01h=Audio Device)RO	x111 IRQ23
		Offset 3D - Interrupt Pin (03h)RO
<u>Offset l</u>	B - Base Class Code (04h=Multimedia Device) RO	Offset 3E - Minimum Grant (00h)RO
		Off. 4 2E M (001)

Offset 3F - Maximum Latency (00h).....RO



Audio-Specific PCI Configuration Registers

Offset 4	40 – A	C Link Interface StatusRO
7-6	Rese	rvedalways reads 0
5		ec CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
4	Code	c CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	c CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)
1	AC9	7 Low-Power Status RO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	ec CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (audio ctrlr can access codec)

ffset 4	41 – A	<u> C Link Interface Control RW</u>
7	AC-I	Link Interface
	0	Disabledefault
	1	Enable
6	AC-I	Link Reset
	0Ass	ert AC-Link Reset (used for cold reset)def
	1De-	assert AC-Link Reset
5	AC-I	Link Sync
	0	Release SYNCdefault
	1	Force SYNC High (used for warm reset)
4	AC-I	Link Serial Data Out
	0	Release SDOdefault
	1	Force SDO High
3	Vari	able-Sample-Rate On-Demand Mode
	0	Disable (AC Link sends data every frame)def
	1	Enable (AC Link sends data only when there is
		a request from the codec)
2	3D A	udio Channel Slots 3/4
	0	Disable default
	1	Enable
	Note	that slots 7/8 and 6/9 do not have to be selected
	as the	ey are not muxed with DXS as are slots 3/4)
1-0	Rese	rved always reads 0



Offset 4	42 – Function EnableRW	Offset	48 – Volume Change Rate ControlRW
7-6 5 4-0	Reserved	7-4	Volume Change Rate This field controls the volume change rate in the sample rate converter 0000 Volume Adjust Every Frame (sync cycle)det 1111 Volume Adjust Every 16 Frames (sync cycles)
		3	Sync
Offcot	44 – MC97 Interface Control RO		This bit reports whether there is activity in function 5
	d RO to function 5 (RW in func 6) for status reporting.		(audio). When function 6 (modem) enters low-power
			state and wants to gate bit-clock, software needs to check this bit to see whether bit-clock can actually be
7	AC-Link Interface for Slot-5 (Modem)		gated, as function 5 shares the same bit-clock.
	1 Enable		0 Function 5 activity in progress that requires
6	Secondary Codec SupportRO		bit-clock
	0 Disable default		1 Function 5 does not need bit-clock so bit-clock
	1 Enable	• •	can be gated
5	Function 6 Config Reg Rx9-B Writable RO O Device 17 Function 6 Rx9-B RO default Device 17 Function 6 Rx9-B RW	2-0	ReservedRW
4	Function 6 Config Reg 2Ch WritableRO	Offcot	49 – S/PDIF Control (CE Only)RW
	0 Device 17 Function 6 Rx2C-2F RO default	7-4	Reservedalways reads (
_	1 Device 17 Function 6 Rx2C-2F RW	3	DX3 (DirectSound) Channel S/PDIF Support
3	Sync	J	This bit controls whether DirectSound Channel 3 is
	This bit reports whether there is activity in function 6 (modem). When function 5 (audio) enters low-power		used as S/PDIF support
	state and wants to gate bit-clock, software needs to		0 Disabledefaul
	check this bit to see whether bit-clock can actually be		1 Enable
	gated, as function 6 shares the same bit-clock.	2	Reservedalways reads (
	0 Function 6 activity in progress that requires	1-0	S/PDIF Data Slot Select
	bit-clock		00 Slot 10/11defaul 01 Slot 3/4
	1 Function 6 does not need bit-clock so bit-clock		10 Slot 7/8
2.0	can be gated		11 Slot 6/9
2-0	Reserved always reads 0		
		Offset	C3-C0 – Power Mgmt CapabilityRO
			Power Mgmt Capabilityalways reads 0002 00011
		Offset	C7-C4 – Power State RW
			Reservedalways reads (
		1-0	Power State (D3 / D0 Only)



<u>I/O Base 0 Regs – Audio Scatter / Gather DMA</u>

DXS Channel 0-3 SGD Registers (x = 0-3)

I/O Off	fset x0 – DXS Channel x SGD StatusRWC
7	SGD ActiveRO
	0 SGD has completed or been terminated default
	1 SGD Active
6-5	Reserved always reads 0
4	Current SGD Index Equals Stop IndexRO
	0 SGD index not equal to stop index default
	1 SGD index being processed equals the stop
	index. This bit differs from bit-2 of this
	register in that this bit becomes 1 as soon as
	the SGD reaches the index equal to the stop
	index. Bit-2 becomes 1 after the SGD finishes
	processing the index equal to the stop index.
_	So this bit will always turn on before bit-2.
3	SGD Trigger QueuedRO
	This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset $x1[1] = 1$ while
	the SGD engine is running).
	0 SGD trigger not queued
	1 SGD trigger queued (when SGD reaches EOL,
•	it will restart).
2	SGD Stop Interrupt StatusRWC
	1 SGD finished the index equal to the stop index
1	set in xB-x8[31-24]. SGD EOL (End Of Link)RWC
1	
	1 Block is the last of the link. May be used by software as a signal to generate an interrupt
	request if I/O Offset $x1[1] = 1$.
0	SGD FlagRWC
U	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $x1[0] = 1$.
	Office Artoj – 1.

7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD operation
•	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOLdefault
	1 Auto Restart at EOL
1	Reserved always reads 0
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stays
	at the current address). SGD will finish
_	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	of Block
	Controls whether an interrupt is generated when the
	current index equals the stop index $(x0[2] = 1)$.
	0 Disable default
	1 Enable
l	Interrupt on EOL @ End of Block
	Controls whether an interrupt is generated on EOL
	(x0[1] = 1).
	0 Disable
n.	1 2
)	Interrupt on FLAG @ End-of-Block
	Controls whether an interrupt is generated on FLAG $(x0[0] = 1)$.
	0 Disabledefault
	U Disaule default

1 Enable



I/O Offset x2 – DXS Left Channel x Volume (3Fh)......RW I/O Offset x3 – DXS Right Channel x Volume (3Fh)RW Reserved (Do Not Program).....always write 0's 5-0 **Volume Control** 000000 0 db 000111 -10.5 db 011111 -46.5 db 111111 Muted (instead of -94.5 db) default I/O Offset x7-x4 – DXS Chan x SGD Table Ptr Base.....RW 31-0 SGD Table Pointer Base Address (even addr).... W Current Pointer AddressR I/O Offset xB-x8 – StopIndex / DataType / SampleRateRW **31-24 SGD Stop Index Setting**default = FFh 23-22 Reserved always reads 0 21-20 PCM Format Selects the format used by the controller to process the incoming sample. 00 8-bit Mono......default 01 8-bit Stereo 10 16-bit Mono 11 16-bit Stereo **19-0 Sample Rate**.....default = FFFFFh (48K) This field allows the sample rate converter to know

the sample rate of an incoming sample so the converter can properly convert the sample into the required 48 KHz sample output. Program as (2^{20})

48.000) * Sample Rate

I/O Offset xF-xC – DXS Chan x SGD Current Count.... RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.

Audio SGD Table Format

<u>63</u>	<u>62</u>	<u>61-56</u>	<u>55-32</u>	<u>31-0</u>
EOL	FLAG	-reserved-	Base	Base
			Count	Address
			[23:0]	[31:0]

- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer.
- **FLAG** Block Flag. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.



Multichannel SGD Registers

O Off	<u> set 40 – Multichannel SGD StatusRWC</u>	I/O Offset 41 – Multichannel SGD Control RW
7	SGD ActiveRO	7 SGD StartWO (always reads 0)
	0 SGD has completed or been terminated default	0 No effect
	1 SGD Active	1 Start SGD operation
6-5	Reserved always reads 0	6 SGD TerminateWO (always reads 0)
4	Current SGD Index Equals Stop IndexRO	0 No effect
	0 SGD index not equal to stop index default	1 Terminate SGD operation
	1 SGD index being processed equals the stop	5 SGD Auto-Start
	index. This bit differs from bit-2 of this	0 Stop at EOLdefault
	register in that this bit becomes 1 as soon as	1 Auto Restart at EOL
	the SGD reaches the index equal to the stop	4 Reservedalways reads 0
	index. Bit-2 becomes 1 after the SGD finishes	3 SGD Pause
	processing the index equal to the stop index.	O Release pause and resume the transfer
	So this bit will always turn on before bit-2.	1 Pause SGD read operation (SGD pointer stays
3	SGD Trigger QueuedRO	at the current address). SGD will finish
	This bit reports whether the trigger used to restart the	transferring the current block before pausing.
	SGD operation is queued (I/O Offset $41[1] = 1$ while	2 Interrupt on Stop Index = Current Index and End
	the SGD engine is running).	of Block
	0 SGD trigger not queueddefault	Controls whether an interrupt is generated when the
	1 SGD trigger queued (when SGD reaches EOL,	current index equals the stop index $(40[2] = 1)$.
	1 SGD trigger queued (when SGD reaches EOL, it will restart).	current index equals the stop index (40[2] = 1). 0 Disabledefault
2	SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt StatusRWC	current index equals the stop index (40[2] = 1). 0 Disable
2	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index 	current index equals the stop index (40[2] = 1). 0 Disabledefault 1 Enable 1 Interrupt on EOL @ End of Block
	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index set in 4B-48[31-24]. 	current index equals the stop index (40[2] = 1). 0 Disabledefault 1 Enable 1 Interrupt on EOL @ End of Block Controls whether an interrupt is generated on EOL
2	SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status	current index equals the stop index (40[2] = 1). 0 Disable
	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status	current index equals the stop index (40[2] = 1). 0 Disable
	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status	current index equals the stop index (40[2] = 1). 0 Disable
1	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index set in 4B-48[31-24]. SGD EOL (End Of Link) RWC Block is the last of the link. May be used by software as a signal to generate an interrupt request if I/O Offset 41[1] = 1. 	current index equals the stop index (40[2] = 1). 0 Disable
	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index set in 4B-48[31-24]. SGD EOL (End Of Link) RWC Block is the last of the link. May be used by software as a signal to generate an interrupt request if I/O Offset 41[1] = 1. SGD Flag RWC 	current index equals the stop index (40[2] = 1). 0 Disable
1	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index set in 4B-48[31-24]. SGD EOL (End Of Link) RWC Block is the last of the link. May be used by software as a signal to generate an interrupt request if I/O Offset 41[1] = 1. SGD Flag RWC Block complete. May be used by software as a 	current index equals the stop index (40[2] = 1). 0 Disable
1	 SGD trigger queued (when SGD reaches EOL, it will restart). SGD Stop Interrupt Status RWC SGD finished the index equal to the stop index set in 4B-48[31-24]. SGD EOL (End Of Link) RWC Block is the last of the link. May be used by software as a signal to generate an interrupt request if I/O Offset 41[1] = 1. SGD Flag RWC 	current index equals the stop index (40[2] = 1). 0 Disable



I/O Off	set 42 – Multichannel SGD FormatRW	I/O Offs	et 4B-48 – Multichannel SGD Slot Select RW
7	PCM Format	31-24	SGD Stop Index Setting default = FFh
	Selects the PCM format used by the controller to		Data 1 Select
	process the incoming sample.		0000 Data in the sample is assigned to slot 3. default
	0 8-bitdefault		0001 Data in the sample is assigned to slot 4
	1 16-bit		0010 Data in the sample is assigned to slot 7
6-4	Number of Channels Supported		0011 Data in the sample is assigned to slot 8
	000 -reserved default		0100 Data in the sample is assigned to slot 6
	001 One Channel		0101 Data in the sample is assigned to slot 9
	010 Two Channels		6-F -reserved
	011 Three Channels	19-16	Data 2 Select
	100 Four Channels	15-12	Data 3 Select
	101 Five Channels	11-8	Data 4 Select
	110 Six Channels	7-4	Data 5 Select
	111 -reserved-	3-0	Data 6 Select
3-0	Reserved always reads 0		
		I/O Offs	et 4F-4C – Multichannel SGD Current Count RO
I/O Off	fset 43 – Multichannel Scratch RegisterRW	31-24	Current SGD Index
7-0	No Hardware Functiondefault = 00h		This field reports the index the SGD engine is currently processing.

23-0

Current SGD Count

This field reports the count remaining in the current

entry being processed. For example, if 10 bytes of a

30-byte count have been transferred, this field would

read 20 to indicate 20 bytes remaining.

<u>I/O Offset 47-44 – Multichannel SGD Table Ptr Base ...RW</u>

31-0 SGD Table Pointer Base Address (even addr).... W
Current Pointer AddressR



Write Channel 0 SGD Registers

I/O Of	fset 60 – Write Channel 0 SGD StatusRWC	I/O Of	fset 61 – W
7	SGD ActiveRO	7	SGD Star
	0 SGD has completed or been terminated default		0 No
	1 SGD Active		1 Sta
6	SGD PausedRO	6	SGD Ter
	0 SGD not pauseddefault		0 No
	1 SGD Paused		1 Te
5	Reserved always reads 0	5	SGD Aut
4	Current SGD Index Equals Stop IndexRO		0 Sto
	0 SGD index not equal to stop index default		1 Au
	1 SGD index being processed equals the stop	4	Reserved
	index. This bit differs from bit-2 of this	3	SGD Pau
	register in that this bit becomes 1 as soon as		0 Re
	the SGD reaches the index equal to the stop		1 Pai
	index. Bit-2 becomes 1 after the SGD finishes		at
	processing the index equal to the stop index.		tra
	So this bit will always turn on before bit-2.	2	Interrupt
3	SGD Trigger QueuedRO		of Block
	This bit reports whether the trigger used to restart the		Controls
	SGD operation is queued (I/O Offset $61[1] = 1$ while		current in
	the SGD engine is running).		0 Dis
	0 SGD trigger not queued default		1 En
	1 SGD trigger queued (when SGD reaches EOL,	1	Interrupt
	it will restart).		Controls
2	SGD Stop Interrupt StatusRWC		(60[1] = 1
	1 SGD finished the index equal to the stop index		0 Dis
	set in 6B-68[31-24].		1 En
1	SGD EOL (End Of Link)RWC	0	Interrupt
	1 Block is the last of the link. May be used by		Controls
	software as a signal to generate an interrupt		(60[0] = 1
	request if I/O Offset $61[1] = 1$.		0 Dis
0	SGD FlagRWC		1 En
	1 Block complete. May be used by software as a		
	signal to generate an interrupt request if I/O		
	Offset $61[0] = 1$.		

O Of	fset 61 -	- Write Channel 0 SGD ControlRW
7	SGD	StartWO (always reads 0)
	0	No effect
	1	Start SGD operation
6	SGD	TerminateWO (always reads 0)
	0	No effect
	1	Terminate SGD operation
5	SGD.	Auto-Start
	0	Stop at EOLdefault
	1	Auto Restart at EOL
4	Reser	vedalways reads 0
3	~ ~ -	Pause
	0	Release pause and resume the transfer
	1	Pause SGD read operation (SGD pointer stays
		at the current address). SGD will finish
		transferring the current block before pausing.
2		rupt on Stop Index = Current Index and End
	of Blo	
		ols whether an interrupt is generated when the
		at index equals the stop index $(60[2] = 1)$.
	0	Disable default
	1	Enable
1		rupt on EOL @ End of Block
		ols whether an interrupt is generated on EOL
	(60[1]	
		Disabledefault
•	1	Enable
0		rupt on FLAG @ End-of-Block
		ols whether an interrupt is generated on FLAG
	(60[0]	•
		Disable default
	1	Enable



I/O Off	fset 62 -	- Write Channel 0 SGD FormatRW
7	Reser	ved (Do Not Program)always write 0
6	Recor	ding FIFO
	0	Disable default
	1	Enable
5-0	Reser	vedalways reads 0
I/O Off	fset 63 -	- Write Channel 0 Input SelectRW
<u>I/O Off</u> 7-3		- Write Channel 0 Input SelectRW vedalways reads 0
	Reser Input	vedalways reads 0 Source Select
7-3	Reser Input	vedalways reads 0
7-3	Reser Input	vedalways reads 0 Source Select
7-3	Reser Input 0 1	vedalways reads 0 Source Select Line In (Slot 3, 4)default
7-3	Reser Input 0 1 Recor	ved
7-3	Reser Input 0 1 Recor	ved
7-3	Reser Input 0 1 Recor 00 01	ved
7-3	Reser Input 0 1 Recor 00 01 10	ved

I/O Off	<u> Set 67-64 – Wr Channel 0 SGD Table Ptr BaseR'</u>	W
31-0	SGD Table Pointer Base Address (even addr)	W
	Current Pointer Address	.R

I/O Offs	set 6B-68 – Write Channel 0 SGD Stop Index RW
31-24	SGD Stop Index Setting default = FFh
23-22	Reservedalways reads 0
21-20	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	00 8-bit Monodefault
	01 8-bit Stereo
	10 16-bit Mono
	11 16-bit Stereo
19-16	ReservedRW
15-0	Reserved always reads 0

I/O Offset 6F-6C - Wr Channel 0 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 1 SGD Registers

I/O Of	fset 70 – Write Channel 1 SGD StatusRWC	I/O Of	ffset 71 – Write Channel 1 SGD Control
7	SGD ActiveRO	7	SGD StartWO (alw
	0 SGD has completed or been terminated default		0 No effect
	1 SGD Active		1 Start SGD operation
6	SGD PausedRO	6	SGD TerminateWO (always)
	0 SGD not pauseddefault		0 No effect
	1 SGD Paused		1 Terminate SGD operation
5	Reserved always reads 0	5	SGD Auto-Start
4	Current SGD Index Equals Stop IndexRO		0 Stop at EOL
	0 SGD index not equal to stop index default		1 Auto Restart at EOL
	1 SGD index being processed equals the stop	4	Reservedal
	index. This bit differs from bit-2 of this	3	SGD Pause
	register in that this bit becomes 1 as soon as		0 Release pause and resume the trans
	the SGD <i>reaches</i> the index equal to the stop		1 Pause SGD read operation (SGD)
	index. Bit-2 becomes 1 after the SGD finishes		at the current address). SGD
	processing the index equal to the stop index.		transferring the current block befor
	So this bit will always turn on before bit-2.	2	Interrupt on Stop Index = Current Ind
3	SGD Trigger QueuedRO		of Block
	This bit reports whether the trigger used to restart the		Controls whether an interrupt is generate
	SGD operation is queued (I/O Offset 71[1] = 1 while		current index equals the stop index (70[2]
	the SGD engine is running).		0 Disable
	0 SGD trigger not queued default		1 Enable
	1 SGD trigger queued (when SGD reaches EOL,	1	Interrupt on EOL @ End of Block
	it will restart).		Controls whether an interrupt is general
2	SGD Stop Interrupt StatusRWC		(70[1] = 1).
	1 SGD finished the index equal to the stop index		0 Disable
	set in 7B-78[31-24].		1 Enable
1	SGD EOL (End Of Link)RWC	0	Interrupt on FLAG @ End-of-Block
	1 Block is the last of the link. May be used by		Controls whether an interrupt is generated
	software as a signal to generate an interrupt		(70[0] = 1).
	request if I/O Offset $71[1] = 1$.		0 Disable
0	SGD FlagRWC		1 Enable
	1 Block complete. May be used by software as a		
	signal to generate an interrupt request if I/O		
	Offset $71[0] = 1$.		

7 SGD Start	ads 0) ads 0)
0 No effect 1 Start SGD operation 6 SGD Terminate	ads 0)
6 SGD Terminate	lefault
0 No effect 1 Terminate SGD operation 5 SGD Auto-Start 0 Stop at EOL	lefault
1 Terminate SGD operation 5 SGD Auto-Start 0 Stop at EOL	
5 SGD Auto-Start 0 Stop at EOL	
0 Stop at EOL	
1 Auto Restart at EOL 4 Reservedalways re 3 SGD Pause 0 Release pause and resume the transfer 1 Pause SGD read operation (SGD pointer at the current address). SGD will	
 Reserved	
 3 SGD Pause 0 Release pause and resume the transfer 1 Pause SGD read operation (SGD pointer at the current address). SGD will 	
0 Release pause and resume the transfer 1 Pause SGD read operation (SGD pointer at the current address). SGD will	eads 0
1 Pause SGD read operation (SGD pointer at the current address). SGD will	
at the current address). SGD will	
transferring the current block before paus	_
2 Interrupt on Stop Index = Current Index and	d End
of Block	
Controls whether an interrupt is generated who	en the
current index equals the stop index $(70[2] = 1)$.	
0 Disabled	efault
1 Enable	
1 Interrupt on EOL @ End of Block	FOI
Controls whether an interrupt is generated on	EOL
(70[1] = 1).	
0 Disabled	efault
1 Enable	
0 Interrupt on FLAG @ End-of-Block	71 4 6
0 Interrupt on FLAG @ End-of-Block Controls whether an interrupt is generated on l	FLAG
O Interrupt on FLAG @ End-of-Block Controls whether an interrupt is generated on l (70[0] = 1).	
0 Interrupt on FLAG @ End-of-Block Controls whether an interrupt is generated on l	



	iset 12.	Write Channel 1 SGD FormatRW
7	Reser	ved (Do Not Program)always write (
6		rding FIFO
	0	Disable default
	1	Enable
5-0	Reser	vedalways reads (
I/O Of	fset 73	– Write Channel 1 Input SelectRW
7-3	Reser	vedalways reads (
7-3 2		rvedalways reads (
		Source Select
	Input	Source Select
	Input 0 1	t Source Select Line In (Slot 3, 4)default
2	Input 0 1 Recon	E Source Select Line In (Slot 3, 4)
2	0 1 Reco	t Source Select Line In (Slot 3, 4)
2	0 1 Recor 00 01	E Source Select Line In (Slot 3, 4)
2	0 1 Recor 00 01 10	E Source Select Line In (Slot 3, 4)

I/O Off	set 7B-78 – Write Channel 1 SGD Stop Index RW		
31-24	SGD Stop Index Setting default = FFh		
23-22	Reserved always reads 0		
21-20	PCM Format		
	Selects the PCM format used by the controller to		
	process the incoming sample.		
	00 8-bit Monodefault		
	01 8-bit Stereo		
	10 16-bit Mono		
	11 16-bit Stereo		
19-16	ReservedRW		
15-0	Reserved always reads 0		

I/O Offset 7F-7C - Wr Channel 1 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

I/O Off :	<u>set 83-</u>	-80 – AC97 Controller Cmd (W) / Status (R)	
This register may be accessed from either function 5 or 6			
31-30	Codec IDRW		
	00	Select Codec CID = 00	
	01	Select Codec CID = 01	
	10	10 Select Codec CID = 10	
	11	Select Codec CID = 11	
29	Code	odec 11 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
28	Code	dec 10 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
27	Codec 01 Data / Status / Index ValidRO		
	0	1100 1 4110	
	1	Valid (OK to Read bits 0-23)	
26	Reserved always reads 0		
25	Code	c 00 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
24		7 Controller BusyRO	
	0	- · · · · · · · · · · · · · · · · · · ·	
	1	AC97 Controller is sending a command to the	
		codec (commands are not accepted)	
23	Codec Register Read / Write ModeRW		
	0	Select Codec register write mode	
	1	Select Codec register read mode	
22-16	Codec Register Index [7:1]RW		
		of the AC97 codec register to access (in the	
		ned codec). Data must be written before or at	
		ame time as Index because writing to the index	
		ers the AC97 controller to access the addressed	
4		register over the AC-link interface.	
15-0	Code	c Register DataRW	

I/O Offset 87-84 – Audio SGD Status ShadowRO			
31	Audio Record 1 SGD Active Shadow(Rx70[7])		
30	Audio Record 1 SGD Stop Shadow(Rx70[2])		
29	Audio Record 1 SGD EOL Shadow(Rx70[1])		
28	Audio Record 1 SGD Flag Shadow(Rx70[0])		
27	Audio Record 0 SGD Active Shadow(Rx60[7])		
26	Audio Record 0 SGD Stop Shadow(Rx60[2])		
25	Audio Record 0 SGD EOL Shadow(Rx60[1])		
24	Audio Record 0 SGD Flag Shadow(Rx60[0])		
23-20	Reserved always reads 0		
19	MultiChannel SGD Active Shadow(Rx40[7])		
18	MultiChannel SGD Stop Shadow(Rx40[2])		
17	MultiChannel SGD EOL Shadow(Rx40[1])		
16	MultiChannel SGD Flag Shadow(Rx40[0])		
	(-1)		
15	DX Channel 3 SGD Active Shadow(Rx30[7])		
14	DX Channel 3 SGD Stop Shadow(Rx30[2])		
13	DX Channel 3 SGD EOL Shadow(Rx30[1])		
12	DX Channel 3 SGD Flag Shadow(Rx30[0])		
11	DX Channel 2 SGD Active Shadow(Rx20[7])		
10	DX Channel 2 SGD Stop Shadow(Rx20[2])		
9	DX Channel 2 SGD EOL Shadow(Rx20[1])		
8	DX Channel 2 SGD Flag Shadow(Rx20[0])		
O	DA Channel 2 50D Flag Shadow(KA20[0])		
7	DX Channel 1 SGD Active Shadow(Rx10[7])		
6	DX Channel 1 SGD Stop Shadow(Rx10[2])		
5	DX Channel 1 SGD EOL Shadow(Rx10[1])		
4	DX Channel 1 SGD Flag Shadow(Rx10[1])		
3	DX Channel 0 SGD Active Shadow(Rx00[7])		
2	DX Channel 0 SGD Stop Shadow(Rx00[2])		
1	DX Channel 0 SGD EOL Shadow(Rx00[1])		
0	DX Channel 0 SGD Flag Shadow(Rx00[1])		
U	The Channel of SGD Flag Shadow(Kxoo[o])		
I/O Off	set 8B-88 – Codec GPI Interrupt Status / GPIO. RO		
This reg	ister may be accessed from either function 5 or 6		
_	·		
31-16	GPI Interrupt StatusRO		
	R GPI[15-0] Interrupt Status		
15.0	W 1 to clear		
15-0	Codec GPIORO		
	R Reflect status of Codec GPI[15-0]		
	W Triggers AC-Link slot-12 output to codec		
I/O Off	set 8F-8C – Codec GPI Interrupt EnableRO		
	ister may be accessed from either function 5 or 6		
Ŭ	Interrupt on GPI[15-0] Change of StatusRO		
31-10	0 Disable		
	1 Enable		
15-0			
Offset 9	0-9F – Mapped from Function 5/6 Rx40-4FRO		



Device 17 Function 6 Registers - AC97 Modem Controller

The modem controller interface is hardware compatible with AC97. The PCI configuration registers for the modem controller are located in the function 6 PCI configuration space of the VT8233. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

7-0	RO Vendor ID RO Vendor ID RO Vendor ID (1106h = VIA Technologies) RO Povice ID RO RO Povice ID (3068h = VT8233 Modem Controller)	31-16 15-8 7-0	13-10 - Base Address 0 – SGD Control / Status RW Reserved
Offset 5	5-4 - CommandRW	_	0 Offset 2D-2C - Subsystem Vendor ID (0000h)*RO
	Reserved always reads 0		Subsystem Vendor ID default = 0
9	Reserved (fast back-to-back) fixed at 0	"I ms r	egister is RW if function $5-6 \text{ Rx}44[4] = 1$
8	SERR# Enable fixed at 0	Dovice	0 Offset 2E 2E Subsystem ID (0000h) *DO
7	Reserved (address stepping) fixed at 0		0 Offset 2F-2E – Subsystem ID (0000h)*RO
6	Reserved (parity error response) fixed at 0		Subsystem IDdefault = 0
5	Reserved (VGA palette snoop) fixed at 0	*I his r	egister is RW if function 5-6 Rx44[4] = 1
4	Reserved (memory write and invalidate) fixed at 0	0.00	20 I 4 4 I 1
3	Reserved (special cycle monitoring) fixed at 0		3C - Interrupt LineRW
2	Bus Master fixed at 0	7-4	Reserved always reads 0
1	Memory Space fixed at 0	3-0	Modem Interrupt Routing
0	I/O Space		0000 Disableddefault
v	1,0 Space dollaried (disabled)		0001 IRQ1
Offset 7	7-6 - Status (0200h) RO		0010 Reserved
15	Detected Parity Erroralways reads 0		0011 IRQ3
14	Signalled System Error fixed at 0		0100 IRQ4
13	Received Master Abort fixed at 0		0101 IRQ5
_			0110 IRQ6
12	Received Target Abort fixed at 0		0111 IRQ7
11	Signalled Target Abort fixed at 0		1000 IRQ8
10-9	DEVSEL# Timing		1001 IRQ9
	00 Fast		1010 IRQ10
	01 Medium fixed		
	10 Slow		1011 IRQ11
	11 Reserved		1100 IRQ12
8	Data Parity Error fixed at 0		1101 IRQ13
7	Fast Back-to-Back Capable fixed at 0		1110 IRQ14
6-0	Reserved always reads 0		1111 Disabled
			APIC (See Device 17 Function 0 Rx4D[7])
Offset 8	8 - Revision ID (CD=50h, CE=70h) RO		x000 IRQ16
7-0	Silicon Revision Code		x001 IRQ17
			x010 IRQ18
Offset 9	O - Programming Interface (00h)*RO		•••
0.00			x111 IRQ23
Offset A	A - Sub Class Code (80h)*RO	0.00	AD T ((01)
O.C 4 T	D. D Cl C. J. (071)	Offset	3D - Interrupt Pin (03h)RO
	B - Base Class Code (07h)*RO		
*Registe	ers 9-B are RW if function 5-6 Rx44[5] = 1		
		Offset	3E - Minimum Grant (00h)RO
			3F - Maximum Latency (00h)RO
		Offset	Sr - Maximum Latency (UUII)KU



Modem-Specific PCI Configuration Registers

Offset 4	40 – A	C Link Interface Status RO
7-6	Rese	rvedalways reads 0
5	Code	ec CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
4	Code	c CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	c CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
1	AC9	7 Low-Power Status RO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	c CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)

fset 4	41 – A(C Link Interface Control RW
7	AC-L	ink Interface
	0	Disabledefault
	1	Enable
6	AC-L	ink Reset
	0Asse	ert AC-Link Reset (used for cold reset)def
	1De-a	ssert AC-Link Reset
5	AC-L	ink Sync
	0	Release SYNC default
	1	Force SYNC High (used for warm reset)
4	AC-L	ink Serial Data Out
	0	Release SDOdefault
	1	Force SDO High
3		ble-Sample-Rate On-Demand ModeRO
		bit is controlled through function 5 but may be
	read f	rom function 6.
	0	
	1	Enable (AC Link sends data only when there is
		a request from the codec)
2		udio Channel Slots 3/4RO
		pit is controlled through function 5 but may be
		rom function 6.
	0	Disable default
	1	Enable
		that slots 7/8 and 6/9 do not have to be selected
		y are not muxed with DXS as are slots 3/4)
1-0	Reser	vedalways reads 0



This re	42 – Function Enable	This re	48 – Volume Change Rate Control
7-6 5 4-0	Reserved always reads 0 Function 5 Config Reg Rx2C Writable	7-4	Volume Change Rate
		3	1111 Volume Adjust Every 16 Frames (sync cycles) Sync RO
Offset	44 – MC97 Interface ControlRW	3	This bit reports whether there is activity in function 5
7 6	AC-Link Interface for Slot-5 (Modem) 0 Disable		(audio). When function 6 (modem) enters low-power state and wants to gate bit-clock, software needs to check this bit to see whether bit-clock can actually be gated, as function 5 shares the same bit-clock.
	0 Disable		0 Function 5 activity in progress that requires
5	1 Enable Function 6 Config Reg Rx9-B Writable 0 Device 17 Function 6 Rx9-B RO default		bit-clock 1 Function 5 does not need bit-clock so bit-clock can be gated
4	1 Device 17 Function 6 Rx9-B RW Function 6 Config Reg 2Ch Writeble	2-0	ReservedRW
3	Function 6 Config Reg 2Ch Writable 0 Device 17 Function 6 Rx2C-2F RO default 1 Device 17 Function 6 Rx2C-2F RW	This re	49 – S/PDIF Control (CE Only)RO gister is controlled through function 5 but may be read notion 6.
2-0	This bit reports whether there is activity in function 6 (modem). When function 5 (audio) enters low-power state and wants to gate bit-clock, software needs to check this bit to see whether bit-clock can actually be gated, as function 6 shares the same bit-clock. O Function 6 activity in progress that requires bit-clock 1 Function 6 does not need bit-clock so bit-clock can be gated Reserved	7-4 3	Reserved RO DX3 (DirectSound) Channel S/PDIF Support RO This bit controls whether DirectSound Channel 3 is used as S/PDIF support 0 Disable default 1 Enable Reserved RO S/PDIF Data Slot Select RO 00 Slot 10/11 default 01 Slot 3/4 10 Slot 7/8 11 Slot 6/9
			D3-D0 – Power Mgmt CapabilityRO Power Mgmt Capabilityalways reads 0002 0001h
		Offset 1	D7-D4 – Power State RW
			Reservedalways reads 0 Power State (D3 / D0 Only)



I/O Base 0 Regs - Modem Scatter / Gather DMA

I/O Offset 40 - Modem SGD Read Channel Status.....RWC

Modem SGD Read Channel Registers

2,002	See 10 1/10delli 202 1tema Chamber 2000de 300011 (1 C	2, 0 0 22	500 12 1/1000111 S GB 11000 C11011101 1
7	SGD ActiveRO	7	Auto-Start SGD at EOL
	0 SGD has completed or been terminated default		0 Stop at EOL
	1 SGD Active		1 Auto restart at EOL
6	SGD PausedRO	6-4	Reserved
	0 SGD not pauseddefault	3-2	Interrupt Select
	1 SGD Paused		This bit determines the timing of interr
5-4	Reserved always reads 0		when bit-1 or bit-0 of this register are e
3	SGD Trigger QueuedRO		00 Interrupt at PCI Read of Last Lir
	This bit reports whether the trigger used to restart the		01 Interrupt at Last Sample Sent
	SGD operation is queued (I/O Offset 41[1] = 1 while		10 Interrupt at Less Than One Line
	the SGD engine is running).		11 -reserved-
	0 SGD trigger not queued default	1	Interrupt on EOL @ End of Block
	1 SGD trigger queued (when SGD reaches EOL,		0 Disable
	it will restart).		1 Enable
2	SGD Stop Interrupt StatusRWC	0	Interrupt on FLAG @ End-of-Blk
	1 SGD finished the index equal to the stop index		0 Disable
	set in 4B-48[31-24].		1 Enable
1	SGD EOL (End Of Link)RWC		
	1 Block is the last of the link. May be used by		
	software as a signal to generate an interrupt		
	request if I/O Offset $41[1] = 1$.		<u> Set 47-44 – Modem SGD R Ch Table F</u>
0	SGD FlagRWC	31-0	SGD Table Pointer Base Address (ev
	1 Block complete. May be used by software as a		Current Pointer Address
	signal to generate an interrupt request if I/O		
	Offset $41[0] = 1$.		
		I/O Off	Set 4F-4C – Modem SGD R Ch Curre
			Current Modem SGD Read Channel
T/O Off	fset 41 – Modem SGD Read Channel ControlRW	31-24	This field reports the index the So
			currently processing.
7	SGD StartWO (always reads 0)	23-0	Current Modem SGD Read Channel
	0 No effect	25-0	This field reports the count remaining
	1 Start SGD read channel operation		entry being processed. For example, i
6	SGD Terminate		30-byte count have been transferred, the
	0 No effect		read 20 to indicate 20 bytes remaining.
	1 Terminate SGD read channel operation		read 20 to indicate 20 bytes remaining.
5-4	Test (Do Not Program)always write 0		
3	SGD PauseRW		Madam SCD Table Format
	0 Release SGD read channel pause and resume		Modem SGD Table Format
	the transfer from the paused line	<u>63</u>	
	1 Pause SGD read channel operation (SGD read	EO	L FLAG STOP -reserved- Base
	channel pointer stays at the current address)		Count

..... always reads 0

I/O Of	fset 42 – Modem SGD Read Channel Type	R	W
7	Auto-Start SGD at EOL		
	0 0 0	1 0	1.

.....default

..always reads 0

rrupt generation equal to 1.

- ine..... default
- e to Send
-default
-default

Ptr Base... RW

ven addr) WR

ent Count..RO

l Index

SGD engine is

el Count

g in the current if 10 bytes of a this field would

<u>63</u>	<u>62</u>	<u>61</u>	<u>60-56</u>	<u>55-32</u>	<u>31-0</u>
EOL	FLAG	STOP	-reserved-	Base	Base
				Count	Address
				[23:0]	[31:0]

Reserved



Modem SGD Write Channel Registers

I/O Off	fset 50 – Modem SGD Write Channel Status RO	
7	SGD ActiveRO	
	0 SGD has completed or been terminated default	
	1 SGD Active	
6	SGD PausedRO	
	0 SGD not pauseddefault	
	1 SGD Paused	
5-4	220502 7 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	
3	SGD Trigger QueuedRO	
	This bit reports whether the trigger used to restart the	
	SGD operation is queued (I/O Offset $51[1] = 1$ while	
	the SGD engine is running).	
	0 SGD trigger not queued default	
	1 SGD trigger queued (when SGD reaches EOL,	
	it will restart).	;
2	SGD Stop Interrupt StatusRWC	
	1 SGD finished the index equal to the stop index	
	set in 5B-58[31-24].	
1	SGD EOL (End Of Link)RWC	
	1 Block is the last of the link. May be used by	
	software as a signal to generate an interrupt	,
	request if I/O Offset $51[1] = 1$.	
0	SGD FlagRWC	
	1 Block complete. May be used by software as a	
	signal to generate an interrupt request if I/O	
	Offset $51[0] = 1$.	
I/O Off	Set 51 – Modem SGD Write Channel ControlRW	
7	SGD StartWO (always reads 0)	

7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD write channel operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD write channel operation
5-4	Test (Do Not Program)always write 0
3	SGD PauseRW
	0 Release SGD write channel pause and resume
	the transfer from the paused line
	1 Pause SGD write channel operation (SGD
	write channel pointer stays at current address)
2	Reserved always reads 0
1	Reset Modem Write SGD OperationRW
0	Reserved always reads 0

I/O Off	set 52 – Modem SGD Write Channel Type RW
7	Auto-Start SGD at EOL
	0 Stop at EOLdefault
	1 Auto restart at EOL
6-2	Reserved always reads 0
1	Interrupt on EOL @ End of Block
	0 Disable default
	1 Enable
0	Interrupt on FLAG @ End-of-Blk
	0 Disabledefault
	1 Enable

I/O Offset 5F-5C - Modem SGD W Ch Current Count. RO

- 31-24 Current Modem SGD Write Channel Index
 This field reports the index the SGD engine is currently processing.
- 23-0 Current Modem SGD Write Channel Count
 This field reports the count remaining in the current
 entry being processed. For example, if 10 bytes of a
 30-byte count have been transferred, this field would
 read 20 to indicate 20 bytes remaining.
- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer
- **FLAG** Block Flag. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.
- **STOP** <u>Block Stop</u>. If set, transfer pauses at the end of this block. To resume the transfer, write 1 to Rx?0[2].



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

Offset 8	33-80 -	- AC97 Controller Command (W) / Status (R)
This reg	ister n	nay be accessed from either function 5 or 6
31-30	Code	c ID RW
	00	Select Codec CID = 00
	01	Select Codec CID = 01
	10	Select Codec CID = 10
	11	Select Codec CID = 11
29	Code	c 11 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
28	Code	c 10 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
27	Code	c 01 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
26	Reser	· · · · · · · · · · · · · · · · · · ·
25	Code	c 00 Data / Status / Index ValidRO
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
24		Controller BusyRO
	0	Codec is ready for a register access command
	1	AC97 Controller is sending a command to the
		codec (commands are not accepted)
23	Code	c Register Read / Write ModeRW
	0	~
	1	Select Codec register read mode
22-16		c Register Index [7:1]RW
		of the AC97 codec register to access (in the
		ned codec). Data must be written before or at
		ame time as Index because writing to the index
		ers the AC97 controller to access the addressed
4		register over the AC-link interface.
15-0	Code	c Register DataRW

Offset 8	87-84 – Modem SGD Status ShadowRO
	Reserved always reads 0
29	Modem Write SGD Active Shadow(Rx50[7])
28	Modem Read SGD Active Shadow(Rx40[7])
27-26	Reservedalways reads 0
25	Modem Write SGD Stop Shadow(Rx50[2])
24	Modem Read SGD Stop Shadow(Rx40[2])
23-22	Reservedalways reads 0
21	Modem Write SGD EOL Shadow(Rx50[1])
20	Modem Read SGD EOL Shadow(Rx40[1])
19-18	Reserved always reads 0
17	Modem Write SGD Flag Shadow(Rx50[0])
16	Modem Read SGD Flag Shadow(Rx40[0])
15-0	Reserved always reads 0
	B-88 – Codec GPI Interrupt Status / GPIO RWC
This reg	ister may be accessed from either function 5 or 6
31-16	RWC R GPI[15-0] Interrupt Status W 1 to clear
15-0	Codec GPIORW
	R Reflect status of Codec GPI[15-0]
	W Triggers AC-Link slot-12 output to codec
Offset 8	SF-8C – Codec GPI Interrupt EnableRW
This reg	ister may be accessed from either function 5 or 6
31-16	Interrupt on GPI[15-0] Change of StatusRW
	0 Disable
	1 Enable

.....always reads 0

15-0 Reserved



Device 18 Function 0 Registers - LAN

All registers are located in the Device 18 Function 0 PCI configuration space of the VT8233. These registers are accessed through PCI configuration mechanism #1 via I/O address CF8 / CFC.

PCI Configuration Space Header

Offset	1-0 - Vendor ID = 1106h RO	Offset 34
	3-2 - Device ID = 3065hRO	7-0 C
0.00	- 4 G	C
	5-4 - CommandRW	tl
15-3	Reserved always reads 0	C
2	Bus Master always reads 0	Offset 3C
1	Memory Space always reads 0	7-4 R
0	I/O Space \mathbb{R}^{W} , default = 0	7-4 K
Offset '	7-6 – Status (0400h)	3-0 L
15	Detected Parity Erroralways reads 0	(
14	Signalled System Error always reads 0	(
13	Received Master Abortalways reads 0	(
12	Received Target Abortalways reads 0	(
11	Signalled Target Abortalways reads 0	(
10-9	DEVSEL# Timing fixed at 10 (slow)	(
8	Data Parity Detected always reads 0	(
7	Fast Back-to-Back Capablealways reads 0	
6	UDF Supportalways reads 1	
5	66 MHz Capablealways reads 1	-
4	Capabilities (e.g. PCI Pwr Mgmt) always reads 1	-
3-0	Reserved always reads 0	
0.00	. D	-
	8 - Revision ID (40h) RO	-
Offset 9	9 - Program InterfaceRO	-
Offset .	A - Sub Class CodeRO	<u> </u>
Offset 1	B - Class CodeRO	2
		2
	C – Cache Line SizeRW	2
	gister must be implemented by master devices that can	
generat	e the memory-write-and-invalidate command.	2
		Offset 3D
	D – Latency TimerRW	7-0 I
	gister must be implemented as writable by any master	. 0 2
that can	burst more than two data phases.	
	E - Header Type (00h) RO	LAN-Spec
Offset 1	F - BIST (00h)RO	
		Offset 40
		7-0 C
Offeet	12 10 I/O Dogo Addward (0000 0000k)	Id
	13-10 – I/O Base Address (0000 0000h)RW	n
	17-14 – Memory Base Address (0000 0000h)RW	Officet A1
	2B-28 – Card Bus CIS Pointer (0000 0000h)RW	Offset 41
Offset :	33-30 – Expansion ROM Base (0000 0000h)RW	7-0 N
		C

Offset 3	34 – Capabilities Offset (40h)RO
7-0	Capabilities Offset
	Offset into the LAN function PCI space pointing to
	the location of the first item in the function's
	capability list.
Offset 3	3C - Interrupt LineRW
7-4	Reserved always reads 0
3-0	LAN Interrupt Routing
	0000 Disableddefault
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
	APIC (See Device 17 Function 0 Rx4D[7])
	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
	x111 IRQ23
Offset 3	3D - Interrupt Pin (01h)RO
7-0	Interrupt Routing Mode
	00h Legacy mode interrupt routing
	01h Native mode interrupt routingdefault
	1
LAN-S	pecific PCI Configuration Registers
Offset 4	40 – Capability ID (01h)RO
7-0	Capability IDalways reads 01h
, 0	Identifies the linked list item as being PCI power
	management registers
	management registers
Offset 4	41 – Next Item Pointer (00h)RO
7-0	Next Item Pointeralways reads 00h
	Offset into the LAN function PCI space pointing to
	the location of the <u>next</u> item in the function's
	capability list.



Offset 4	43-42 – Power Mgmt Configuration (0002h) RO
15-11	Power State In Which LAN Can Assert PME#
	default = 0
	1xxxx PME# can be asserted from D3C
	x1xxx PME# can be asserted from D3H
	xx1xx PME# can be asserted from D2
	xxx1x PME# can be asserted from D1
	xxxx1 PME# can be asserted from D0
10	D2 PM State
	0 Not Supported default
	1 Supported
9	D1 PM State
	0 Not Supported default
	1 Supported
8-6	PCI 3.3V Auxiliary Current Requirements
	always reads 0
5	Device-Specific Initialization always reads 0
4	Reserved always reads 0
3	PME# Operation Uses PCI Clock
	0 No PCI clock req'd for PME# generation def
	1 PME# generated using PCI clock
2-0	Power Management Interface Revision . reads 010b
	Readback of 010b indicates compliance with revision
	1.1 of the power mangement interface specification

Offset 47-44 – Power Management Control / Status... RWC

31-0 Control / Status default = 0000 0000h (see Power Management Specification 1.0)



LAN I/O Registers

Offset 05-00 – Ethernet AddressRW	Offset 07 – Transmit Control (08h)RW
Unless the EEPROM is disabled, the Ethernet Address is	7-5 Transmit FIFO Threshold
loaded to this register from the EEPROM every time the	This field determines the threshold required before
system starts up.	data in the transmit FIFO is forwarded. When the
	FIFO reaches the level selected in this field, data will
7-5 Receive FIFO Threshold This field determines the threshold required before data in the receive FIFO is forwarded. When the FIFO reaches the level selected in this field, data will start being forwarded. 000 64 byte	start being forwarded. 100T 10T 000 128 byte 64 byte
101 768 byte	0 VIA backoff algorithm
110 1024 byte	1 NSC compatible backoff algorithm default
111 Store & Forward (data is forwarded after the entire packet has been received)	2-1 Transmit Loopback Mode 00 Normal
4 Physical Address Packets Accepted 0 Packets with a physical destination address are not accepted	 01 Internal loopback (signal is looped back to the host from the MAC) 10 MII loopback (signal is looped back to the host from the PHY) 11 -reserved- (do not program)
3 Broadcast Packets Accepted	0 Reserved always reads 0
Broadcast packets are rejected default Broadcast packets are accepted Multipart Packets Accepted	
 Multicast Packets Accepted Multicast packets are rejected default Multicast packets are accepted 	
1 Small Packets Accepted	
0 70 1 11 1 641 1 1 1 1 0	

Packets smaller than 64 bytes are rejected.. def
Packets smaller than 64 bytes are accepted

Packets with receive errors are rejected def
Packets with receive errors are accepted

Error Packets Accepted

0



Offset	08 - Command 0 (00h)RW	Offset	09 - Command 1 (00h)RW
7	Reserved always reads 0	7	Software Reset
6	Receive Poll Demand default = 0		0 No resetdefault
	If this bit is set to 1, the Receive Descriptor (RD) will		1 Reset the MAC
	be polled once (this bit will be cleared by hardware	6	Receive Poll Demand 1 default = 0
	after the polling is complete)		This bit functions the same as Rx8[6]. The function
5	Transmit Poll Demand default = 0		can be enabled by setting either bit (for backward
	If this bit is set to 1, the Transmit Descriptor (TD)		compatibility).
	will be polled once (this bit will be cleared by	5	Transmit Poll Demand 1 default = 0
	hardware after the polling is complete)		This bit functions the same as Rx8[5]. The function
4	Transmit Process		can be enabled by setting either bit (for backward
	O Transmit engine disableddefault		compatibility).
	1 Transmit engine enabled (transmit may occur)	4	Reserved always reads 0
3	Receive Process	3	TD / RD Auto Polling
	0 Receive disableddefault		0 Enable (polling interval is determined by
	1 Receive enabled		Rx6F[2:0])default
2	Stop NIC		1 Disable
	0 NIC enabled default	2	Full Duplex
	1 NIC disabled (transmit/receive cannot occur)		0 Set MAC to half duplex modedefault
1	Start NIC		1 Set MAC to full duplex mode
	0 No command entered default	1	Reserved always reads 0
	1 Start the NIC	0	Early Receive Mode
0	Begin Initialization Process default = 0		0 Disable (interrupt is generated after a packet
	If this bit is set to 1, the Receive Descriptor (RD) will		has been completely received)default
	be polled once (this bit functions like bit-6 but for		1 Enable (interrupt is generated as soon as
	legacy systems)		packet reception has started)
	regue)		partition in state a



Offset 0C – Interrupt Status 0 (00h)RW		Offset 0E – Interrupt Mask 0 (00h)RW
7	CRC or Miss Packet Tally Counter Overflow	Bits correspond to the bits in Interrupt Status Register 0. An
	Set if either counter overflows (both counters are 16	interrupt is generated when corresponding bits in both
	hits)	registers equal 1

PCI Bus Error

Set if PCI bus error occurred.

5 **Receive Buffer Link Error**

Set when there is not enough buffer space for a packet requiring multiple buffers.

Transmit Buffer Underflow

Transmit Error (Packet Transmit Aborted) 3

Set due to excessive collisions (more than 16), transmit underflow, or transmit data linking error

Receive Error

Set due to CRC error, frame alignment error, FIFO overflow, or received data linking error

- **Packet Transmitted Successfully** 1
- **Packet Received Successfully**

Offset 0D – Interrupt Status 1 (00h).....RW

General Purpose Interrupt

This bit is set when there is a general purpose interrupt event (Rx84). This bit is set when any bit in Rx84 equals one and when its corresponding mask bit in Rx86 also equals one.

Port State Change (PHY) 6

Transmit Abort Due to Excessive Collisions

Set when there is a transmit error that is due to excessive collisions. Alternatively, Rx0C[3] is set for all transmit errors.

Receive Buffer Full

Set when there is no more buffer space available in system memory.

3 **Receive Packet Race**

Set when there is not enough room in the FIFO to receive an additional packet.

- **Receive FIFO Overflow** 2
- **Transmit FIFO Underflow** 1
- **Early Receive Interrupt**

Set if a packet is being received and Rx9[0] = 1.

ister 0. An

s in both registers equal 1.

Offset 0F - Interrupt Mask 1 (00h).....RW

Bits correspond to the bits in Interrupt Status Register 1. An interrupt is generated when corresponding bits in both registers equal 1.

Offset 17-10 – Multicast Address.....RW

The value in this register determines which Multicast addresses are received.

Offset 1B-18 – RX AddressRW

This register reports the receive transcriptor address that is being accessed.

Offset 1F-1C - TX Address.....RW

This register reports the transmit transcriptor address that is being accessed.



Offset 2	23-20 - Receive Status (0000 0000h)RW
31	Descriptor Owner
	0 Descriptor Owned By Host (NIC cannot
	access descriptor)
	1 Descriptor Owned by NIC (NIC can access
	descriptor)
	This bit has no default so must be set by the driver at
	initialization.
	Reserved always reads 0
26-16	Received Packet LengthRO, $def = 0$
15	Received Packet Successfully RO , $def = 0$
14	Reserved always reads 0
13	NIC Accepted Multicast PacketRO, $def = 0$
12	NIC Accepted Broadcast PacketRO, def = 0
11	NIC Accepted Physical Address PacketRO, def = 0
10	Chain Buffer def = 0
	Set if packet too large to occupy a single receive
0.0	transcriptor.
9-8	Buffer Descriptor Start / EndRO
	For packets too large to fit into a single receive
	descriptor and thus occupy multiple RD's, this field
	reports whether this RD is the start, middle or end.
	00 Chain Buffer Middle Descriptor default01 Chain Buffer End Descriptor
	10 Chain Buffer Start Descriptor
	11 Single Buffer Descriptor (packet accupies only
	one descriptor)
7	Buffer Underflow Error RO, default = 0
6	System Error
5	Run Packet (< 64 bytes) RO , default = 0
4	Long Packet (> 2500 bytes)
3	FIFO Overflow Error RO, default = 0
2	Frame Alignment ErrorRO, default = 0
1	CRC Error RO , default = 0
0	Receiver ErrorRO , default = 0

Offset 2	27-24 – Rx Data Buffer Control	(0000 0000h)RO
31-11	Reserved	always reads 0
10-0	Rx Data Buffer Size	default = 0
	The receive data buffer size for total byte count of the entire fr the last descriptor.	

Offset 2	2B-28 – Rx Data Buffer Start Address	RO
31-0	Rx Data Buffer Start Address	
Offset 2	2F-2C – Rx Data Buffer Branch Address	RO
31-0	Rx Data Buffer Branch Address	

Note: Rx20-2F reflect values from the RD being accessed.

Offset 4F-4C - Tx Data Buffer Branch Address.....RO

.....always reads 0

0 Issue interrupt for this packet......default

31-4 Tx Data Buffer Branch Address

1 No interrupt generated

Tx Interrupt Enable

3-1 Reserved



Offset 4	3-40 – Transmit Status (0000 0000h)RW	Offset 4	17-44 – Tx Data Buffer Control (0000 0000h)RO
31	Descriptor Owner	31-24	Reserved always reads 0
	0 Descriptor Owned By Host (NIC cannot	23	Send-Complete Interrupt
	access descriptor)		0 Interrupt not generateddefault
	1 Descriptor Owned by NIC (NIC can access		1 Interrupt generated after send complete
	descriptor)	22	End of Transmit Packet
	This bit has no default so must be set by the driver at		For packets too large to fit into a single transmit
	initialization.		descriptor and thus occupy multiple TD's, this bit
30-16	Reserved always reads 0		reports whether this TD is the End TD.
15	Transmit Error RO , default = 0		0 This TD is not the End TDdefault
	0 Transmit Successful default		1 This TD is the End TD
	1 Excessive Collisions During Transmit Attempt	21	Start of Transmit Packet
14	Reserved always reads 0		For packets too large to fit into a single transmit
13	System Error RO , default = 0		descriptor and thus occupy multiple TD's, this bit
12	Invalid TD Format or Structure or TD Overflow		reports whether this TD is the Start TD.
	RO , default = 0		0 This TD is not the Start TDdefault
11	Transmit Data FIFO UnderflowRO, $def = 0$		1 This TD is the Start TD
10	Carrier Sense Lost During Transmit RO , $def = 0$	20-17	Reserved always reads 0
9	Out of Window CollisionRO, $def = 0$	16	Disable CRC Generation default = 0
	(collision outside initial 64 bytes)	15	Chain Buffer default = 0
8	Transmit Abort (Excessive Collisions) . RO , $def = 0$	14-11	Reserved always reads 0
7	CD Heartbeat Issued (10BaseT Only) RO , $def = 0$	10-0	Tx Data Buffer Size default = 0
6-5	Reserved always reads 0		The transmit data buffer size for this descriptor. The
4	Collision Detected During Transmit RO, $def = 0$		total byte count of the entire frame will be stored in
3-0	Collision Retry CountRO, $def = 0$		the last descriptor.
		Offset 4	B-48 – Tx Data Buffer Start AddressRO
			Tx Data Buffer Start Address



Offset	6C – PHY Address (01h)RW	Offset (6E – Buffer Control 0 (00h)RW
7-6	MII Management Polling Timer Interval (Polling	7-6	Reserved always reads 0
	PHY)	5-3	Rx FIFO Threshold Control
	00 1024 MDC Clock Cycles default		000 Determined by Offset 6 Rcv Ctrl Reg default
	01 512 MDC Clock Cycles		~000 Determined by bits 2-0 of this register
	10 128 MDC Clock Cycles	2-0	DMA Length
	11 64 MDC Clock Cycles		000 32 bytes 8 DWdefault
	MDC is an internal clock with a 960 ns cycle time.		001 64 bytes 16 DW
5	Accelerate MDC Speed		010 128 bytes 32 DW
	0 Normal default		011 256 bytes 64 DW
	1 4x Accelerated		100 512 bytes 128 DW
4-0	Extended PHY Device Address default = 01h		101 1024 bytes 256 DW
	Stored from EEPROM during power-up or EEPROM		11x Store & Forward
	auto-reload but can be programmed by software	0.00	CE D 66 C 4 14 (001)
0.00	CD MH (4 / (121)		6F – Buffer Control 1 (00h)RW
	6D – MII Status (13h)RW		Reserved always reads 0
7	PHY Reset	5-3	Tx FIFO Threshold Control
	0 PHY reset not asserted default		000 Determined by Rx7 Transmit Control default
	1 PHY reset asserted		~000 Determined by this register
6-5	Reserved always reads 0	2-0	Polling Interval Timer
4	PHY Option		This field determines the polling interval when TD /
	0 PHY address updated from EEPROM		RD Auto-Polling is enabled (Rx09[3]=0).
•	1 Use default PHY address of 0001hdefault		000 4 PCI Clocks default
3	PHY Device Received Error		001 1 PCI Clock
	0 No MII errordefault		010 2 PCI Clocks
2	1 MII Error		011 8 PCI Clocks
2	Reserved always reads 0		100 16 PCI Clocks
1	Link Failure		101 32 PCI Clocks
	0 Link successful		110 64 PCI Clocks
0	1 Link unsuccessful (no connection)default		111 128 PCI Clocks
0	PHY Speed		
	0 100 Mb 1 10 Mb default		



Offset '	70 – MII Management Port Command (00h)RW	Offset	74 – EEPROM Command / Status (00h)RW
7	MII (PHY) Auto Polling	7	EEPROM Program CompleteRO , $def = 0$
	0 Disabledefault		Set when EEPROM loading is complete.
	1 Enable (polling interval determined by	6	EEPROM Embedded Program Enable def = 0
	Rx6C[7:6])		When this bit is set, configuration data (in Rx6E, 6F,
6	PHY Read		74, 78, 79, 7A, and 7B) will start to be programmed
	Every time this bit is set to one, the PHY is read		into the EEPROM.
	once. The address read is determined by Rx71[4:0]	5	Dynamically Reload EEPROM Content def = 0
	and the data is stored in Rx73-72.		When this bit toggles, the Ethernet ID (Rx5-0) is
5	PHY Write		reloaded from EEPROM.
	Every time this bit is set to one, the PHY is written	4	EEPROM Direct Program Mode
	once. The address written is determined by		0 Disable default
	Rx71[4:0] and the value in Rx73-72 will be written to		1 Enable (see bits 3-0)
	the PHY.	3	EEPROM Direct Programming Chip Select
	0 Disable default	•	This bit must be set to allow proramming of the
	1 Enable		EEPROM using bits 2-0
4	PHY Direct Programming Mode	2	EEPROM Direct Programming Clock
•	0 Disable (bits 3-0 are ignored) (see bits 6-5) def	=	This bit acts as the clock for direct programming of
	1 Enable (bits 6-5 are ignored) (see bits 2-0)		the EEPROM.
3	MDIO Output Enable Indicator	1	EEPROM Direct Programming Read Data In . RO
2	PHY Direct Programming Write Data Out	-	During direct programming (read), the value in this
-	During direct programming (write), the value in this		bit is written to the EEPROM every time bit-2 of this
	bit is written to the PHY every time bit-0 of this		register (the "clock") toggles.
	register (the "clock") toggles.	0	EEPROM Direct Programming Wr Data Out
1	PHY Direct Programming Read Data InRO	v	During direct programming (write), the value in this
_	During direct programming (read), every time the		bit is written to the EEPROM every time bit-2 of this
	"clock" (bit-0) toggles, the value from the PHY is		register (the "clock") toggles.
	stored in this bit.		register (the crock) toggress.
0	PHY Direct Programming Clock		
v	This bit acts as the clock during direct reads from and		
	direct writes to the PHY.	Offset	78 – EEPROM Control (00h) RW
	direct writes to the 1111.	7	EEPROM Embedded & Direct Programming
Offset '	71 – MII Management Port Address (81h)RW		0 Disable (EEPROM cannot be programmed) def
7	Polling Status		1 Enable (allow EEPROM to be programmed)
	0 Polling mechanism is busy (polling can't be	6	Extension Clock
	initiated)		0 Disable default
	1 Polling mechanism is idle (polling can be		1 Enable (the clock to the EEPROM is sent prior
	initiated) default		to the start of data to allow more time for the
6	Polling Type		EEPROM to return to the ready state)
	0 Poll One Cycle default	5-0	Reserved always reads 0
	1 Auto polling – close the pause function at bit-5		
5	Polling Complete		
-	0 Polling not completedefault		
	1 Polling complete (auto polling data ready)		
4-0	MII Management Port Address Bits 4-0def = 01h		
- 0	This field contains the address of the PHY register to		
	be read or written.		
Offcot	73-72 – PHY DataRW		
	PHY read, the data read from the PHY is stored in this		
	·		
	For writes to the PHY, the data to be written is		

placed in this register.



Offset '	79 – Configuration 1 (00h)RW	Offset	7A – Configuration 2 (00h)RW
7	Transmit Frame Queueing	7	Reserved always reads 0
	0 Enable (frames from the PCI bus can be	6	Unused BootROM Address MA
	queued in the transmit FIFO – a maximum of		This bit controls whether unused BootROM memory
	2 packets may be queued) default		address bits are tied high.
	1 Disable		0 Not tied highdefault
6	Data Parity Generation and Checking	_	1 Tied high
	This bit controls whether PCI parity is enabled.	5	Delayed Transactions for BootROM Memory
	0 Enabledefault		Read
_	1 Disable		This bit controls whether PCI delayed transactions
5	Memory-Read-Line Supported		are enabled.
	This bit controls whether PCI Memory-Read-Line is		0 Disabledefault
	supported.	4.0	1 Enable
	0 Enable default	4-0	Reserved always reads 0
4	1 Disable		
4	Transmit FIFO DMA Interleaved to Receiving FIFO DMA After 32 DW Transaction		
	This bit controls whether during a transmit, priority	Offset	7B – Configuration 3 (00h)RW
	can be given to a receive transaction.	7	Memory Mapped I/O Access
	0 Disable default		0 Disabledefault
	1 Enable (during a transmit, if a receive request		1 Enable
	is seen, the transmit is paused after 32 DW's	6-4	Reserved (Do Not Program) default = 0
	and priority is given to the receive)	3	Backoff Algorithm
3	Receive FIFO DMA Interleaved to Transmitting		0 Fixeddefault
	FIFO DMA After 32 DW Transaction		1 Random
	This bit controls whether during a receive, priority	2	DEC Capture Effect Solution
	can be given to a transmit transaction.		0 Disabledefault
	0 Disable default		1 Enable
	1 Enable (during a receive, if a transmit request	1	AMD Capture Effect Solution
	is seen, the receive is paused after 32 DW's		0 Disable default
	and priority is given to the transmit)	0	1 Enable Packett Algorithm Ontional
2	Memory Read Wait States (for ISA only)	0	Backoff Algorithm Optional 0 Disabledefault
	0 None default		1 Enable
_	1 Insert one wait state 2222		1 Eliable
1	Memory Write Wait States s (for ISA only)		
	0 None		
0	1 Insert one wait state 2222		
0	Latency Timer This hit controls whether PCI Deleved Transactions		
	This bit controls whether PCI Delayed Transactions are enabled.		
	0 Disabledefault		
	1 Enable		
	1 Limbic		



Offset 8	80 – Miscellaneous 1 (00h)RW
7-4	Reserved always reads 0
3	Full Duplex Flow Control
	0 Disabledefault
	1 Enable
2	Half Duplex Flow Control
	0 Disable default
	1 Enable
1	Soft Timer 0 Status / Start
	0 Timer Counting default
	(write 0 after time out to start timer counting)
	1 Timer Timed Out
0	Soft Timer 0 Enable
	0 Disable default
	1 Enable timer to count
Offset 2	81 – Miscellaneous 2 (00h)RW
7	Reserved always reads 0
7 6	Reserved always reads 0 Force Software Reset
7 6	Force Software Reset
•	Force Software Reset Setting this bit resets the MAC. This bit functions
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set,
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines.
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines.
•	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
6	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
5	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal
5 4-1	Force Software Reset Setting this bit resets the MAC. This bit functions differently from Rx09[7] in that when Rx09[7] is set, the MAC will reset only after all state machines are in idle mode (all on-going transactions have been completed). When this bit is set, the MAC will be reset regardless of the status of the state machines. This bit is used when Rx09[7] cannot force a reset due to issues with the state machines. O Normal

Offset	83 – Sticky Hardware Control (00h)RW
7	Legacy WOL Status (for software reference) RO
	This bit reports whether legacy WOL is supported.
	The value is usually derived from a jumper switch.
	0 Disabledefault
	1 Enable
6-4	Reserved always reads 0
3	Legacy WOL StatusRO
	This bit is set when there is a legacy WOL event.
	0 No legacy WOL event occurreddefault
	1 Legacy WOL event occurred
2	Legacy WOL Enable
	This bit controls whether legacy WOL is a wake
	event.
	0 Disable (if a wake event is detected (bit- $3 = 1$),
	PME# will not be asserted)default
	1 Enable (if a wake event is detected (bit- $3 = 1$),
	PME# will be asserted)
1-0	Sticky DS Shadow
	This field reports the current power management
	state of the device.
	00 D0 Statedefault
	01 D1 State
	10 D2 State
	11 D3 State



Offset 84 – MII Interrupt Status (00h)RWC	Offset 8D-8C - Flash AddressRW
The bits in this register correspond to bits in the MII Interrupt Mask register (Rx86). An interrupt is generated when	This register stores the address that is read from or written to when reading or configuring the BootROM.
corresponding bits in both registers equal one.	15-0 Flash Address [15:0]default = 0
 7-4 Reserved (Do Not Program) default = 0 3 Transmit Data Write Buffer Queue Race def = 0 Set when write back race for transmit occurs. Write back race occurs when a new write back is generated 	Offset 8F – Flash Write Data Out
with 2 write backs already queued. 2 Reservedalways reads 0 1 Soft Timer 1 Timeoutdefault = 0	Offset 90 – Flash Read / Write Command
O Soft Timer 0 Timeout	Boot ROM Embedded Write Command def = 0 Setting this bit initiates a write transaction (data in
Offset 86 - MII Interrupt Mask (00h)RW	Rx8F will be written to the address specified in Rx8D-8C).
The bits in this register correspond to bits in the MII Interrupt Status register (Rx84). An interrupt is generated when corresponding bits in both registers equal one.	O Boot ROM Embedded Read Commanddef = 0 Setting this bit initiates a read transaction (data in the address specified in Rx8D-8C will be read and stored
7-4 Reserved (Do Not Program) default = 0	in Rx91).
 3 Transmit Shutdown Interrupt Mask 2 Reserved	Offset 91 – Flash Write Data In
0 Disable	Offset 93 – Flash Checksum (00h)
	7-0 EEPROM Checksum default = 0



Offse	viode Wili Address (UUUUN)K vv	<u> 95-94 – Suspena Moc</u>	Offset
7-0	uring Suspend default = 0	MII Address Durin	15-0
	is field is the same as Rx71[4:0].		

However, during suspend state this field is used because Rx71[4:0] cannot be accessed.

Offset 96 - Suspend Mode PHY Address (00h)RW

Office Of O. Common M. J. M. L. Market N. A. A. Market

Offset	99-98 – Pause Timer (0000h)RW
7-0	Pause Timer Value def = 0
	This field is used for full duplex flow control. When
	the Receive FIFO is nearly full, The transmitter can
	send a pause frame to the transmitting side (generally
	a switch) to request a pause. The length of pause

time is determined by this field.

Offset !	<u> 9D-9C – Soft Timer 0 (0000h)</u>	RW
7-0	Soft Timer 0 Count Value	default = 0
	This field reports the count val-	ue of soft timer 0.

Offset 9F-9E – Soft Timer 1 (0000h)RW

7-0 Soft Timer 1 Count Value.....default = 0 This field reports the count value of soft timer 1.



Offset A0 – Wake On LAN Control Set (00h).....RW Offset A4 – Wake On LAN Control Clear (00h)....RW

- 7 **Link Off Detected** (determines whether the system wakes up from link off detection)
- **6 Link On Detected** (determines whether the system wakes up from link <u>on</u> detection)
- 5 Magic Packet Filter (determines whether the system wakes up when a Magic Packet is detected)
- 4 Unicast Filter (determines whether the system wakes up when a Unicast Packet is detected)
- 3 CRC3 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC3 pattern is detected)
- 2 CRC2 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC2 pattern is detected)
- 1 CRC1 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC1 pattern is detected)
- **O** CRC0 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC0 pattern is detected)

All bits above:

0 Disable default

1 Enable

Offset A1 – Power Configuration Set (00h).....RW Offset A5 - Power Configuration Clear (00h)RW Reserved always reads 0 7-6 **WOL Type** 5 0 Driven by Level......default 1 Driven By Pulse Legacy WOL 4 0 Disable default Enable Reserved 3-2 always reads 0 **Reserved (Do Not Program)**.....default = 0

Offset A3 – Wake On LAN Configuration Set (00h) RW Offset A7 – Wake On LAN Configuration Clear (00h). RW

- 7 Force Power Management Enable over PME Enable Bit (Legacy Use Only)
- **6** Full Duplex During Suspend
- 5 Accept Multicast During Suspend

This bit controls whether multicast packets are accepted during suspend state. Whether a multicast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

4 Accept Broadcast During Suspend

This bit controls whether broadcast packets are accepted during suspend state. Whether a broadcast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

3 MDC Acceleration

1

Enable

2 Extend Clock During Suspend

When enabled, the clock to the PHY is sent prior to the start of data to allow more time for the PHY to return to ready state.

1-0 Reserved always reads 0
All bits above:
0 Disable default

RW	Offset B3-B0 – Pattern CRC0
default = 0	127-0 CRC0 Pattern
RW	Offset B7-B4 – Pattern CRC1
default = 0	127-0 CRC1 Pattern
RW	Offset BB-B8 – Pattern CRC2
default = 0	127-0 CRC2 Pattern
RW	Offset BF-BC – Pattern CRC3
default = 0	127-0 CRC3 Pattern

Offset CF-C0 – Byte Mask 0	RW
Offset DF-D0 – Byte Mask 1	RW
Offset EF-E0 – Byte Mask 2	RW
Offset FF-F0 – Byte Mask 3	RW



FUNCTIONAL DESCRIPTIONS

Power Management

Power Management Subsystem Overview

The power management function of the VT8233 is indicated in the following block diagram:




Figure 3. Power Management Subsystem Block Diagram

Refer to ACPI Specification v1.0 and APM specification v1.2 for additional information.

Processor Bus States

The VT8233 supports the complete set of C0 to C3 processor states as specified in the Advanced Configuration and Power Interface (ACPI) specification (and defined in ACPI I/O space Registers 10-15):

- C0: Normal Operation
- C1: CPU Halt (controlled by software).
- C2: Stop Clock. Entered when the Processor Level 2 register (PMIO Rx14) is read. The STPCLK# signal is asserted to put the processor in the Stop Grant State. The CPUSTP# signal is not asserted so that host clocks remain running. To exit this state, the chip negates STPCLK#.
- C3: Suspend. Entered when the Processor Level 3 register (PMIO Rx15) is read. In addition to STPCLK# assertion as in the C2 state, the SUSST1# (suspend status 1) signal is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz suspend clock (SUSCLK) provided by the VT8233. If the Host Stop bit is enabled, then CPUSTP# is also asserted to stop clock generation and put the CPU into Stop Clock State. To exit this state, the chip negates CPUSTP# and allows time for the processor PLL to lock. Then the SUSST1# and STPCLK# signals are negated to resume to normal operation.

During normal operation, two mechanisms are provided to modulate CPU execution and control power consumption by throttling the duty cycle of STPCLK#:

- a. Setting the Throttle Enable bit to 1, the duty cycle defined in Throttle Duty Cycle (PMIO Rx10) is used.
- THRM# pin assertion enables automatic clock throttling with duty cycle pre-configured in THRM# Duty Cycle (PCI configuration Rx4C).



System Suspend States and Power Plane Control

There are three power planes inside the VT8233. The first power plane (VCCS) is always on unless turned off by the mechanical switch. The second power plane (VCC) is controlled by chip output SUSC# (also called "PSON"). The third plane (VCCRTC) is powered by the combination of the VCCS and the external battery (VBAT) for the integrated real time clock. Most of the circuitry inside the VT8233 is powered by VCC. The amount of logic powered by VCCS is very small; its main function is to control the supply of VCC and other power planes. VCCRTC is always on unless both the mechanical switch and VBAT are removed.

The VT8233 supports multiple system suspend states by configuring the Sleep Type field of ACPI I/O space (PMIO) register Rx5-4:

- a) POS (Power On Suspend): Most devices in the system remain powered. The host bus is put into an equivalent of the C3 state. In particular, the CPU is put into the Stop Grant State or Stop Clock State depending on the setting of the Host Stop bit. SUSST1# is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz SUSCLK provided by the VT8233. As to the PCI bus, setting the PCLK Run bit to 0 enables the CLKRUN protocol defined in the PCI Mobile Design Guide. That is, the PCKRUN# pin will be deactivated after the PCI bus is idle for 26 clocks. Any PCI bus masters including the north bridge may resume PCI clock operation by pulling the PCKRUN# pin low. During the PCKRUN# deactivation period, the PCISTP# pin may be activated to disable the output of the PCI clock generator if the PCI Stop bit is enabled. When the system resumes from POS, the VT8233 can optionally resume without resetting the system, can reset the processor only, or can reset the entire system. When no reset is performed, the chip only needs to wait for the clock synthesizer and processor PLL to lock before the system is resumed, which typically takes 20ms.
- b) STR (Suspend to RAM): Power is removed from most of the system except the system DRAM. Power is supplied to the suspend refresh logic in the north bridge (e.g., VSUS25 of the VT8633) and the suspend logic of the VT8233 (VSUS33).
- c) STD (Suspend to Disk, also called Soft-off): Power is removed from most of the system except the suspend logic of VT8233 (VSUS33).
- **d) Mechanical Off:** This is not a suspend state. All power in the system is removed except the RTC battery.

The suspend state is entered by setting the Sleep Enable bit to 1. Three power plane control signals (SUSA#, SUSB# and SUSC#) are provided to turn off more system power planes as the system moves to deeper power-down states, i.e., from normal operation to POS (only SUSA# asserted), to STR (both SUSA# and SUSB# asserted), and to STD (all three SUS# signals asserted). In particular, the assertion of SUSC# can be used to turn off the VCC supply to the VT8233.

One additional suspend status indicator (SUSST1#) is provided to inform the north bridge and the rest of the system of the processor and system suspend states. SUSST1# is asserted when the system enters the suspend state or the processor enters the C3 state. SUSST1# is connected to the north bridge to switch between normal and suspend-DRAM-refresh modes.

General Purpose I/O Ports

As ACPI compliant hardware, the VT8233 includes PWRBTN#, SLPBTN#, and RI# pins to implement power button, sleep button, and ring indicator functionality, respectively. Furthermore, the VT8233 offers many general-purpose I/O ports with the following capabilities:

- I²C / SMB Support
- Thermal Detect
- · Notebook Lid Open / Close Detect
- Battery Low Detect
- Twelve General Purpose Input Ports (multiplexed with other functions).
- Nineteen General Purpose Output Ports (1 dedicated and 18 multiplexed with other functions)
- Four General Purpose Input / Output Ports (multiplexed with other functions)

In addition, the VT8233 provides an external dedicated SMI pin (EXTSMI#). The external SMI input can be programmed to trigger an SCI or SMI at both the rising and falling edges of the corresponding input signal. Software can check the status of the input pin and take appropriate actions.



Power Management Events

Three types of power management events are supported:

- ACPI-required Fixed Events defined in the PM1a Status and PM1a Enable registers. These events can trigger either SCI or SMI depending on the SCI Enable bit:
 - PWRBTN# Triggering
 - · RTC Alarm
 - Sleep Button
 - ACPI Power Management Timer Carry (always SCI)
 - BIOS Release (always SCI)
- 2) ACPI-aware General Purpose Function Events defined in the GP Status and GP SCI Enable, and GP SMI Enable registers. These events can trigger either SCI or SMI depending on the setting of individual SMI and SCI enable bits:
 - · External SMI triggering
 - · USB Resume
 - Ring Indicator (RI#)
 - Battery Low Detect (BATLOW#)
 - Notebook Lid Open/Close Detect (LID)
 - Thermal Detect (THRM#)

- 3) Generic Global Events defined in the Global Status and Global Enable registers. These registers are mainly used for SMI:
 - PCI Bus Clock Run Resume
 - Primary Interrupt Occurance
 - · GP0 and GP1 Timer Time Out
 - Secondary Event Timer Time Out
 - Occurrence of Primary Events
 (defined in the Primary Activity Status and Primary Activity Enable registers)
 - Legacy USB accesses (keyboard and mouse)
 - Software SMI

System and Processor Resume Events

Depending on the system suspend state, different features can be enabled to resume the system. There are two classes of resume events:

- a) VSUS-based events. Event logic resides in the VSUS plane and thus can resume the system from any suspend state. Such events include PWRBTN#, RI#, BATLOW#, LID, SMBus resume event, RTC alarm, EXTSMI#, and GP1 (EXTSMI1#).
- b) VCC-Based Events. Event logic resides in the VCC plane and thus can only resume the system from the POS state. Such events include the ACPI PM timer, USB resume, and EXTSMIn#.




Figure 4. System Block Diagram Using the VT8633 North Bridge



Legacy Power Management Timers

In addition to the ACPI power management timer, the VT8233 includes the following four legacy power management timers:

GP0 Timer: general purpose timer with primary event **GP1 Timer**: general purpose timer with peripheral event reload

Secondary Event Timer: to monitor secondary events **Conserve Mode Timer**: Hardware-controlled return to standby

The normal sequence of operations for a general purpose timer (GP0 or GP1) is to

- 1) First program the time base and timer value of the initial count (register GP Timer Count).
- 2) Then activate counting by setting the GP0 Start or GP1 Start bit to one: the timer will start with the initial count and count down towards 0.
- 3) When the timer counts down to zero, an SMI will be generated if enabled (GP0 Timeout Enable and GP1 Timeout Enable in the Global Enable register) with status recorded (GP0 Tomeout Status and GP1 Timeout Status in the Global Status register).
- 4) Each timer can also be programmed to reload the initial count and restart counting automatically after counting down to 0. This feature is not used in standard VIA BIOS.

The GP0 and GP1 timers can be used just as the general purpose timers described above. However, they can also be programmed to reload the initial count by system primary events or peripheral events thus used as primary event (global standby) timer and peripheral timer, respectively. The secondary event timer is solely used to monitor secondary events.

System Primary and Secondary Events

Primary system events are distinguished in the Primary Activity Status and Primary Activity Enable registers:

Bit Event Trigger
7 Keyboard Access I/O port 60h
6 Serial Port Access I/O ports 3F8h-3FFh, 2F8h-2FFh,

3E8h-3EFh, or 2E8h-2EFh

5 Parallel Port Access
 4 Video Access
 I/O ports 378h-37Fh or 278h-27Fh
 I/O ports 3B0h-3DFh or memory

A/B segments I/O ports 1F0h-1F7h, 170h-177h,

or 3F5h

2 Reserved

3 IDE/Floppy Access

1 **Primary Interrupts** Each channel of the interrupt

controller can be programmed to be a primary or secondary interrupt

merrup

0 ISA Master/DMA Activity

Each category can be enabled as a primary event by setting the corresponding bit of the Primary Activity Enable register to 1. If enabled, the occurrence of the primary event reloads the

GP0 timer if the Primary Activity GP0 Enable bit is also set to 1. The cause of the timer reload is recorded in the corresponding bit of Primary Activity Status register while the timer is reloaded. If no enabled primary event occurs during the count down, the GP0 timer will time out (count down to 0) and the system can be programmed (setting the GP0 Timeout Enable bit in the Global Enable register to one) to trigger an SMI to switch the system to a power down mode.

The VT8233 distinguishes two kinds of interrupt requests as far as power management is concerned: the primary and secondary interrupts. Like other primary events, the occurrence of a primary interrupt demands that the system be restored to full processing capability. Secondary interrupts, however, are typically used for housekeeping tasks in the background unnoticeable to the user. The VT8233 allows each channel of interrupt request to be declared as either primary, secondary, or ignorable in the Primary IRQ Channel and Secondary IRQ Channel registers. Secondary interrupts are the only system secondary events defined in the VT8233.

Like primary events, primary interrupts can be made to reload the GP0 timer by setting the PIRQ Enable bit to 1. Secondary interrupts do not reload the GP0 timer. Therefore the GP0 timer will time out and the SMI routine can put the system into power down mode if no events other than secondary interrupts are happening periodically in the background.

Primary events can be programmed to trigger an SMI (setting of the Primary Activity Enable bit). Typically, this SMI triggering is turned off during normal system operation to avoid degrading system performance. Triggering is turned on by the SMI routine before entering the power down mode so that the system may be returned to normal operation at the occurrence of primary events. At the same time, the GP0 timer is reloaded and the count down process is restarted.

Peripheral Events

Primary and secondary events define system events in general and the response is typically expressed in terms of system events. Individual peripheral events can also be monitored by the VT8233 through the GP1 timer. The following four categories of peripheral events are distinguished (via the GP Reload Enable register):

Bit-7 **Keyboard Access**Bit-6 **Serial Port Access**Bit-4 **Video Access**Bit-3 **IDE/Floppy Access**

The four categories are subsets of the primary events as defined in Primary Activity Enable and the occurrence of these events can be checked through a common register Primary Activity Status. As a peripheral timer, GP1 can be used to monitor one (or more than one) of the above four device types by programming the corresponding bit to one and the other bits to zero. Time out of the GP1 timer indicates no activity of the corresponding device type and appropriate action can be taken as a result.



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Comment
T_{S}	Storage Temperature	-55	125	°C	
$T_{\rm C}$	Case Operating Temperature	0	85	°C	
V_{CC}	Core Voltage	-0.5	2.625	Volts	2.5V (VT8233A is 3.3V core)
V _{CC25}	2.5V I/O Voltage	-0.5	$V_{CC} + 0.25$	Volts	2.5V
V _{CCVK}	V-Link Compensation Voltage	-0.5	$V_{CC} + 0.25$	Volts	2.5V
V _{CCPLL}	PLL Voltage	-0.5	$V_{CC} + 0.25$	Volts	2.5V
V _{CCRAM}	LAN RAM Voltage	-0.5	$V_{CC} + 0.25$	Volts	2.5V
V_{CC33}	3.3V I/O Voltage	-0.5	3.6	Volts	3.3V
V _{SUS33}	Suspend Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCUSB}	USB Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCMII}	LAN MII Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V_{BAT}	Battery Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{LREF}	V-Link Reference Voltage	-0.5	V _{CC25} * 0.38	Volts	0.9V
	Input voltage (3.3V-only inputs)	-0.5	$V_{CC33} + 0.3$	Volts	FERR#, USBCLK, PWRBTN#, EXTSMI#, BATLOW#, SMBCK1-2, SMBDT1-2

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

$$\begin{split} &T_{C}=0\text{ - }85^{O}C\text{, }V_{CC33}=V_{SUS33}=V_{CCUSB}=V_{CCMII}=3.3V\text{ $\pm5\%$, }V_{BAT}=3.3V\text{ }+0.3\text{ }/-1.3V\\ &V_{CC}=V_{CC25}=V_{CCVK}=V_{CCRAM}=V_{CCPLL}=2.5V\text{ }\pm5\%\text{, }V_{LREF}=0.9V\text{ }\pm5\%\text{, }GND=0V \end{split}$$

Symbol	Parameter	Min	Max	Unit	Condition
$V_{\rm IL}$	Input low voltage	-0.5	0.8	V	
V_{IH}	Input high voltage	2.0	V _{CC33} +0.3	V	
V _{OL}	Output low voltage		0.45	V	$I_{OL} = 4.0 \text{mA}$
V _{OH}	Output high voltage	2.4	ı	V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input leakage current	_	±10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate leakage current	_	±20	uA	$0.45 < V_{OUT} < V_{CC}$



Power Requirements

Symbol	Parameter	Тур	Max	Unit	Condition
I_{CC}	Power supply current – Core (2.5V)			mA	At max operating frequency
I_{CC25}	Power supply current – I/O (2.5V)			mA	At max operating frequency
I_{CC33}	Power supply current – I/O (3.3V)			mA	At max operating frequency
I_{SUS33}	Power supply current – Suspend (3.3V)			mA	At max operating frequency
I_{CCUSB}	Power supply current – USB (3.3V)			mA	At max operating frequency
I _{CCMII}	Power supply current – LAN (3.3V)			mA	At max operating frequency
I_{CCRAM}	Power supply current – RAM (2.5V)			mA	At max operating frequency
I_{CCVK}	Power supply current – V-Link (2.5V)			mA	At max operating frequency
I_{CCPLL}	Power supply current – PLL (2.5V)			mA	At max operating frequency
I _{VLREF}	Power supply current – 0.9V Reference			uA	At max operating frequency
I_{BAT}	Power supply current – RTC Battery		5	uA	At max operating frequency
P _{MAX}	Power dissipation		2.5	W	At max operating frequency



PACKAGE MECHANICAL SPECIFICATIONS




Figure 5. Mechanical Specifications – 376 Pin Ball Grid Array Package