

Data Sheet

VT8237R South Bridge

Revision 2.06
December 15, 2004
VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2002 - 2004 VIA Technologies Incorporated. Printed in the United States. All RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT8233, VT8233A, VT8235, VT8235PCI and VT8237R may only be used to identify products of VIA Technologies.

VIA C3[™] is a registered trademark of VIA Technologies.

AMD-K7™ and Athlon™ are registered trademarks of Advanced Micro Devices.

Celeron™ ,Pentium™, Pentium-II™, Pentium-4™, MMX™, and Intel™ ,are registered trademarks of Intel Corporation.

PS/2™ is a registered trademark of International Business Machines Corporation.

Windows XP[™], Windows 2000[™], Windows ME[™], Windows 98[™], Windows 95[™], and Plug and Play[™] are registered trademarks of Microsoft Corporation.

PCI[™] is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:

940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Web: http://www.viatech.com

Taipei Office:

1st Floor, No. 531 Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Web: http://www.via.com.tw



REVISION HISTORY

Document Release	Date	Revision	Initials
1.07	10/9/03	Modified Figure 2 & Figure 3 block diagram for SATA devices	DA
		Fixed signal description for MIIVCC and EEDI	
		Fixed power voltage for signals VCCAO, VCCAS, VCCATS, VCC, VSUS25,	
		VSUSUSB, MIIVCC25, RAMVCC, VCCUPLL, PLLVCC	
1.08	10/9/03	Modified the power supply current of SATA oscillator on page 169	DA
1.09	10/16/03	Modified note for Dev.16 Fun.5 Offset 2F-2C on page 86	DA
1.1	10/23/03	Added Figure 8. Mechanical Spec for place of origin in China.	DA
		Modified cover page style & header	
1.11	11/5/03	Updated Device 15 Function 0 Rx45[6] and Device 17 Function 0 Rx5C[0]	DA
1.20	2/11/04	Updated GPI17/CPUMISS signal description. Added Strap Pin Table.	DA
		Updated D17 F0 Rx4F[3], Rx54, RxE0 and E1, I/O offset 50 and 52	
		Changed Ultra V-Link pin names VAD to VD in Figure 4, Table 1, Table 2 and pin	
		descriptions	
		Removed Figure 8. Modified Figure 7 Mechanical Spec. by adding China as Country	
		of Assembly and adding CD to chip version	
1.21	2/16/04	Modified Pins G22 (VIIN) and F23 (VIOUT) to NC.	DA
1.22	2/25/04	Updated inter-operable VIA North Bridges in product features	DA
		Updated Figure 4, Table 1, Table 2 and Figure 6	
		Modified VCC, VCCUPLL and PLLVCC voltage	
		Added Pin Numbers to Strap Pins Table	
		Added headings to pin description tables	
		Updated D18F0 Rx6, 7, 8, 9, 0C, 0D, 23-20, 43-40, 6E and 6F	
		Updated Absolute Maximum Ratings, DC Characteristics and Power Requirements	
1.23	3/11/04	Updated V-Link product features. Fixed AC'97 Audio Controller product features to	DA
		be AC97 2.2 compliant	
1.24	3/31/04	Fixed total number of VCC33 pins on page 8 and 9.	DA
		Updated Figure 4, Table 1 and Table 2. Updated Absolute Maximum Ratings	
		Fixed pin# errors for DNSTB, USB6+, USB6- and PDDACK#	
		Added PERR# pin description to PCI Interface Pin Description Table	
		Modified Power Management I/O Space Registers I/O offset 1-0 bit 8	
1.25	4/26/04	Modified I/O attribute of Pin LFRM#, LREQ0# and LREQ1# in Table 1&2 and pin	DA
		description table	
1.26	5/10/04	Updated D18F0 I/O Register Rx7B	DA
1.27	5/11/04	Updated D17F5 I./O Base 0 Rx41[4]	DA
1.28	6/16/04	Modified PDA[2-0], SDA[2-0] pin descriptions	DA
	_,	Fixed D17F0 Rx81[7]	
1.29	7/7/04	Updated D15F0 Rx52[2], D17F0 Rx40. Added D15F0 Rx5E, Rx5F. Updated	DA
	0.1515	SDIOR# signal description	
1.3	9/6/04	Added Lead-Free package diagram	DA
		Updated D15F0 Rx43, Rx51[4:3], added Rx4E and removed Rx5F	
	0/00/04	Updated Table 9. APIC Fixed IRQ Routing	
1.31	9/22/04	Updated D17F0 Rx80[5] and added RxC, E & F to D16F0-3.	DA
2.0	0/02/2	Removed Rx33-30 from D15F0	F. 1
2.0	9/22/04	Changed product name to VT8237R	DA
2.01	10/13/04		DA
2.22	10/0=/0:	Added D16F4 Rx5A-5E and updated D17F0 RxEC	D :
2.02	10/27/04		DA
2.03	11/3/04	Updated D17F0 Rx95[6]	DA
2.04		Updated GPI17, GPI18 signal description and lead-free package diagram	DA
2.05	12/1/04	Updated KBKC, KBDT signal descriptions	DA
2.06	12/15/04	Fixed FERR# signal description	DA



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	V
LIST OF TABLES	VI
PRODUCT FEATURES	1
OVERVIEW	4
PINOUTS	7
PIN DESCRIPTIONS	10
V-Link Pin Descriptions	10
CPU, APIC and CPU Control Pin Descriptions	
PCI Bus Pin Descriptions	
MII, Serial EEPROM and Low Pin Count Pin Descriptions	
USB, SMB Pin Descriptions	
' 1	
Enhanced IDE Interface Pin Descriptions	
Serial ATA Pin Descriptions	
AC'97 Audio and Modem Pin Descriptions	
Serial IRQ and PC / PCI DMA Pin Descriptions	
Internal Keyboard Controller and Speaker Pin Descriptions	18
Programming Chip Selects Pin Descriptions	19
General Purpose Inputs Pin Descriptions	
General Purpose Outputs Pin Descriptions	
Power Management and Event Pin Descriptions	
Clocks, Resets, Power Status, Power and Ground Pin Descriptions	
Strap Pin Descriptions	
•	
REGISTERS	
REGISTER OVERVIEW	
REGISTER DESCRIPTIONS	43
Legacy I/O Ports	43
Keyboard Controller I/O Registers	
DMA Controller I/O Registers	
Interrupt Controller I/O Registers	47
Timer / Counter Registers	47
CMOS / RTC I/O Registers	48
Keyboard / Mouse Wakeup Index / Data Registers	49
Keyboard / Mouse Wakeup Registers	
Memory Mapped I/O APIC Registers	
Indexed I/O APIC Registers	
Configuration Space I/O	
Device 15 Function 0 Registers – Serial ATAController	
PCI Configuration Space Header	
SATA-Controller-Specific Configuration Registers	
SATA Link Control Registers	
SATA DIV Control Registers	
SATA PHY Control Registers.	
Transport Status Registers	
PHY Status Registers Channel Control Registers	
Channel Control Registers	
Power Management Control Registers	
Miscellaneous Control Registers	60



	SATA I/O Registers	61
De	vice 15 Function 1 Registers - Enhanced IDE Controller	62
	PCI Configuration Space Header	62
	IDE-Controller-Specific Configuration Registers	
	IDE Power Management Registers	
	IDE Back Door Registers	
	IDE I/O Registers	
De	vice 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1	
	PCI Configuration Space Header.	
	USB 1.1-Specific Configuration Registers	
	USB 1.1 Ports 0-1 I/O Registers	72
De	vice 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3	
	PCI Configuration Space Header.	
	USB 1.1-Specific Configuration Registers	
	USB 1.1 Ports 2-3 I/O Registers	
De	vice 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5	77
	PCI Configuration Space Header.	
	USB 1.1-Specific Configuration Registers	
	USB 1.1 Ports 4-5 I/O Registers	80
De	vice 16 Function 3 Registers - USB 1.1 UHCI Ports 6-7	
	PCI Configuration Space Header.	
	USB 1.1-Specific Configuration Registers	
	USB 1.1 Ports 6-7 I/O Registers	84
De	vice 16 Function 4 Registers - USB 2.0 EHCI	85
	PCI Configuration Space Header.	
	USB 2.0-Specific Configuration Registers	
	EHCI USB 2.0 I/O Registers	
De	vice 16 Function 5 Registers - USB Direct Device Communications	
	PCI Configuration Space Header.	
	USB-Device-Communications-Specific Registers	
	USB Device Controller Interface (UDCI) Memory Mapped I/O Registers	92
De	vice 17 Function 0 Registers – Bus Control and Power Management	98
	PCI Configuration Space Header.	
	ISA Bus Control	
	LPC Firmware Memory Control	
	Miscellaneous Control	
	Function Control	
	Serial IRQ, LPC, and PC/PCI DMA Control	
	Plug and Play Control - PCI	
	GPIO and Miscellaneous Control	
	Programmable Chip Select Control	
	Output Control	
	High Precision Event Timers (HPET)	107
	ISA Decoding Control	
	Power Management-Specific Configuration Registers System Management Bus-Specific Configuration Registers) I I 117
	SMB GPIO Slave Command Codes General Purpose I/O Control Registers	
	Watchdog Timer Registers	
	Power Management I/O-Space Registers	
	System Management Bus I/O-Space Registers	
D.	evice 17 Function 5 Registers - AC97 Audio Controller	
D	PCI Configuration Space Header	
	Audio-Specific PCI Configuration Registers.	
	I/O Base 0 Regs – Audio Scatter / Gather DMA	
D	evice 17 Function 6 Registers - AC97 Modem Controller	
D	PCI Configuration Space Header	
	Modem-Specific PCI Configuration Registers	
	I/O Base 0 Regs – Modem Scatter / Gather DMA	
D	evice 18 Function 0 Registers - LAN	
D)	/11/1 TO FURCHOR V INCESSION = LATI	
	PCI Configuration Space Header	150
	PCI Configuration Space Header LAN-Specific PCI Configuration Registers	
	PCI Configuration Space Header LAN-Specific PCI Configuration Registers LAN I/O Registers	150



FUNCTIONAL DESCRIPTIONS	164
POWER MANAGEMENT	
Power Management Subsystem Overview	164
Processor Bus States	
System Suspend States and Power Plane Control.	
General Purpose I/O Ports	
Power Management Events	166
System and Processor Resume Events	
Legacy Power Management Timers	
System Primary and Secondary Events	
Peripheral Events	
ELECTRICAL SPECIFICATIONS	169
ABSOLUTE MAXIMUM RATINGS	
DC CHARACTERISTICS	169
REGISTER BITS POWERED BY VBAT	
REGISTER BITS POWERED BY VSUS25	
Power Requirements	
PACKAGE MECHANICAL SPECIFICATIONS	172



LIST OF FIGURES

FIGURE 1. PC SYSTEM CONFIGURATION USING THE VT8237R	4
FIGURE 2. BLOCK DIAGRAM WITH 2 SERIAL-ATA DEVICES	5
FIGURE 3. BLOCK DIAGRAM WITH 4 SERIAL-ATA DEVICES	
FIGURE 4. BALL DIAGRAM (TOP VIEW)	
FIGURE 5. POWER MANAGEMENT SUBSYSTEM BLOCK DIAGRAM	
FIGURE 6. SYSTEM BLOCK DIAGRAM USING THE PT800 NORTH BRIDGE	
FIGURE 7. MECHANICAL SPECIFICATIONS – 539 PIN BALL GRID ARRAY PACKAGE	
FIGURE 8. LEAD-FREE MECHANICAL SPECIFICATIONS – 539 PIN BALL GRID ARRAY PACKAS	



LIST OF TABLES

TABLE 1. PIN LIST (<u>NUMERICAL</u> ORDER)	8
TABLE 2. PIN LIST (ALPHABETICAL ORDER)	9
TABLE 3. MEMORY MAPPED REGISTERS	
TABLE 4. FUNCTION SUMMARY	24
TABLE 5. SYSTEM I/O MAP	24
TABLE 6. REGISTERS	25
TABLE 7. KEYBOARD CONTROLLER COMMAND CODES	
TABLE 8. CMOS REGISTER SUMMARY	
TABLE 9. APIC FIXED IRQ ROUTING	
TABLE 10. PNP IRQ ROUTING TABLE	



VT8237R

"ULTRA V-LINK" SERIAL ATA SOUTH BRIDGE

16-BIT V-LINK FOR HIGH BANDWIDTH NORTH BRIDGE DATA TRANSFER,
DUAL CHANNEL SERIAL ATA / RAID CONTROLLER,
ULTRADMA-133/100/66/33 MASTER MODE EIDE CONTROLLER,
INTEGRATED FAST ETHERNET AND EIGHT PORT USB 2.0,
DIRECT SOUND AC97 AUDIO, KEYBOARD / MOUSE CONTROLLER,
RTC, LPC, SMBUS, SERIAL IRQ, PLUG AND PLAY, ACPI,
AND PC2001 COMPLIANT ENHANCED POWER MANAGEMENT

PRODUCT FEATURES

• Inter-operable with a wide variety of existing VIA North Bridges

- Combines with PT890 / K8T890 for high performance Pentium 4 / Athlon 64 (Operton) based server / workstation / desktop designs
- Combines with PT880 / KT600 / KT880 / K8T800 for performance Pentium 4 / Athlon / Athlon 64 (Operton) based desktop designs
- Combines with PM880 / PM800 / KM400A for value Pentium 4 / Athon based desktop designs
- Combines with PN880 / PN800 / KN400A for complete Pentium 4 / Athlon based mobile designs
- Combines with CN400 for complete featured, power efficient VIA C3 based desktop / mobile embedded designs

• High Bandwidth 1GB/sec 16-bit"Ultra V-Link" Client Controller

- Supports 16-bit, 66 MHz, 4x and 8x transfer modes, Ultra V-Link interface with 1 GB/sec total bandwidth
 - Full duplex, with separate 8-bit Up and Down data path and command / strobe, in 8x mode
 - Half duplex, with 16-bit data path, in 4x mode
- Request / Data split-transaction
- Transaction assurance for V-Link Host-to-Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to minimize data wait-state and throttle transfer latency to avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead

Integrated Peripheral Controllers

- Dual channel Serial ATA / RAID controller
- Dual channel UltraDMA-133 / 100 / 66 / 33 master mode EIDE controller
- Integrated Fast Ethernet Controller with 1 / 10 / 100 Mbit capability
- Integrated USB 2.0 Controller with four root hubs and eight function ports
- AC-link interface for AC-97 audio codec and modem codec
- HSP modem support
- Integrated DirectSound compatible digital audio controller
- LPC interface for Low Pin Count interface to Super-I/O or ROM

Integrated Legacy Functions

- Integrated Keyboard Controller with PS2 mouse support
- Integrated DS12885-style Real Time Clock with extended 256 byte CMOS RAM and Day/Month Alarm for ACPI
- Integrated DMA, timer, and interrupt controller
- Serial IRQ for docking and non-docking applications
- Fast reset and Gate A20 operation



• UltraDMA-133 / 100 / 66 / 33 Master Mode EIDE (Parallel ATA) Controller

- Dual channel master mode hard disk controller supporting four Enhanced IDE devices
- Transfer rate up to 133MB/sec to cover PIO mode 4, multi-word DMA mode 2 drives, and UltraDMA-133 interface
- Increased reliability using UltraDMA-133/100/66 transfer protocols
- Thirty-two levels (doublewords) of prefetch and write buffers
- Dual DMA engine for concurrent dual channel operation
- Bus master programming interface for SFF-8038i rev.1.0 and Windows-95 compliant
- Full scatter gather capability
- Support ATAPI compliant devices including DVD devices
- Support PCI native and ATA compatibility modes
- Complete software driver support

• Dual Channel Serial ATA / RAID Controller

- Complies with Serial ATA Specification Revision 1.0
- Dual Channel master mode PCI
- On-chip two-channel Serial ATA (S-ATA) PHY for support of up to two S-ATA devices directly
- Supports optional external S-ATA PHY on P-ATA secondary port for support of two additional S-ATA devices
- Primary P-ATA port can support two P-ATA devices (master and slave) along with two S-ATA devices on the P-ATA secondary port (with external S-ATA PHY) plus two more S-ATA devices on the direct S-ATA interface
- S-ATA devices can be configured in multiple RAID configurations supports RAID Level 0, RAID Level 1, RAID Level 0+1 and JBOD
- S-ATA drive transfer rate is capable of up to 150 MB/s per channel (serial speed of 1.5 Gbit/s)
- External Crystal input for Serial ATA port operation

• Fast Ethernet Controller

- High performance PCI master interface with scatter / gather and bursting capability
- Standard MII interface to external PHYceiver
- 1 / 10 / 100 MHz full and half duplex operation
- Independent 2K byte FIFOs for receive and transmit
- Flexible dynamically loadable EEPROM algorithm
- Physical, Broadcast, and Multicast address filtering using hashing function
- Magic packet and wake-on-address filtering
- Software controllable power down

• Universal Serial Bus Controller

- USB v2.0 and Enhanced Host Controller Interface (EHCI) v1.0 compatible
- USB v1.1 and Universal Host Controller Interface (UHCI) v1.1 compatible
- Four root hubs and eight functional ports
- Integrated physical layer transceivers with optional over-current detection status on USB inputs
- Port 0 support of direct communication via built-in device controller
- Eighteen level (doublewords) data FIFO with full scatter and gather capability
- Legacy keyboard and PS/2 mouse support

Direct Sound Ready AC97 Digital Audio Controller

- AC-Link access to 4 CODECs (AC97 + AMC97 + MC97)
- Multichannel Audio
- Bus Master Scatter / Gather DMA
- Dedicated read and write channels supporting simultaneous stereo playback and record
- Dedicated read and write channels supporting simultaneous modem receive and transmit
- 1 stereo DirectSound channel with source / volume control / mixer
- 1 shared FM / SPDIF PCM read channel
- 1 dedicated channel supporting multi-channel audio
- 32-byte line-bufers for each SGD channel
- Programmable 8bit / 16bit mono / stereo PCM data format support
- AC97 2.2 compliant



• System Management Bus Interface

- Host interface for processor communications
- Slave interface for external SMBus masters

Concurrent PCI Bus Controller

- 33 MHz operation
- Supports up to six PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec (north bridge data transfer via high speed V-Link)
- PCI master snoop ahead and snoop filtering
- Eight DW of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Four lines of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs

• Sophisticated PC2001-Compatible Mobile Power Management

- Supports both ACPI (Advanced Configuration and Power Interface) and legacy (APM) power management
- ACPI v2.0 and APM v1.2 Compliant
- CPU clock throttling and clock stop control for complete ACPI C0 to C3 state support
- PCI bus clock run, Power Management Enable (PME) control, and PCI/CPU clock generator stop control
- Supports multiple system suspend types: power-on suspends with flexible CPU/PCI bus reset options, suspend to DRAM, and suspend to disk (soft-off), all with hardware automatic wake-up
- Multiple suspend power plane controls and suspend status indicators
- One idle timer, one peripheral timer and one general purpose timer, plus 24/32-bit ACPI compliant timer
- Normal, doze, sleep, suspend and conserve modes
- Global and local device power control
- System event monitoring with two event classes
- Primary and secondary interrupt differentiation for individual channels
- Dedicated input pins for power and sleep buttons, external modem ring indicator, and notebook lid open/close for system wake-up
- 32 general purpose input ports and 32 output ports
- Multiple internal and external SMI sources for flexible power management models
- Enhanced integrated real time clock (RTC) with date alarm, month alarm, and century field
- Thermal alarm on external temperature sensing circuit
- I/O pad leakage control

Plug and Play Controller

- PCI interrupts steerable to any interrupt channel
- Steerable interrupts for integrated peripheral controllers: USB, floppy, serial, parallel, and audio
- Microsoft Windows XP[™], Windows NT[™], Windows 2000[™], Windows 98[™] and plug and play BIOS compliant

Built-in NAND-tree pin scan test capability

- 0.22um, 2.5V, low power CMOS process
- Single chip 27 x 27 mm, 1.0 mm ball pitch, 539 pin BGA



OVERVIEW

The VT8237R South Bridge is a high integration, high performance, power-efficient, and high compatibility device that supports Intel and non-Intel based processor to V-Link bus bridge functionality to make a complete Microsoft PC2001-compliant PCI/LPC system. The VT8237R includes standard intelligent peripheral controllers:

- a) Serial ATA dual channel controller with RAID capability.
- b) Master mode enhanced IDE controller with dual channel DMA engine and interlaced dual channel commands. Dedicated FIFO coupled with scatter and gather master mode operation allows high performance transfers between PCI and IDE devices. In addition to standard PIO and DMA mode operation, the VT8237R also supports the UltraDMA-133, 100, 66, and 33 standards to allow reliable data transfer at rates up to 133 MB/sec. The IDE controller is SFF-8038i v1.0 and Microsoft Windows-family compliant.
- c) IEEE 802.3 compliant 10 / 100 Mbps PCI bus master Ethernet MAC with standard MII interface to external PHYceiver.
- d) Universal Serial Bus controller that is USB v2.0 / 1.1 and Universal HCI v2.0 / 1.1 compliant. The VT8237R includes four root hubs with eight function ports with integrated physical layer transceivers. The USB controller allows hot plug and play and isochronous peripherals to be inserted into the system with universal driver support. The controller also implements legacy keyboard and mouse support so legacy software can run transparently in a non-USB-aware OS environment.
- e) Integrated bus-mastering dual full-duplex direct-sound AC97-link-compatible sound system.
- f) Full System Management Bus (SMBus) interface.
- g) Keyboard controller with PS2 mouse support.
- h) Real Time Clock with 256 byte extended CMOS. In addition to the standard ISA RTC functionality, the integrated RTC also includes the date alarm, century field, and other enhancements for compatibility with the ACPI standard.
- i) Notebook-class power management functionality compliant with ACPI and legacy APM requirements. Multiple sleep states (power-on suspend, suspend-to-DRAM, and suspend-to-Disk) are supported with hardware automatic wake-up. Additional functionality includes event monitoring, CPU clock throttling and stop (Intel processor protocol), PCI bus clock stop control, modular power, clock and leakage control, hardware-based and software-based event handling, general purpose I/O, chip select and external SMI.
- j) Plug and Play controller that allows complete steerability of all PCI interrupts and interrupts / DMA channels to any interrupt channel. One additional steerable interrupt channel is provided to allow plug and play and reconfigurability of onboard peripherals for Windows family compliance.




Figure 1. PC System Configuration Using the VT8237R



The VT8237R also enhances the functionality of standard integrated peripherals. The integrated interrupt controller supports both edge and level triggered interrupts channel by channel. The integrated DMA controller supports type F DMA in addition to standard ISA DMA modes. Compliant with the PCI-2.2 specification, the VT8237R supports delayed transactions and remote power management so that slower internal ISA peripherals do not block the traffic of the PCI bus. Special circuitry is built in to allow concurrent operation without causing deadlock even in a PCI-to-PCI bridge environment. The chip also includes eight levels (doublewords) of line buffers from the PCI bus to internal ISA bus devices to further enhance overall system performance.

The high performance Serial ATA RAID Controller in the VT8237R supports RAID Level 0, RAID Level 1, RAID Level 0+1 and JBOD. The internal PCI interface of the Serial ATA controller complies with PCI Specification Revision 2.2. The chip also complies with revision 1.0 of the scatter / gather host DMA mechanism of "Programming Interface for Bus Master IDE Controller". The VT8237R complies with Serial ATA Specification Revision 1.0 and includes two internal Serial-ATA direct interfaces (i.e., a two-channel S-ATA PHY is provided on-chip) plus two Parallel-ATA channels (primary and secondary). An external S-ATA PHY is also supported which is multiplexed on the P-ATA secondary interface. By that mechanism, an external Serial-ATA PHY can be implemented on the secondary Parallel-ATA interface for support of up to four S-ATA devices total (see figures below) along with two Parallel-ATA devices (master and slave) on the Parallel-ATA primary channel.




Figure 2. Block Diagram with 2 Serial–ATA devices






Figure 3. Block Diagram with 4 Serial-ATA devices



PIN	OUTS										Figur	e 4. Ba	all Dia	gram (Top V	iew)										
Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	GND	GND	INTG# GPIO14	INT A#	REQ 0#	GNT 0#	MD CK	MRX D2	MTX D3	MTX D0	M CRS	EE DI	USB GND	USB P7+	USB GND	USB P5+	USB GND	USB P3+	USB GND	USB P1+	USB GND	USB VCC	VCC UPLL	USB OC5#	USB OC7#	USB OC6#
В	GND	GND	INTH# GPIO15	INT B#	INT C#	REQ 1#	MD IO	MRX D1	MTX D2	MTX D1	M COL	EE DO	USB GND	USB P7–	USB GND	USB P5-	USB GND	USB P3–	USB GND	USB P1-	USB GND	USB VCC	VCC UPLL	USB OC4#	USB REXT	USB OC2#
C	CBE 1#	SERR#	PERR#	INT D#	REQ 2#	GNT 2#	MRX D3	MRX D0	MRX CLK	MTX CLK	MTX ENA	EE CK	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND	USB VCC	GND UPLL	VSUS USB	USB OC3#	USB OC0#
D	AD11	AD13	AD14	INTE# GPIO12	REQ 3#	GNT 1#	PHY RST#	MRX DV	MII VCC	MRX ERR	EE CS#	MII VCC25	USB GND	USB P6+	USB GND	USB P4+	USB GND	USB P2-	USB GND	USB P0-	USB GND	USB VCC	GND UPLL	USB OC1#	UPEN# GPO9	UPWR GPI9
E	AD8	CBE 0#	AD10	INTF# GPIO13	GNT 3#	LAN GND	LAN VCC	GND	MII VCC	MII VCC	MII VCC	MII VCC25	USB GND	USB P6–	USB GND	USB P4–	USB GND	USB P2+	USB GND	USB P0+	USB GND	USB VCC	USB CLK	VD 08	VD 13	VD 12
F	AD4	AD7	AD15	PAR	F5	GND	GND	F8	9	10	11	12	13	14	15	16	17	18	19	20	F21	USB VCC	NC	V PAR	GND	VD 04
G	AD5	AD0	AD9	AD12	G5	G6	G 7		LAN	Pins							USB	Pins		V- Link	G21	NC	VD 09	VBE 0#	VD 05	VD 01
Н	T RDY#	DEV SEL#	AD3	AD6	Н5				VCC 33	VCC 33	VCC 33	VCC 33	USB GND	USB GND	USB GND	USB GND	USB GND	USB GND		Pins	H21	VL VREF	GND	DN STB#	VD 0	DN STB
J	FRM#	I RDY#	AD2	AD1	GND	J6	1	VCC 33	VCC 25	VCC 25	VCC 25	VCC 25	USB VCC	USB VCC	USB VCC	USB VCC	USB VCC	USB VCC		J20	GND	VL	VD 03	UP STB#	GND	UP STB
K	AD19	AD18	AD16	STOP#	GND	K6	PCI	VCC 33	VCC 25	K10	11	12	13	14	15	16	K17	GND	GND	K	VCC VK	VD 06	UP CMD	VD 07	DN CMD	VD 02
L	AD23	AD21	AD17	CBE 2#	L5		Pins	VCC 33	VCC 25	L	GND	GND	GND	GND	GND	GND	L	VCC 25	VCC VK	L	VCC VK	V CLK	VCC VK	VD 14	VD 11	VD 10
M	AD25	AD24	CBE 3#	AD20	M5			VCC	VCC 25	M	GND	GND	GND	GND	GND	GND	M	VCC 25	VCC VK	M	VCC	VCC VK	VCC VK	VCC VK	VCC VK	VD 15
N	AD29	AD28	AD27	AD22	N5			VCC	VCC 25	N	GND	GND	GND	GND	GND	GND	N	VCC 25	VCC VK	N	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
P	AD30	AD31	REQ	AD26	GND	P6		VCC 33	VCC 25	P	GND	GND	GND	GND	GND	GND	P	VCC 25	VCC VK	P	DP SLP#	VCC VK	VCC VK	VCC VK	VCC VK	VCC VK
R	PCI RST#	GNT5# GPO7	REQ5# GPI7	GNT 4#	GND	R6		VCC	VCC 25	R	GND	GND	GND	GND	GND	GND	R	VCC 25	VCC 33	R	GND	GHI#	PCI CLK	STP CLK#	APICD0 GPIO10	INIT#
Т	AC BTCK	AC SYNC	AC RST#	VSUS 25	Т5	AC97		VCC	VCC 25	T10	GND	GND	GND	GND	GND	GND	Т	VCC	VCC 33	Т	GND	PLL VCC	APICD1 GPIO11	IGN NE#	INTR	NMI
U		AC SDOUT	AC SDI0	VSUS 25	U5		<u>l</u>	VCC 33	VCC 25	U10	11	12	13	14	15	16	U17	VCC 25	VCC 33	U	U21	PLL GND	APICCK GPI9		SMI#	A20M#
v	KB	AC SDI1	AC SDI3	BAT	GND	V6	KB	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC 25	VCC	\mathbf{v}	VCC	PD	PD	PD	PD	SLP#
w	MS CK	MS DT	KB CK	LOW# PME#	GND	W6	/MS PM	33 VCC 33	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	33 VCC 33	w	VCC	CS1#	PD	PD	A1 GND	PD
Y	CPU	RING#	SUS	AOLGI	Y5	PM	LPC	Pwr	33 9	33 10	33	ATS	ATS SATA	ATS Pins	ATS	ATS	33	33 SIDE	PIDE	Y	VCC	PD	PD PDC	A2 PD	PD	PD P14
AA	MISS	SUSA# GPO2	GPO	THRM# VSUS	AA5	6	7	8	GND	GND	11	12	13	14	15	16	17	18	19	AA20	GND	RDY PD	DRQ PD	D1 PD	IOW#	D14 PD
	SMI#	SMB	0 SUS	VSUS	VSUS 33	VSUS 33	PCK	OSC	VDSLP	GND	VCC	GND	STX	GND	STX	GND AS	VCC AO	GND	GND	SD D1	SD	D0 GND	D15 PD	D13 PD	D3 GND	D2 PD
AB	ALRT#	DT1 GPI	SMB CK2	SMB	PWR	GPIOD	RUN# CPU	VIDSEL		VCC	AS VCC	AS GND	1+ STX	ATS GND	2+ STX	AS GND	VCC			SD	SD D2	SDA1	D12 PD	D11 PD	PD	D4 PD
AC	SMB	PWR BTN#	CK2 SUSB#	CK1 RSM	GD GPIOB	PCGNTB PCI	STP#	GPIO28 L	SER	AO AGBZ#	AS SR	AS GND	1– GND	ATS GND	2– GND	AS GND	AO SD	SD D5	SD VREF SDD6	D0 SD	D2 SD D13	strap SD	D6 SD	D9 IRQ	D10 PD	D5 PD
AD	DT2 IN	GPI	GPO	RST# RTC	PČREQB GPIOA	STP#	AD3 L	AD0 L	IRQ	GPI6	EXT VCC	ATS GND	ATS SRX	ATS GND	ATS SRX	ATS GND	DRQ	SD	1	D10 SD		D14	DAK# SD	SDA2	D7	D8 IRQ
AE	TRÙD# PWR	SUS	1	X1 V	PCREQA GPIOC	REQ0#	AD2	REQ1# SPKR	TEST	XO S	A33 GND	ATS GND	1+ SRX	ATS GND	2+ SRX	ATS GND	GND SD	D3 SD	GND	D8 SD	SD D11 SD	GND SD	IOW# SD	strap SDA0	GND SD	SDCS3#
AF	OK#	C#	RTC X2	BAT	PCGNTA	FRM#	AD1	strap	TPO	XI	A33	ATS	1-	ATS	2-	ATS	RDY	D4	SD D7	D9	D12	D15	IOR#	strap	CS1#	strap



Table 1. Pin List (Numerical Order)

Pin #		Pin Name	Pin #		Pin Name	Pin#		Pin Name	Pin #		Pin Name	Pin #		Pin Name
A03	Ю	INTG# / GPIO14	E03	Ю		M19	P	VCCVK	W23	О	PDA0 / strap	AD07	Ю	LAD3
A04	I	INTA#	E04	Ю	INTF# / GPIO13	M21	P	VCCVK	W24	О	PDA2 / strap	AD08		LAD0
A05	I	REQ0#	E05	О	GNT3#	M22		VCCVK	W26			AD09		SERIRQ
A06	0	GNT0#	E06	P	LANGND	M23		VCCVK	Y01	I	CPUMISS / GPI17	AD10		AGPBZ# / GPI6
A07	O	MDCK	E07	P	LANVCC	M24		VCCVK	Y02	I	RING# / GPI3	AD11		SREXT
A08 A09	O	MRXD2 MTXD3	E09 E10	P P	MIIVCC MIIVCC	M25 M26		VCCVK VD15	Y03 Y04	O	SUSST1# / GPO3 AOLGPI / THRM# / GPI18	AD12 AD13		GNDATS GNDATS
A10		MTXD0	E10	P	MIIVCC	N01		AD29	Y22	I	PDRDY	AD13		GNDATS
A11	Ĭ	MCRS	E12	P	MIIVCC25	N02		AD28	Y23			AD15		GNDATS
A12	О	EEDI / strap	E14		USBP6-	N03		AD27	Y24	Ю	PDD01	AD16		GNDATS
A14	Ю	USBP7+	E16	Ю	USBP4-	N04		AD22	Y25		PDIOW#	AD17		SDDRQ
A16		USBP5+	E18		USBP2+	N19		VCCVK	Y26		PDD14			SDD05
A18		USBP3+	E20		USBP0+	N21		VCCVK	AA01		EXTSMI# / GPI2			SDD06
A20	P	USBP1+ VCCUPLL	E23 E24	I	USBCLK VD08	N22 N23		VCCVK VCCVK	AA02		SUSA# / GPO2 GPO0			SDD10 SDD13
A23 A24	I	USBOC5#	E25		VD08 VD13	N23 N24		VCCVK	AA04		VSUS33	AD21		SDD13 SDD14
A25	I	USBOC7#	E26	Ю		N25		VCCVK	AA22		PDD00	AD23	O	SDD14 SDDACK#
A26	I	USBOC6#	F01	Ю		N26					PDD15	AD24		IRQ14
B03	Ю	INTH# / GPIO15	F02	Ю	AD07	P01		AD30	AA24	Ю	PDD13			PDD07
B04		INTB#	F03		AD15	P02					PDD03			PDD08
B05	I	INTC#	F04		PAR	P03	I			IO	PDD02	AE01		INTRUD# / GPI16
B06	I	REO1#	F23	0	NC VDAD	P04		AD26	AB01		SMBALRT#	AE02		GPI0
B07 B08	I	MDIO MRXD1	F24 F26	Ю	VPAR VD04	P19 P21	UD L	VCCVK DPSLP# / GPIO23	AB02		SMBDT1 SUSCLK / GPO4	AE03 AE04		GPO1 RTCX1
B09		MTXD2	G01	IO	AD05	P22		VCCVK	AB03 AB04		VSUS33			GPIOA / PCREQA / strap
B10	ŏ	MTXD1	G02	IO	AD00	P23	P	VCCVK	AB04 AB05		VSUS33	AE06		LREQ0#
B11	Ĭ	MCOL	G03	Ю	AD09	P24		VCCVK	AB06	P	VSUS33			LAD2
B12	I	EEDO	G04	Ю	AD12	P25			AB07		PCKRUN#	AE08		LREQ1#
B14		USBP7-	G22	I	NC	P26		VCCVK	AB08		OSC	AE09		TEST
B16		USBP5-	G23	IO		R01	0	PCIRST#		OD	VRDPSLP/GPIO29	AE10	I	SXO
B18 B20		USBP3– USBP1–	G24 G25	IO IO	VBE# VD05	R02 R03	O	GNT5# / GPO7 REQ5# / GPI7	AB10 AB11		GNDAO VCCAS	AE11	P	VCCA33 GNDATS
B20 B23	P	VCCUPLL	G25		VD03 VD01	R04		GNT4#	AB11			AE12 AE13		SRX1+
B24	I	USBOC4#	H01		TRDY#	R22	OD		AB13			AE14		GNDATS
B25	Ī	USBREXT	H02		DEVSEL#	R23	I	PCICLK	AB14	P	GNDA120	AE15	Ī	SRX2+
B26	I	USBOC2#	H03		AD03	R24	OD	STPCLK# APICD0 / GPIO10	AB15	О	STX2+	AE16	P	GNDATS
C01	Ю	CBE1#	H04	Ю		R25	О	APICD0 / GPIO10	AB16	P				SDD03
C02	I	SERR#	H22	P	VLVREF			INIT#	AB17		VCCAS	AE20		SDD08
C03		PERR#	H24	I	DNSTB#	T01 T02	I			Ю	SDD01 SDCOMP			SDD11
C04 C05	I	INTD# REQ2#	H25 H26	IO I	VD00 DNSTB	T03			AB21		PDD12	AE23 AE24		SDIOW# SDA2
C03	O	GNT2#	J01		FRAME#	T04					PDD11	AE24 AE26	ī	IRQ15
C07	I	MRXD3	J02		IRDY#	T22	P	PLLVCC			PDD04	AF01	O	PWROK#
C08	I	MRXD0	J03		AD02	T23	О		AC01		LID# / GPI4	AF02		SUSC#
C09	I	MRXCLK	J04		AD01				AC02			AF03		RTCX2
C10	I	MTXCLK	J22	I	VLCOMP				AC03	IO	SMBCK2 / GPIO27	AF04		VBAT
C11	0	MTXENA	J23	IO	VD03			NMI			SMBCK1			GPIOC / PCGNTA / strap
C12 C23	O P	EECK GNDUPLL	J24 J26	0	UPSTB# UPSTB	U01 U02	O	ACSDI2	AC05	UD I	PWRGD GPIOD / PCGNTB / strap	AF06 AF07		LFRM# LAD1
C23	P	VSUSUSB	K01		AD19	U03	I	ACSDIN0	AC06 AC07	OD OD	CPUSTP# / GPO5	AF07		SPKR / strap
C25	I	USBOC3#	K02		AD18	U04	P	VSUS25			VIDSEL / GIO28	AF09		TPO
C26	I	USBOC0#	K03		AD16	U22		PLLGND	AC09	I	VGATE / GPIO8	AF10		SXI
D01		AD11	K04	Ю	STOP#	U23	I	APICCLK / GPI19	AC10	P	VCCAO	AF11		GNDA33
D02		AD13	K21		VCCVK	U24		FERR#	AC11	P	VCCAS	AF12		
		AD14				U25		SMI#	AC12	P				SRX1-
	Ю													GNDATS
D05 D06	O	REO3# GNT1#	K24 K25		VD07 DNCMD	V01 V02	IO	KBDT ACSDIN1	AC14 AC15		GNDATS STX2-	AF15 AF16		SRX2- GNDATS
D00	o	PHYRST#	K25 K26		VD02	V02 V03	I	ACSDINI ACSDI3	AC16			AF16 AF17	I	SDRDY
D08	I	MRXDV	L01		AD23	V04	Ī	BATLOW# / GPI5		P	VCCAS			SDD04
D09	P	MIIVCC	L02		AD21	V22	O	PDCS1# / strap	AC19		SDVREF	AF19		SDD07
D10	I	MRXERR	L03		AD17	V23		PDCS3# / strap	AC20		SDD00			SDD09
D11		EECS#	L04		CBE2#	V24	O	PDDACK# / strap			SDD02	AF21		SDD12
D12		MIIVCC25	L19	P	VCCVK	V25		PDA1 / strap	AC22			AF22		SDD15
		USBP6+	L21 L22	P	VCCVK	V26 W01		SLP#			PDD06 PDD09	AF23		SDIOR#
		USBP4+ USBP2–	L22 L23	I P	VCLK VCCVK	W01 W02		MSCK MSDT			PDD09 PDD10	AF24 AF25		SDA0 SDCS1#
		USBP0-	L23		VD14	W02		KBCK			PDD10 PDD05	AF26		SDCS1# SDCS3#
D23	P	GNDUPLL	L25		VD11	W04	I	PME#			SMBDT2 / GPIO26		Ĭ	
D24	I	USBOC1#	L26	Ю	VD10	W12		VCCATS	AD02	I	PWRBTN#			
D25	Ō	UDPEN# / GPO9	M01		AD25	W13		VCCATS	AD03		SUSB#			
D26	I	UDPWR / GPI9	M02		AD24	W14		VCCATS	AD04		RSMRST#			
		AD08 CBE0#	M03		CBE3# AD20	W15		VCCATS			GPIOB / PCREOB / strap			
E02	•		M04			W16		VCCATS			PCISTP# / GPO6 / strap	11	<u> </u>	

(28 pins): (29 pins): (71 pins): VCC33 pins H9-12, J8, K8, L8, M8, N8, P8, R8,19, T8,19, U8,19, V8,19, 21 W8-11,17-19, 21, Y21

19-12, K9, L9, 18, M9, 18, N9,18, P9,18, R9,18, T9,18, U9,18, V9-18
A1-2, B1-2, E8, F6-7,25, H23, J5,21,25, K5,18-19, L11-16, M11-16, N11-16, P5,11-16, R5,11-16,21, T11-16,21, V5, W5,22,25, AA9-10,21, AB18-19,22,25, AC18, AE17,19,22,25 VCC25 pinS GND pins

USBVCC pins (12 pins): USBGND pins (35 pins): A22, B22, C22, D22, E22, F22, J13-18 A13,15,17,19,21, B13,15,17,19,21, C13-21, D13,15,17,19,21, E13,15,17,19,21, H13-18



Table 2. Pin List (Alphabetical Order)

Pin #		Pin Name	Pin#		Pin Name	Pin		Pin Name	Pin#		Pin Name	Pin#		Pin Name
U26	OD	A20M#	AD12	P	GNDATS	A10	О	MTXD0	AF21	Ю	SDD12	K26	Ю	VD02
T01	I	ACBITCLK	AD13	P	GNDATS	B10	О	MTXD1	AD21		SDD13	J23	Ю	
T03		ACRST#	AD14		GNDATS	B09	О		AD22		SDD14	F26	Ю	
U03		ACSDINO	AD15		GNDATS	A09		MTXD3	AF22		SDD15	G25		VD05
V02	I	ACSDIN1	AD16		GNDATS	C11	OD		AD23		SDDACK#	K22		VD06
U01 V03	I I	ACSDI2 /IO20/PCS0# ACSDI3 /IO21/PCS1# /SLPB#	AE12 AE14		GNDATS GNDATS	T26 AB08	UOD	NMI OSC	AD17 AF23	O	SDDRQ SDIOR#	K24 E24	Ю	VD07 VD08
U02	O		AE14 AE16		GNDATS	F04	_	PAR	AE23	ő		G23		VD08 VD09
T02			AF12		GNDATS	AB07	Ю		AF17	I	SDRDY	L26		VD10
G02		AD00	AF14		GNDATS	R23	I	PCICLK	AC19		SDVREF	L25		VD11
J04		AD01	AF16	P	GNDATS	R01	О	PCIRST#	AD09	I	SERIRO	E26		VD12
J03		AD02	C23	P	GNDUPLL	AD06	О		C02		SERR#	E25		VD13
H03		AD03	D23	P	GNDUPLL	W23	0	PDA0 / strap	V26		SLP#	L24		VD14
F01 G01		AD04 AD05	A06 D06	0	GNT0# GNT1#	V25 W24	0		AB01 AC04		SMBALRT# SMBCK1	M26		VD15 VBAT
H04		AD03 AD06	C06	0	GNT2#	V22	0	PDA2 / strap PDCS1# / strap	AC04 AC03		SMBCK1 / GPIO27	G24		VBE#
F02	IO	AD07	E05	ŏ	GNT3#	V23	ŏ		AB02		SMBDT1	AE11		VCCA33
E01		AD08	R04	ŏ	GNT4#	AA22	Ю		AD01		SMBDT2 / GPIO26	AC10		VCCAO
G03		AD09	R02	Ó	GNT5# / GPO7	Y24	Ю		U25	OD	SMI#	W12		
E03		AD10	AE02	I	GPI0	AA26			AF08		SPKR / strap	W13	P	VCCATS
D01		AD11	AC02	I		AA25		PDD03	AD11		SREXT	W14	P	VCCATS
G04 D02		AD12 AD13				AB26			AF13		SRX1-	W15		VCCATS
D02	IO	AD14				AC26 AC23		PDD05 PDD06	AE13 AF15	I	SRX1+ SRX2-	W16 AB11		VCCATS VCCAS
F03		AD15				AD25		PDD06 PDD07	AF15 AE15	I	SRX2- SRX2+	AB11		VCCAS
K03		AD16			GPO0			PDD08	AC13		STX1-	AC17		
L03		AD17			GPO1			PDD09	AB13		STX1+	AC11		VCCAS
K02			T24		IGNNE#	AC25		PDD10	AC15		STX2-	A23		VCCUPLL
K01		AD19	R26		INIT#	AB24		PDD11	AB15		STX2+	B23		VCCUPLL
M04		AD20	A04	I	INTA#	AB23		PDD12	K04		STOP#	K21	P	VCCVK
L02 N04		AD21 AD22	B04 B05	I	INTB# INTC#	AA24 Y26	IO	PDD13 PDD14	R24 AA02		STPCLK# SUSA# / GPO2	L19 L21	P P	VCCVK VCCVK
L01		AD23	C04	I	INTD#	AA23	IO		AD03	0	SUSB#	L21	P	VCCVK
M02		AD24	D04		INTE# / GPIO12	V24	0	PDDACK# / strap	AF02		SUSC#	M19	P	VCCVK
M01		AD25	E04		INTF# / GPIO13	Y23	I	PDDRQ	AB03	Ō	SUSCLK / GPO4	M21	P	VCCVK
P04	Ю	AD26	A03	Ю	INTG# / GPIO14	W26	О	PDIOR#	Y03	О	SUSST1# / GPO3	M22	P	VCCVK
N03		AD27	B03		INTH# / GPIO15	Y25	Ō		AF10	I	SXI	M23	P	VCCVK
N02		AD28	T25		INTR	Y22	I	PDRDY	AE10	I	SXO	M24	P	VCCVK
N01 P01		AD29 AD30	AE01 J02		INTRUD# / GPI16 IRDY#	C03 D07	IO O		AE09 AF09	O	TEST TPO	M25	P	VCCVK
P01		AD31	AD24		IRO14	U22	P	PHYKS1# PLLGND	H01			N19 N21	P P	VCCVK VCCVK
AD10	I	AGPBZ# / GPI6	AE26		IRO15	T22	P	PLLVCC	D25	0	UDPEN# / GPO9	N21 N22	P	VCCVK
Y04	I	AOLGPI / THRM# / GPI18			KBCK	W04	Ī	PME#	D26	Ĭ	UDPWR / GPI9	N23	P	VCCVK
U23		APICCLK / GPI19	V01		KBDT	AD02	I	PWRBTN#	K23		UPCMD	N24	P	VCCVK
R25		APICD0 / GPIO10	AD08		LAD0	AC05	I	PWRGD	J26		UPSTB	N25	P	VCCVK
T23	0	APICD1 / GPIO11			LAD1	AF01	O		J24		UPSTB#	N26	P	VCCVK
V04 E02	_	BATLOW# / GPI5 CBE0#			LAD2 LAD3	A05 B06	I	REQ0# REQ1#	E23 C26	I	USBCLK USBOC0#	P19 P22	P	VCCVK
C01		CBE1#	E06		LANGND	C05	I	REQ1# REQ2#	D24	I	USBOC1#	P22 P23	P P	VCCVK VCCVK
L04		CBE2#	E07		LANVCC	D05	I	REQ3#	B26	I	USBOC2#	P24	P	VCCVK
M03		CBE3#	AF06		LFRM#	P03	Ī	REQ4#	C25	Ī	USBOC3#	P25	P	VCCVK
Y01	I	CPUMISS / GPI17	AC01	I	LID# / GPI4	R03	Ι	REQ5# / GPI7	B24	I	USBOC4#	P26	P	VCCVK
AC07		CPUSTP# / GPO5	AE06		LREQ0#	Y02	I	RING# / GPI3	A24	I	USBOC5#	L22		VCLK
H02		DEVSEL#	AE08	I	LREQ1#	AD04	I	RSMRST#	A26		USBOC6#	AC09		VGATE / GPIO8
K25 H26		DNCMD DNSTB	B11 A11		MCOL MCRS	AE04 AF03	I	RTCX1 RTCX2	A25		USBOC7# USBP0–			VIDSEL / GIO28 VLCOMP
H24		DNSTB#	A11 A07		MDCK	AF03 AF24		SDA0	E20		USBP0+	H22		VLCOMP VLVREF
		DPSLP# / GPIO23	B07		MDIO	AC22	ő		B20		USBP1-	F24		VPAR
C12		EECK	D09	P	MIIVCC	AE24	ŏ		A20		USBP1+	AB09		VRDPSLP/GPIO2
D11	О	EECS#	E09	P	MIIVCC	AB21	I	SDCOMP	D18	Ю	USBP2-	T04	P	VSUS25
A12		EEDI / strap	E10	P	MIIVCC	AF25	O		E18		USBP2+	U04		VSUS25
B12		EEDO	E11		MIIVCC	AF26	0	SDCS3#	B18		USBP3-	AA04		VSUS33
U24	-	EXTSMI# / GPI2 FERR#	D12	P P	MIIVCC25	AC20		SDD00	A18		USBP3+	AB04		VSUS33
		FRAME#	E12 C09	I	MIIVCC25 MRXCLK	AB20 AC21		SDD01 SDD02	E16 D16		USBP4- USBP4+	AB05 AB06		VSUS33 VSUS33
		GHI# / GPIO22	C08	I	MRXD0			SDD02 SDD03	B16		USBP5-	C24		VSUSUSB
		GNDA33	B08	I	MRXD1			SDD03 SDD04	A16		USBP5+	224	1	. 505050
		GNDAO	A08	Ī	MRXD2	AD18		SDD05	E14		USBP6-			
AB12	P	GNDAS	C07	I	MRXD3	AD19	Ю	SDD06	D14	Ю	USBP6+			
AB16		GNDAS	D08	I	MRXDV	AF19		SDD07	B14		USBP7-			
AC12		GNDAS	D10		MRXERR			SDD08	A14		USBP7+	1		
		CNDATS	W01		MSCK MSDT			SDD09	B25		USBREXT VD00	1		
AB14 AC14		GNDATS GNDATS	W02		MSDT MTXCLK	AD20 AE21		SDD10 SDD11	H25 G26		VD00 VD01			
VCC3					DO DO 10 TO 10 HO 10 VO			•	020	10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<u> </u>	<u> </u>	l .

(28 pins): (29 pins): (71 pins): VCC33 pins H9-12, J8, K8, L8, M8, N8, P8, R8,19, T8,19, U8,19, V8,19, 21, W8-11,17-19, 21, Y21

13-12, 38, 86, 16, 168, 168, 168, 17, 161, 7, VCC25 pins GND pins

USBVCC pins (12 pins): USBGND pins (35 pins): NC pins (2 pins):

A22, B22, C22, D22, E22, F22, J13-18
A13,15,17,19,21, B13,15,17,19,21, C13-21, D13,15,17,19,21, E13,15,17,19,21, H13-18

G22, F23



PIN DESCRIPTIONS

V-Link Pin Descriptions

	V-Link Interface										
Signal Name	Pin #	I/O	Signal Description								
VD[15:0]	(see pin list)	Ю	Data Bus. All bits 15-0 are implemented for use with VIA north bridge chips which support this capability (if not, only bits 7-0 are used). VD[7:0] are also used to send strap information to the chipset north bridge (see strap table below for details). The specific interpretation of these straps is north bridge chip design dependent.								
VPAR	F24	IO	Parity. If the VPAR function is implemented in a compatible manner on the north bridge, this pin should be connected to the north bridge VPAR pin (KT400 / KM400 / KN400, PT400, PT600). If VPAR is not implemented in the north bridge chip or is incompatible with the VT8237R (4x V-Link north bridges) connect this pin to an 8.2K pullup to 2.5V (Pro266, Pro266T, KT266, KT266A, KT333, P4X266, PN266, KN266, KM266, P4M266, P4N266). See app note AN222 for details.								
VBE#	G24	IO	Byte Enable. Connect to same named pin on north bridge.								
VCLK	L22	I	V-Link Clock. 66 MHz. Supplied by clock generator.								
UPCMD	K23	О	Command from Client-to-Host. Connect to same named pin on north bridge.								
DNCMD	K25	I	Command from Host-to-Client. Connect to same named pin on north bridge.								
UPSTB	J26	О	Strobe from Client-to-Host. Connect to same named pin on north bridge.								
UPSTB#	J24	О	Complement Strobe from Client-to-Host. Connect to same named pin on north bridge.								
DNSTB	H26	I	Strobe from Host-to-Client. Connect to same named pin on north bridge.								
DNSTB#	H24	I	Complement Strobe from Host-to-Client. Connect to same named pin on north bridge.								



CPU, APIC and CPU Control Pin Descriptions

	CPU Interface									
Signal Name	Pin #	I/O	Signal Description							
A20M#	U26	OD	A20 Mask. Connect to A20 mask input of the CPU to control address bit-20 generation. Logical combination of the A20GATE input (from internal or external keyboard controller) and Port 92 bit-1 (Fast_A20).							
FERR#	U24	I	Numerical Coprocessor Error. This signal is tied to the coprocessor error signal on the CPU. Internally generates interrupt 13 if active. Input voltage swing is programmable to 1.5V or 2.5V by Device 17 Function 0 Rx67[2].							
IGNNE#	T24	OD	Ignore Numeric Error. This pin is connected to the CPU "ignore error" pin.							
INIT#	R26	OD	Initialization. The VT8237R asserts INIT# if it detects a shut-down special cycle on the PCI bus or if a soft reset is initiated by the register							
INTR	T25	OD	CPU Interrupt. INTR is driven by the VT8237R to signal the CPU that an interrupt request is pending and needs service.							
NMI	T26	OD	Non-Maskable Interrupt. NMI is used to force a non-maskable interrupt to the CPU. The VT8237R generates an NMI when PCI bus SERR# is asserted.							
SLP#	V26	OD	Sleep. Used to put the CPU to sleep.							
SMI#	U25	OD	System Management Interrupt. SMI# is asserted by the VT8237R to the CPU in response to different Power-Management events.							
STPCLK#	R24	OD	Stop Clock. STPCLK# is asserted by the VT8237R to the CPU to throttle the processor clock.							

Note: Connect each of the above signals to 150 Ω pullup resistors to VCC_CMOS (see Design Guide).

	CPU Speed Control Interface											
Signal Name	Pin #	I/O	Signal Description									
VGATE / GPI8 / GPO8	AC9	I	Voltage Gate. Signal from the CPU voltage regulator. High indicates the voltage regulator output is stable. This pin performs the VGATE function if Device 17 Function 0 RxE5[4] = 1 and E4[3] = 0.									
VIDSEL / GPI28 / GPO28	AC8	OD	Voltage Regulator ID Select. Connected to the CPU voltage regulator. Low selects the voltage ID from the CPU; high selects a different fixed voltage ID (the lower voltage used for CPU deep sleep mode). This pin performs the VIDSEL function if Device 17 Function $0 \text{ RxE5}[3] = 0$.									
VRDSLP/ GPI29 / GPO29	AB9	OD	Voltage Regulator Deep Sleep. Connected to the CPU voltage regulator. High selects the proper voltage for deep sleep mode. This pin performs the VRDPSLP function if Device 17 Function 0 RxE5[3] = 0.									
GHI# / GPI22 / GPO22	R22	OD	CPU Speed Select. Connected to the CPU voltage regulator, used to select high speed (L) or low speed (H). This pin performs the GHI# function if Device 17 Func 0 RxE5[3] = 0.									
DPSLP# / GPI23 / GPO23	P21	OD	CPU Deep Sleep. This pin performs the DPSLP# function if Device 17 Function 0 $RxE5[3] = 0$.									
CPUMISS / GPI17	Y1	I	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.									
AGPBZ# / GPI6	AD10	I	AGP Busy. Low indicates that an AGP master cycle is in progress (CPU speed transitions will be postponed if this input is asserted low). Connected to the AGP Bus AGPBZ# pin.									

Advanced Programmable Interrupt Controller (APIC) Interface						
Signal Name Pin # I/O Signal Description						
APICD1 / GPIO11	T23	О	Internal APIC Data 1. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0			
APICD0 / GPIO10	R25	О	Internal APIC Data 0. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0			
APICCLK / GPI19	U23	I	Internal APIC Clock. Device 17 Function 0 Rx58[6] = 1 & APIC Rx3[0] = 0			



PCI Bus Pin Descriptions

			PCI Bus Interface
Signal Name	Pin #	I/O	Signal Description
AD[31:0]	(see pin list)	Ю	Address / Data Bus. Multiplexed address and data. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	M3, L4, C1, E2	IO	Command / Byte Enable. The command is driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
DEVSEL#	H2	Ю	Device Select. The VT8237 asserts this signal to claim PCI transactions through positive or subtractive decoding. As an input, DEVSEL# indicates the response to a VT8237-
			initiated transaction and is also sampled when decoding whether to subtractively decode the cycle.
FRAME#	J1	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
IRDY#	J2	IO	Initiator Ready. Asserted when the initiator is ready for data transfer.
TRDY#	H1	IO	Target Ready. Asserted when the target is ready for data transfer.
STOP#	K4	IO	Stop. Asserted by the target to request the master to stop the current transaction.
SERR#	C2	I	System Error. SERR# can be pulsed active by any PCI device that detects a system error condition. Upon sampling SERR# active, the VT8237 can be programmed to generate an NMI to the CPU.
PERR#	C3	_	Parity Error. PERR#, sustained tri-state, is only for the reporting of data parity errors during all PCI transactions except for a Special Cycle.
PAR	F4	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
INTA#	A4	I	PCI Interrupt Request. The INTA# through INTD# pins are typically connected to the
INTB#	В4		PCI bus INTA#-INTD# pins per the table below. INTE-H# are enabled by setting Device
INTC#	B5		17 Function 0 Rx5B[1] = 1 and RxE4[4] = 0. BIOS settings must match the physical
INTD#	C4		connection method.
INTE#/GPI12,			<u>INTA#</u> <u>INTB#</u> <u>INTC#</u> <u>INTD#</u>
/ GPO12,	D4		PCI Slot 1 INTA# INTB# INTC# INTD#
INTF# / GPI13,			PCI Slot 2 INTB# INTC# INTD# INTE#
/ GPO13,	E4		PCI Slot 3 INTC# INTD# INTE# INTF#
INTG#/ GPI14,			PCI Slot 4 INTD# INTE# INTF# INTG#
/ GPO14,	A3		PCI Slot 5 INTE# INTF# INTG# INTH#
INTH#/ GPI15,			PCI Slot 6 INTF# INTG# INTH# INTA#
/ GPO15	В3		
REQ5 # / GPI7,	R3	I	PCI Request. These signals connect to the VT8237 from each PCI slot (or each PCI
REQ4#,	P3		master) to request the PCI bus. To use pin R3 as REQ5#, Function 0 RxE4 must be set to
REQ3#,	D5		1 otherwise this pin will function as General Purpose Input 7.
REQ2#,	C5		
REQ1#, REQ0#	B6 A5		
GNT5# / GPO7,	R2	О	PCI Grant. These signals are driven by the VT8237 to grant PCI access to a specific PCI
GNT4#,	R4		master. To use pin R2 as GNT5#, Function 0 RxE4 must be set to 1 otherwise this pin
GNT3#,	E5		will function as General Purpose Output 7.
GNT2#,	C6		Ishioton an Content I dipose Calpae /.
GNT1#,	D6		
GNT0#	A6		
PCIRST#	R1	О	PCI Reset. This signal is used to reset devices attached to the PCI bus.
PCICLK	R23	I	PCI Clock. This signal provides timing for all transactions on the PCI Bus.
PCKRUN#	AB7	IO	PCI Bus Clock Run. This signal indicates whether the PCI clock is or will be stopped
			(high) or running (low). The VT8237 drives this signal low when the PCI clock is running (default on reset) and releases it when it stops the PCI clock. External devices may assert this signal low to request that the PCI clock be restarted or prevent it from stopping. Connect this pin to ground using a 100 Ω resistor if the function is not used. Refer to the
		<u> </u>	"PCI Mobile Design Guide" and VIA PT400 or K8M400 Design Guides for more details.



MII, Serial EEPROM and Low Pin Count Pin Descriptions

	LAN Controller - Media Independent Interface (MII)				
Signal Name	Pin #	I/O	PU	Signal Description	
MCOL	B11	I	PD	MII Collision Detect. From the external PHY.	
MCRS	A11	I	PD	MII Carrier Sense. Asserted by the external PHY when the media is active.	
MDCK	A7	О	PD	MII Management Data Clock. Sent to the external PHY as a timing reference for MDIO	
MDIO	B7	Ю	PD	MII Management Data I/O. Read from the MDI bit or written to the MDO bit.	
MRXCLK	C9	I	PD	MII Receive Clock. 2.5 or 25 MHz clock recovered by the PHY.	
MRXD[3-0]	C7, A8, B8, C8	I	PD	MII Receive Data. Parallel receive data lines driven by the external PHY synchronous with MRXCLK.	
MRXDV	D8	I	PD	MII Receive Data Valid.	
MRXERR	D10	I	PD	MII Receive Error. Asserted by the PHY when it detects a data decoding error.	
MTXCLK	C10	I	PD	MII Transmit Clock. Always active 2.5 or 25 MHz clock supplied by the PHY.	
MTXD[3-0]	A9, B9, B10, A10	О	PD	MII Transmit Data. Parallel transmit data lines synchronized to MTXCLK.	
MTXENA	C11	О	PD	MII Transmit Enable. Signals that transmit is active from the MII port to the PHY.	
PHYRST#	D7	О		External PHY Reset.	
MIIVCC	D9, E9 - 11	Power		LAN MII Power. 3.3V ±5% Suspend Power for LAN Media Independent Interface (interface to external PHY).	
MIIVCC25	D12, E12	Power		MII Suspend Power. 2.5V ±5%.	
LANVCC	E7	Power		Power For LAN. 2.5V ±5%.	
LANGND	E6	Power		Ground For LAN.	

Serial EEPROM Interface						
Signal Name Pin # I/O PU Signal Description						
EECS#	D11	О	-	Serial EEPROM Chip Select.		
EECK	C12	O	-	Serial EEPROM Clock.		
EEDO	B12	I	-	Serial EEPROM Data Output. Connect to EEPROM Data Out pin.		
EEDI / strap	A12	O	-	Serial EEPROM Data Input. Connect to EEPROM Data In pin.		

The serial EEPROM Interface signals are disabled if the EEDI pin is strapped high.

	Low Pin Count (LPC) Interface							
Signal Name	Pin #	I/O	PU	Signal Description				
LAD[3-0]	AD7, AE7, AF7, AD8	IO	PU	LPC Address / Data.				
LFRM#	AF6	О	-	LPC Frame.				
LREQ0#	AE6	I	-	LPC DMA / Bus Master Request 0.				
LREQ1#	AE8	I	-	LPC DMA / Bus Master Request 1.				

Note: Connect the LPC interface LPCRST# (LPC Reset) signal to PCIRST#



USB, SMB Pin Descriptions

Universal Serial Bus 2.0 Interface							
Signal Name	Pin #	I/O	Signal Description				
USBP0+	E20	IO	USB 2.0 Port 0 Data +				
USBP0-	D20	IO	USB 2.0 Port 0 Data –				
USBP1+	A20	IO	USB 2.0 Port 1 Data +				
USBP1-	B20	IO	USB 2.0 Port 1 Data –				
USBP2+	E18	IO	USB 2.0 Port 2 Data +				
USBP2-	D18	IO	USB 2.0 Port 2 Data –				
USBP3+	A18	IO	USB 2.0 Port 3 Data +				
USBP3-	B18	IO	USB 2.0 Port 3 Data –				
USBP4+	D16	IO	USB 2.0 Port 4 Data +				
USBP4-	E16	IO	USB 2.0 Port 4 Data –				
USBP5+	A16	IO	USB 2.0 Port 5 Data +				
USBP5-	B16	IO	USB 2.0 Port 5 Data –				
USBP6+	D14	IO	USB 2.0 Port 6 Data +				
USBP6-	E14	IO	USB 2.0 Port 6 Data –				
USBP7+	A14	IO	USB 2.0 Port 7 Data +				
USBP7-	B14	IO	USB 2.0 Port 7 Data –				
USBCLK	E23	I	USB 2.0 Clock. 48 MHz clock input for the USB interface				
USBOC0#	C26	I	USB 2.0 Port 0 Over Current Detect. Port 0 is disabled if low.				
USBOC1#	D24	I	USB 2.0 Port 1 Over Current Detect. Port 1 is disabled if low.				
USBOC2#	B26	I	USB 2.0 Port 2 Over Current Detect. Port 2 is disabled if low.				
USBOC3#	C25	I	USB 2.0 Port 3 Over Current Detect. Port 3 is disabled if low.				
USBOC4#	B24	I	USB 2.0 Port 4 Over Current Detect. Port 4 is disabled if low.				
USBOC5#	A24	I	USB 2.0 Port 5 Over Current Detect. Port 5 is disabled if low.				
USBOC6#	A26	I	USB 2.0 Port 6 Over Current Detect. Port 6 is disabled if low.				
USBOC7#	A25	I	USB 2.0 Port 7 Over Current Detect. Port 7 is disabled if low.				
UDPWR / GPI9	D26	I	USB 2.0 Power. (Device 17 Function $0 \text{ RxE4}[5] = 0$)				
UDPWREN# / GPO9	D25	О	USB 2.0 Power Enable. (Device 17 Function $0 \text{ RxE4}[5] = 0$)				
USBVCC	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Voltage. 3.3V				
USBGND	(see pin list)	Power	USB 2.0 Port Differential Output Interface Logic Ground.				
VSUSUSB	C24	Power	USB 2.0 Suspend Power. $2.5V \pm 5\%$.				
VCCUPLL	A23, B23	Power	USB 2.0 PLL Analog Voltage. 2.5V ±5%.				
GNDUPLL	C23, D23	Power	USB 2.0 PLL Analog Ground.				

System Management Bus (SMB) Interface (I ² C Bus)						
Signal Name	Pin #	I/O	Signal Description			
SMBCK1	AC4	IO	SMB / I ² C Channel 1 Clock.			
SMBCK2 / GPI27 / GPO27	AC3	IO	SMB / I^2C Channel 2 Clock. $Rx95[2] = 0$			
SMBDT1	AB2	IO	SMB / I ² C Channel 1 Data.			
SMBDT2 / GPI26 / GPO26	AD1	IO	SMB / I^2C Channel 2 Data. $Rx95[2] = 0$			
SMBALRT#	AB1	I	SMB Alert. Enabled by System Management Bus I/O space Rx8[3] = 1.			
			When the chip is enabled to allow it, assertion generates an IRQ or SMI			
			interrupt or a power management resume event. Connect to a 10K ohm			
			pullup to VSUS33 if not used.			



Enhanced IDE Interface Pin Descriptions

	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface								
Signal Name	Pin #	I/O	Signal Description						
PDRDY / PDDMARDY / PDSTROBE	Y22	I	EIDE Mode: Primary I/O Channel Ready. Device ready indicator UltraDMA Mode: Primary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Primary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers						
SDRDY / SDDMARDY / SDSTROBE	AF17	I	EIDE Mode: Secondary I/O Channel Ready. Device ready indicator UltraDMA Mode: Secondary Device DMA Ready. Output flow control. The device may assert DDMARDY to pause output transfers Secondary Device Strobe. Input data strobe (both edges). The device may stop DSTROBE to pause input data transfers						
PDIOR# / PHDMARDY / PHSTROBE	W26	О	EIDE Mode: Primary Device I/O Read. Device read strobe UltraDMA Mode: Primary Host DMA Ready. Primary channel input flow control. The host may assert HDMARDY to pause input transfers Primary Host Strobe. Output data strobe (both edges). The host may stop HSTROBE to pause output data transfers						
SDIOR# / SHDMARDY / SHSTROBE	AF23	O	EIDE Mode: Secondary Device I/O Read. Device read strobe UltraDMA Mode: Secondary Host DMA Ready. Input flow control. The host may assert HDMARDY to pause input transfers Second Host Strobe. Output strobe (both edges). The host may stop HSTROBE to pause output data transfers						
PDIOW# / PSTOP	Y25	0	EIDE Mode: Primary Device I/O Write. Device write strobe UltraDMA Mode: Primary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.						
SDIOW# / SSTOP	AE23	0	EIDE Mode: Secondary Device I/O Write. Device write strobe UltraDMA Mode: Secondary Stop. Stop transfer: Asserted by the host prior to initiation of an UltraDMA burst; negated by the host before data is transferred in an UltraDMA burst. Assertion of STOP by the host during or after data transfer in UltraDMA mode signals the termination of the burst.						
PDDRQ	Y23	I	Primary Device DMA Request. Primary channel DMA request						
SDDRQ	AD17	I	Secondary Device DMA Request. Secondary channel DMA request						
PDDACK# / strap	V24	О	Primary Device DMA Acknowledge. Primary channel DMA acknowledge						
SDDACK#	AD23	O	Secondary Device DMA Acknowledge. Secondary channel DMA acknowledge						
IRQ14	AD24	I	Primary Channel Interrupt Request.						
IRQ15	AE26	I	Secondary Channel Interrupt Request.						



	UltraDMA-133 / 100 / 66 / 33 Enhanced IDE Interface (continued)						
Signal Name	Pin #	I/O	Signal Description				
PDCS1# / strap	V22	О	Primary Master Chip Select. This signal corresponds to CS1FX# on the primary IDE connector.				
PDCS3# / strap	V23	О	Primary Slave Chip Select. This signal corresponds to CS3FX# on the primary IDE connector.				
SDCS1#	AF25	О	Secondary Master Chip Select. This signal corresponds to CS17X# on the secondary IDE connector.				
SDCS3#	AF26	О	Secondary Slave Chip Select. This signal corresponds to CS37X# on the secondary IDE connector.				
PDA[2-0] / strap	W24, V25, W23	О	Primary Disk Address. PDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed. Strap information is communicated to the north bridge via VD[6:4].				
SDA[2-0]	AE24, AC22, AF24	О	Secondary Disk Address. SDA[2:0] are used to indicate which byte in either the ATA command block or control block is being accessed.				
PDD[15-0]	(see pin list)	IO	Primary Disk Data.				
SDD[15-0]	(see pin list)	IO	Secondary Disk Data.				

Serial ATA Pin Descriptions

	Serial ATA Interface							
Signal Name	Pin #	I/O	Signal Description					
SRX1+	AE13	I	SATA Port 1 Receive +					
SRX1-	AF13	I	SATA Port 1 Receive –					
SRX2+	AE15	I	SATA Port 2 Receive +					
SRX2-	AF15	I	SATA Port 2 Receive –					
STX1+	AB13	I	SATA Port 1 Transmit +					
STX1-	AC13	I	SATA Port 1 Transmit –					
STX2+	AB15	I	SATA Port 2 Transmit +					
STX2-	AC15	I	SATA Port 2 Transmit –					
SXI	AF10	I	SATA Crystal In.					
SXO	AE10	O	SATA Crystal Out.					
SREXT	AD11	ΑI	SATA External Resistor.					
SATALED# /	AC8	OD	SATA LED. Device 17 Function 0 RxE5[0] = 1.					
VIDSEL / GPIO28								
VCCAO	AC10	P	SATA Oscillator Power. 2.5V ±5%.					
GNDAO	AB10	P	SATA Oscillator Ground.					
VCCAS	AB11, AB17,	P	SATA Power. 2.5V ±5%.					
	AC11, AC17							
GNDAS	AB12, AB16,	P	SATA Ground.					
	AC12, AC16							
VCCATS	W12-16	P	SATA Power. $2.5V \pm 5\%$.					
GNDATS	AB14, AC14,	P	SATA Ground.					
	AD12-16,							
	AE12, AE14, AE16,							
	AF12, AF14, AF16							
VCCA33	AE11	P	SATA Power. 3.3V ±5%.					
GNDA33	AF11	P	SATA Ground					



AC'97 Audio and Modem Pin Descriptions

AC97 Audio / Modem Interface						
Signal Name	Pin #	I/O	Signal Description			
ACRST#	Т3	О	AC97 Reset.			
ACBTCK	T1	I	AC97 Bit Clock.			
ACSYNC / strap	T2	О	AC97 Sync.			
ACSDOUT / strap	U2	О	AC97 Serial Data Out.			
ACSDINO (VSUS33)†	U3	I	AC97 Serial Data In 0.			
ACSDIN1 (VSUS33)†	V2	I	AC97 Serial Data In 1.			
ACSDIN2 / GPIO20 / PCS0#	U1	I	AC97 Serial Data In 2. RxE4[6]=0,E5[1]=0, PMIO Rx4C[20]=1			
ACSDIN3 / GPIO21 / PCS1# / SLPBTN#	V3	I	AC97 Serial Data In 3. RxE4[6]=0,E5[2]=0, PMIO Rx4C[21]=1			

[†]The supply voltage for ACSDIN0-1 is VSUS33 so these inputs can support wake-up on modem ring.

Serial IRQ and PC / PCI DMA Pin Descriptions

Serial IRQ							
Signal Name	Pin #	I/O	Signal Description				
SERIRQ	AD9	I	Serial IRQ. This pin has an internal pull-up resistor.				

PC / PCI DMA								
Signal Name	Signal Description							
PCREQA / GPI24 / GPO24 (GPIOA)	AE5	I	PC / PCI Request A. Device 17 Function 0 Rx53[7] = 1					
PCREQB / GPI25 / GPO25 (GPIOB)	AD5	I	PC / PCI Request B. Device 17 Function 0 Rx58[7] = 1					
PCGNTA / GPI30 / GPO30 (GPIOC)	AF5	О	PC / PCI Grant A. Device 17 Function 0 Rx53[7] = 1					
PCGNTB / GPI31 / GPO31 (GPIOD)	AC6	О	PC / PCI Grant B. Device 17 Function 0 Rx58[7] = 1					



Internal Keyboard Controller and Speaker Pin Descriptions

Internal Keyboard Controller							
Signal Name	Pin #	I/O	PU	Signal Description			
MSCK	W1	IO	PU	Mouse Clock. From internal mouse controller. Dev17 Fun0 Rx51[2]=1.			
MSDT	W2	IO	PU	Mouse Data. From internal mouse controller. Dev17 Fun 0 Rx51[2]=1.			
KBCK / KA20G	W3	IO	PU	MultiFunction Pin (Internal keyboard controller enabled by Dev17 Fun 0 Rx51[0]) Rx51[0]=1 Keyboard Clock. From internal keyboard controller Rx51[0]=0 Gate A20. Input from external keyboard controller.			
KBDT / KBRC	V1	IO	PU	MultiFunction Pin (Internal keyboard controller enabled by Dev 17 Fun 0 Rx51[0]) Rx51[0]=1 Keyboard Data. From internal keyboard controller. Rx51[0]=0 Keyboard Reset. From external keyboard controller (KBC) for CPURST# generation			

Note: KBCK, KBDT, MSCK, and MSDT are powered by the VSUS33 suspend voltage plane.

Speaker								
Signal Name Pin # I/O PU Signal Description								
SPKR / strap	AF8	О		Speaker. Strap low to enable (high to disable) CPU frequency strapping.				



Programming Chip Selects Pin Descriptions

Programmable Chip Selects							
Signal Name Pin # I/O Signal Description							
PCS0# / GPIO20 / ACSDIN2	U1	О	Programmable Chip Select 0. RxE4[6]=1, E5[1]=1				
PCS1# / GPIO21 / ACSDIN3 / SLPBTN#	V3	О	Programmable Chip Select 1. RxE4[6]=1, E5[2]=1				

General Purpose Inputs Pin Descriptions

General Purpose Inputs								
Signal Name		Pin#	I/O	Signal Description				
GPI0	(VBAT)	AE2	I	General Purpose Input 0. Status on PMIO Rx20[0]				
GPI1	(VSUS33)	AC2	I	General Purpose Input 1. Status on PMIO Rx20[1]				
GPI2 / EXTSMI#	(VSUS33)	AA1	I	General Purpose Input 2. Status on PMIO Rx20[4]				
GPI3 / RING#	(VSUS33)	Y2	I	General Purpose Input 3. Status on PMIO Rx20[8]				
	(VSUS33)	AC1	I	General Purpose Input 4. Status on PMIO Rx20[11]				
	(VSUS33)	V4	I	General Purpose Input 5. Status on PMIO Rx20[12]				
GPI6 / AGPBZ#		AD10	I	General Purpose Input 6.				
GPI7 / REQ5#		R3	I	General Purpose Input 7. $RxE4[2] = 0$				
GPI8 / GPO8 / VGATE		AC9	I	General Purpose Input 8. $RxE4[3] = 0$, $E5[4]=0$				
GPI9 / UDPWR		D26	I	General Purpose Input 9. $RxE4[5] = 1$				
GPI10 / GPO10 / APICD0		R25	I	General Purpose Input 10. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI11 / GPO11 / APICD1		T23	I	General Purpose Input 11. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI12 / GPO12 / INTE#		D4	I	General Purpose Input 12. $RxE4[4] = 0, 5B[1] = 0$				
GPI13 / GPO13 / INTF#		E4	I	General Purpose Input 13. $RxE4[4] = 0$, $5B[1]=0$				
GPI14 / GPO14 / INTG#		A3	I	General Purpose Input 14. $RxE4[4] = 0$, $5B[1]=0$				
GPI15 / GPO15 / INTH#		В3	I	General Purpose Input 15. $RxE4[4] = 0$, $5B[1]=0$				
GPI16 / INTRUDER#	(VBAT)	AE1	I	General Purpose Input 16. Status on PMIO Rx20[6]				
	(VSUS33)	Y1	I	General Purpose Input 17.				
·	(VSUS33)	Y4	I	General Purpose Input 18. $Rx8C[3] = 0$				
GPI19 / APICCLK		U23	I	General Purpose Input 19. $Rx58[6] = 0$ or APIC $Rx3[0]=1$				
GPI20 / GPO20 / ACSDIN2 / PCS0#		U1	I	General Purpose Input 20. RxE4[6]=1, E5[1]=0, PMIO 4C[20] = 1				
GPI21 / GPO21 / ACSDIN3 / PCS1# /	SLPBTN#	V3	I	General Purpose Input 21. RxE4[6]=1, E5[2]=0				
				PMIO $4C[21] = 1$				
GPI22 / GPO22 / GHI#		R22	I	General Purpose Input 22. $RxE5[3] = 1$, PMIO $4C[22] = 1$				
GPI23 / GPO23 / DPSLP#		P21	I	General Purpose Input 23. $RxE5[3] = 1$, PMIO $4C[23] = 1$				
GPI24 / GPO24 (GPIOA) / PCREQA /	strap	AE5	I	General Purpose Input 24. $RxE6[0] = 0, 53[7] = 0$				
GPI25 / GPO25 (GPIOB) / PCREQB /	strap	AD5	I	General Purpose Input 25. $RxE6[1] = 0, 58[7] = 0$				
GPI26 / GPO26 / SMBDT2	(VSUS33)	AD1	I	General Purpose Input 26. $Rx95[2] = 1,95[3] = 0$				
GPI27 / GPO27 / SMBCK2	(VSUS33)	AC3	I	General Purpose Input 27. $Rx95[2] = 1,95[3] = 0$				
GPI28 / GPO28 / VIDSEL / SATALEI	D#	AC8	I	General Purpose Input 28. $RxE5[0] = 0,E5[3] = 1, PMIO$				
				4C[28] = 1				
GPI29 / GPO29 / VRDSLP		AB9	I	General Purpose Input 29. $RxE5[3] = 1$, PMIO $4C[29] = 1$				
GPI30 / GPO30 (GPIOC) / PCGNTA /	strap	AF5	I	General Purpose Input 30. $RxE6[6] = 0, 53[7] = 0$				
GPI31 / GPO31 (GPIOD) / PCGNTB /		AC6	I	General Purpose Input 31. $RxE6[7] = 0, 58[7] = 0$				
\ /	D : 171		Λ 1					

Note: Register bits referenced above are Device 17 Function 0 unless indicated otherwise.

Note: Default pin function is underlined in the signal name column above.

Note: Input pin status for the above GPI pins 31-0 is available on PMIO Rx48[31-0]

Note: See also Power Management I/O register Rx50 for input pin change status for GPI16-18 and 24-27

Note: See also Power Management I/O register Rx52 for SCI/SMI select for GPI16-18 and 24-27

Note: See also Power Management I/O register Rx4C. General purpose input pins 20-31 are shared with OD (open drain) general purpose output functions, so to use one of these pins as an input pin, a one must be written to the corresponding bit of PMIO Rx4C.



General Purpose Outputs Pin Descriptions

General Purpose Outputs								
Signal Name	Pin #	I/O	Signal Description					
GPO0 (VSUS33)	AA3	О	General Purpose Output 0.					
GPO1 (VSUS33)	AE3	O	General Purpose Output 1.					
GPO2 / SUSA# (VSUS33)	AA2	O	General Purpose Output 2. Rx94[2] = 1					
GPO3 / SUSST1# (VSUS33)	Y3	О	General Purpose Output 3. Rx94[4] = 1					
GPO4 / SUSCLK (VSUS33)	AB3	O	General Purpose Output 4. Rx95[1] = 1					
GPO5 / CPUSTP#	AC7	O	General Purpose Output 5. RxE4[0] = 1					
GPO6 / PCISTP#	AD6	O	General Purpose Output 6. RxE4[1] = 1					
GPO7 / GNT5#	R2	O	General Purpose Output 7. RxE4[2] = 0					
GPO8 / GPI8 / VGATE	AC9	О	General Purpose Output 8. RxE4[3] = 1, E5[4]=0					
GPO9 / UDPWREN	D25	O	General Purpose Output 9. RxE4[5] = 1					
GPO10 / GPI10 / APICD0	R25	0	General Purpose Output 10. Rx58[6]=0 or APIC Rx3[0]=1					
GPO11 / GPI11 / APICD1	T23	О	General Purpose Output 11. Rx58[6]=0 or APIC Rx3[0]=1					
GPO12 / GPI12 / INTE#	D4	О	General Purpose Output 12. RxE4[4]=1, 5B[1]=0					
GPO13 / <u>GPI13</u> / INTF#	E4	O	General Purpose Output 13. RxE4[4]=1, 5B[1]=0					
GPO14 / GPI14 / INTG#	A3	О	General Purpose Output 14. RxE4[4]=1, 5B[1]=0					
GPO15 / GPI15 / INTH#	В3	О	General Purpose Output 15. RxE4[4]=1, 5B[1]=0					
GPO20 / GPI20 / ACSDIN2 / PCS0#	U1	OD	General Purpose Output 20. RxE4[6]=1, E5[1]=0					
GPO21 / GPI21 / ACSDIN3 / PCS1# /SLPBTN#	V3	OD	General Purpose Output 21. RxE4[6]=1, E5[2]=0					
GPO22 / GPI22 / GHI#	R22	OD	General Purpose Output 22. RxE5[3]=1, PMIO 4C[22]=1					
GPO23 / GPI23 / DPSLP#	P21	OD	General Purpose Output 23. RxE5[3]=1, PMIO 4C[23]=1					
GPO24 / GPI24 (GPIOA) / PCREQA / strap	AE5	OD	General Purpose Output 24. $RxE6[0] = 1, 53[7] = 0$					
GPO25 / GPI25 (GPIOB) / PCREQB / strap	AD5	OD	General Purpose Output 25. $RxE6[1] = 1, 58[7] = 0$					
GPO26 / GPI26 / SMBDT2 (<i>VSUS33†</i>)	AD1	OD	General Purpose Output 26. Rx95[2] = 1, 95[3] = 1					
GPO27 / GPI27 / SMBCK2 (VSUS33†)	AC3	OD	General Purpose Output 27. $Rx95[2] = 1,95[3] = 1$					
GPO28 / GPI28 / VIDSEL / SATALED#	AC8	OD	General Purpose Output 28. $RxE5[0] = 0$, $E5[3] = 1$,					
			PMIO 4C[28]=1					
GPO29 / GPI29 / VRDSLP	AB9	OD	General Purpose Output 29. RxE5[3] = 1, PMIO 4C[29]=1					
GPO30 / GPI30 (GPIOC) / PCGNTA / strap	AF5	OD	General Purpose Output 30. $RxE6[6] = 1, 53[7] = 0$					
GPO31 / GPI31 (GPIOD) / PCGNTB / strap	AC6	OD	General Purpose Output 31. $RxE6[7] = 1, 58[7] = 0$					

Note: Register bits referenced above are Device 17 Function 0 unless indicated otherwise.

Note: The output state for each of the above general purpose outputs is selectable via Power Management I/O registers Rx4C-48 Note: Default pin functions are underlined in the table above.

† The suspend voltage is only used for maintaining the operation of the SMB function on these pins (Device 17 Function 0 Rx95[3] = 0). If VCC power is lost, the GPIO function of these pins and the state of PMIO Rx4C[27:26] (which determines the GPO output level) will be lost also.

General Purpose I/O							
Signal Name	Pin #	I/O	Signal Description				
GPIOA / GPI24 / GPO24	AE5	IO	General Purpose I/O A / 24. RxE6[0] = 1				
GPIOB / GPI25 / GPO25	AD5	IO	General Purpose I/O B / 25. RxE6[1] = 1				
GPIOC / GPI30 / GPO30	AF5	IO	General Purpose I/O C / 30. RxE6[6] = 1				
GPIOD / GPI31 / GPO31	AC6	IO	General Purpose I/O D / 31. RxE6[7] = 1				

The output type of the above pins may be selected as either OD or TTL (see Device 17 Function 0 RxE7)



Power Management and Event Pin Descriptions

Power Management and Event Detection								
Signal Name	Pin #	I/O						
PWRBTN#	AD2	I	Power Button. Used by the Power Management subsystem to monitor an external					
SLPBTN# / GPIO21	V3	I	system on/off button or switch. Internal logic powered by VSUS33. Sleep Button. Used by the Power Management subsystem to monitor an external sleep					
/ ACSDIN3 / PCS1# RSMRST#	AD4	I	button or switch. RxE4[6] = 1, 80[6] = 1, E5[2] = 0 and PMIO Rx4C[21] = 1 Resume Reset. Resets the internal logic connected to the VSUS33 power plane and					
EXTSMI# / GPI2	AA1	IOD	also resets portions of the internal RTC logic. Internal logic powered by VBAT. External System Management Interrupt. When enabled to allow it, a falling edge on					
			this input causes an SMI# to be generated to the CPU to enter SMI mode. (10K PU to VSUS33 if not used) (3.3V only)					
PME#	W4	I	Power Management Event. (10K PU to VSUS33 if not used)					
SMBALRT#	AB1	I	SMB Alert . When programmed to allow it (SMB I/O Rx8[3]=1), assertion generates an IRQ, SMI, or power management event. (10K PU to VSUS33 if not used)					
LID# / GPI4	AC1	I	Notebook Computer Display Lid Open / Closed Monitor. Used by the Power Management subsystem to monitor the opening and closing of the display lid of notebook computers. Can be used to detect either low-to-high or high-to-low transitions to generate an SMI#. (10K PU to VSUS33 if not used)					
INTRUDER# / GPI16	AE1	I	Intrusion Indicator. The value of this bit may be read at PMIO Rx20[6]					
THRM# / GPI18 / AOLGPI	Y4	I	Thermal Alarm Monitor. $Rx8C[3] = 1$. Rising or falling edges (selectable by PMIO $Rx2C[6]$) may be detected to set status at PMIO $Rx20[10]$. Setting of this status bit may then be used to generate an SCI or SMI. THRM# may also be used to enable duty cycle control of stop-clock (STPCLK#) to automatically limit maximum temperature					
RING# / GPI3	Y2	I	(see Device 17 Function 0 Rx8C[7-3]). Ring Indicator. May be connected to external modem circuitry to allow the system to be re-activated by a received phone call. (10K PU to VSUS33 if not used)					
BATLOW# / GPI5	V4	I	Battery Low Indicator. (10K PU to VSUS33 if not used) (3.3V only)					
CPUSTP# / GPO5	AC7	0	CPU Clock Stop ($RxE4[0] = 0$). Signals the system clock generator to disable the					
			CPU clock outputs. Not connected if not used.					
PCISTP# / GPO6 / strap	AD6	О	PCI Clock Stop ($RxE4[1] = 0$). Signals the system clock generator to disable the PCI					
GTTG A III / GTD G A			clock outputs. Not connected if not used.					
SUSA# / GPO2	AA2	О	Suspend Plane A Control (Rx94[2]=0). Asserted during power management POS, STR, and STD suspend states. Used to control the primary power plane. (10K PU to VSUS33 if not used)					
SUSB#	AD3	О	Suspend Plane B Control . Asserted during power management STR and STD suspend states. Used to control the secondary power plane. (10K PU to VSUS33 if not used)					
SUSC#	AF2	0	Suspend Plane C Control. Asserted during power management STD suspend state. Used to control the tertiary power plane. Also connected to ATX power-on circuitry. (10K PU to VSUS33 if not used)					
SUSST1# / GPO3	Y3	О	Suspend Status 1 (Rx94[4] = 0). Typically connected to the North Bridge to provide information on host clock status. Asserted when the system may stop the host clock, such as Stop Clock or during POS, STR, or STD suspend states. Connect 10K PU to VSUS33.					
SUSCLK	AB3	О	Suspend Clock. 32.768 KHz output clock for use by the North Bridge for DRAM refresh purposes. Stopped during Suspend-to-Disk and Soft-Off modes. Connect 10K PU to VSUS33.					
CPUMISS / GPI17	Y1	I	CPU Missing. Used to detect the physical presence of the CPU chip in its socket. High indicates no CPU present. Connect to the CPUMISS pin of the CPU socket. The state of this pin may be read in the SMBus 2 registers. This pin may be used as CPUMISS and GPI17 at the same time.					
AOLGPI / GPI18 / THRM#	Y4	I	Alert On LAN. The state of this pin may be read in the SMBus 2 registers. This pin may be used as AOLGPI, GPI18 and THRM# all at the same time.					



Clocks, Resets, Power Status, Power and Ground Pin Descriptions

Resets, Clocks, and Power Status						
Signal Name	Pin #	I/O	Signal Description			
PWRGD	AC5	I	Power Good. Connected to the Power Good signal on the Power Supply. Internal logic powered by VBAT.			
PWROK#	AF1	О	Power OK. Internal logic powered by VSUS33.			
PCIRST#	R1	О	PCI Reset. Active low reset signal for the PCI bus. The VT8237R will assert this pin during power-up or from the control register.			
OSC	AB8	I	Oscillator. 14.31818 MHz clock signal used by the internal Timer.			
RTCX1	AE4	Ι	RTC Crystal Input : 32.768 KHz crystal or oscillator input. This input is used for the internal RTC and power-well power management logic and is powered by VBAT.			
RTCX2	AF3	О	RTC Crystal Output: 32.768 KHz crystal output. Internal logic powered by VBAT.			
TEST	AE9	I	Test.			
TPO	AF9	О	Test Pin Output. Output pin for test mode.			

	Power and Ground					
Signal Name	Pin #	I/O	Signal Description			
VCC33	(see pin list)	P	I/O Power. 3.3V ±5%			
VCC	(see pin list)	P	Core Power. 2.5V \pm 5%. This supply is turned on only when the mechanical switch on the power supply is turned on and the PWRON signal is conditioned high.			
GND	(see pin list)	P	Ground. Connect to primary motherboard ground plane.			
VSUS33	AA4, AB4-6	P	Suspend Power. 3.3V ±5%. Always available unless the mechanical switch of the power supply is turned off. If the "soft-off" state is not implemented, then this pin can be connected to VCC33. Signals powered by or referenced to this plane are: PWRGD, RSMRST#, PWRBTN#, SMBCK1/2, SMBDT1/2, GPO0, SUSA# / GPO1, SUSB# / GPO2, SUSC#, SUSST1# / GPO3, SUSCLK / GPO4, GPI1, GPI2 / EXTSMI#, GPI3 / RING#, GPI4 / LID, GPI5 / BATLOW#, GPI6 / PME#, SMBALRT#			
VSUS25	T4, U4	P	Suspend Power. 2.5V ±5%.			
VSUSUSB	C24	P	USB Suspend Power. 2.5V ±5%.			
VBAT	AF4	P	RTC Battery. Battery input for internal RTC (RTCX1, RTCX2)			
VLVREF	H22	P	V-Link Voltage Reference. $0.9V \pm 5\%$ for 4x transfers and $0.625V \pm 5\%$ for 8x transfers.			
VLCOMP	J22	ΑI	V-Link Compensation.			
VCCVK	(see pin list)	P	V-Link Compensation Circuit Voltage. 2.5V ±5%			
MIIVCC	D9, E9-11	P	Refer to "LAN Controller – Media Independent Interface (MII)" on page 13 for details.			
MIIVCC25	D12. E12	P	LAN MII Suspend Power. 2.5V ±5%.			
LANVCC	E7	P	LAN Power. 2.5V ±5%. Power for LAN. Connect to VCC through a ferrite bead.			
LANGND	E6	P	LAN Ground. Connect to GND through a ferrite bead.			
USBVCC	(see pin list)	P	USB 2.0 Differential Output Power. 3.3V ±5%. Power for USB differential outputs (USBP0+, P0-, P1+, P1-, P2+, P2-, P3+, P3-, P4+, P4-, P5+, P5-). Connect to VSUS33 through a ferrite bead.			
USBGND	(see pin list)	P	USB 2.0 Differential Output Ground. Connect to GND through a ferrite bead.			
VCCUPLL	A23, B23	P	USB 2.0 PLL Analog Voltage. 2.5V ±5%. Connect to VCC through a ferrite bead.			
GNDUPLL	C23, D23	P	USB 2.0 PLL Analog Ground. Connect to GND through a ferrite bead.			
PLLVCC	T22	P	PLL Analog Power. 2.5V ±5%. Connect to VCC through a ferrite bead.			
PLLGND	U22	P	PLL Analog Ground. Connect to GND through a ferrite bead.			
SDVREF	AC19	P	Parallel ATA Secondary Data Channel Voltage Reference. 0.9V†			
SDCOMP	AB21	ΑI	Parallel ATA Secondary Data Channel Disk Compensation. 360Ω 1% to ground			

[†]Created by a resistive voltage divider of 1KΩ 1% to 3.3V and 383Ω 1% to ground (see Design Guide)



Strap Pin Descriptions

			Strap Pins							
	(External pullup / pulldown straps are required to select "H" / "L")									
Strap Pins for VT8237R Configuration										
Signal	Pin#	Function	Description	Status Bit	Note					
SPKR	AF8	CPU Frequency Strapping	L: Enable CPU Frequency Strapping H: Disable CPU Frequency Strapping Default setting: Disable	-						
ACSDOUT	U2	Auto Reboot	L: Enable Auto RebootH: Disable Auto RebootDefault setting: Disable	-						
EEDI	A12	Eliminate External LAN EEPROM	L: Disable. Use external EEPROM H: Enable. Do not use external EEPROM Default setting: Disable	-						
ACSYNC	T2	LPC FWH Command	L: Enable LPC FWH CommandH: Disable LPC FWH CommandDefault setting: Disable	-						
PDCS1#	V22	SATA Master / Slave Mode	L: SATA Master Slave Mode H: SATA Master Master Mode Strapping low when using external PHY	D15F0 Rx49[5]						
PDDACK#	V24	External SATA PHY	L: Enable External SATA PHY H: Disable External SATA PHY	D15F0 Rx49[6]						
PCISTP# / GPO6	AD6	Reserved	Reserved for future use. Must be strapped high	-						
		S	trap Pins for North Bridge ("NB") Configurat	ion						
PDCS3#	V23	NB Configuration	PDCS3# signal state is reflected on signal pin VD7 during power up for North Bridge configuration.	-	Check the North Bridge DS for details					
PDA2	W24	NB Configuration	PDA2 signal state is reflected on signal pin VD6 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -					
PDA1	V25	NB Configuration	PDA1 signal state is reflected on signal pin VD5 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -					
GPIOD / PCGNTB	AC6	NB Configuration	GPIOD/PCGNTB signal state is reflected on signal pin VD3 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -					
GPIOB / PCREQB	AD5	NB Configuration	GPIOB/PCREQB signal state is reflected on signal pin VD2 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -					
PDA0, GPIOA / PCREQA, GPIOC / PCGNTA	W23 AE5 AF5	NB Configuration	PDA0, GPIOA/PCREQA and GPIOC/PCGNTA signal states are reflected on signal pins VD4, VD1 and VD0 during power up for North Bridge configuration.	-	Check the North Bridge DS for details -					

Summary of Internal Pull-Up / Pull-Down Resistor Implementation Internal Pullups are present on pins KBCK, KBDT, MSCK, MSDT, SERIRQ, LAD[3:0]

Internal Pulldowns are present on all LAN pins



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT8237R. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 3. Memory Mapped Registers

FEC00000	APIC Index	(8-bit)
FEC00010	APIC Data	(32-bit)
FEC00020	APIC IRQ Pin Assertion	(8-bit)
FEC00040	APIC EOI	(8-bit)

[&]quot;APIC" = "Advanced Programmable Interrupt Controller"

Table 4. Function Summary

Bus	Device	Func	Device ID	<u>Function</u>
0	15 (0Fh)	0	3149h	Serial ATA (SATA) Controller
0	15 (0Fh)	1	0571h	Parallel ATA (IDE) Controller
0	16 (10h)	0	3038h	USB 1.1 UHCI Ports 0-1
0	16 (10h)	1	3038h	USB 1.1 UHCI Ports 2-3
0	16 (10h)	2	3038h	USB 1.1 UHCI Ports 4-5
0	16 (10h)	3	3038h	USB 1.1 UHCI Ports 6-7
0	16 (10h)	4	3104h	USB 2.0 EHCI Ports 0-7
0	16 (10h)	5	D104h	USB 2.0 Communications
0	17 (11h)	0	3074h	Bus Control & Power Mgmt
0	17 (11h)	5	3059h	AC97 Audio Codec Controller
0	17 (11h)	6	3068h	MC97 Modem Codec Ctrlr
0	18 (12h)	0	3065h	VIA LAN Controller

Table 5. System I/O Map

<u>Port</u>	<u>Function</u>	Actual Port Decoding
00-1F	Master DMA Controller	0000 0000 000x nnnn
20-3F	Master Interrupt Controller	0000 0000 001x xxxn
40-5F	Timer / Counter	0000 0000 010x xxnn
60-6F	Keyboard Controller	0000 0000 0110 xnxn
(60h)	KBC Data	0000 0000 0110 x0x0
(61h)	Misc Functions & Spkr Ctrl	0000 0000 0110 xxx1
(64h)	KBC Command / Status	0000 0000 0110 x1x0
70-77	RTC/CMOS/NMI-Disable	0000 0000 0111 0nnn
78-7F	-available for system use-	0000 0000 0111 1xxx
80	-reserved- (debug port)	0000 0000 1000 0000
81-8F	DMA Page Registers	0000 0000 1000 nnnn
90-91	-available for system use-	0000 0000 1001 000x
92	System Control	0000 0000 1001 0010
93-9F	-available for system use-	0000 0000 1001 nnnn
A0-BF	Slave Interrupt Controller	0000 0000 101x xxxn
C0-DF	Slave DMA Controller	0000 0000 110n nnnx
E0-FF	-available for system use-	0000 0000 111x xxxx
100-CF7	-available for system use*	
CF8-CFB	PCI Configuration Address	0000 1100 1111 10xx
CFC-CFF	PCI Configuration Data	0000 1100 1111 11xx
D00-FFFF	-available for system use-	



Table 6. Registers

Legacy I/O Registers

Port	Master DMA Controller Registers	Default	Acc
00	Channel 0 Base & Current Address		RW
01	Channel 0 Base & Current Count		RW
02	Channel 1 Base & Current Address		RW
03	Channel 1 Base & Current Count		RW
04	Channel 2 Base & Current Address		RW
05	Channel 2 Base & Current Count		RW
06	Channel 3 Base & Current Address		RW
07	Channel 3 Base & Current Count		RW
08	Status / Command		RW
09	Write Request		WO
0A	Write Single Mask		WO
0B	Write Mode		WO
0C	Clear Byte Pointer FF		WO
0D	Master Clear		WO
0E	Clear Mask		WO
0F	Read / Write Mask		RW

Port	Master Interrupt Controller Regs	Default	Acc
20	Master Interrupt Control	_	*
21	Master Interrupt Mask	_	*
20	Master Interrupt Control Shadow		$\mathbf{R}\mathbf{W}$
21	Master Interrupt Mask Shadow	_	RW

^{*} RW if shadow registers are disabled

<u>Port</u>	Timer/Counter Registers	<u>Default</u>	Acc
40	Timer / Counter 0 Count		RW
41	Timer / Counter 1 Count		RW
42	Timer / Counter 2 Count		RW
43	Timer / Counter Control		WO

Port	Keyboard Controller Registers	<u>Default</u>	Acc
60	Keyboard Controller Data		RW
61	Misc Functions & Speaker Control		RW
64	Keyboard Ctrlr Command / Status		RW

Port	CMOS / RTC / NMI Registers	<u>Default</u>	Acc
70	CMOS Memory Address & NMI Disa		WO
71	CMOS Memory Data (128 bytes)		RW
74	CMOS Memory Address		RW
75	CMOS Memory Data (256 bytes)		RW

NMI Disable is port 70h (CMOS Memory Address) bit-7. RTC control occurs via specific CMOS data locations (0-Dh). Ports 74-75 may be used to access CMOS if the internal RTC is disabled.

Legacy I/O Registers (continued)

Port	DMA Page Registers	<u>Default</u>	Acc
87	DMA Page – DMA Channel 0		RW
83	DMA Page – DMA Channel 1		RW
81	DMA Page – DMA Channel 2		RW
82	DMA Page – DMA Channel 3		RW
8F	DMA Page – DMA Channel 4		RW
8B	DMA Page – DMA Channel 5		RW
89	DMA Page – DMA Channel 6		RW
8A	DMA Page – DMA Channel 7		RW

Po	<u>rt</u>	System Control Registers	<u>Default</u>	Acc
9	2	System Control		RW

Port	Slave Interrupt Controller Regs	Default	Acc
A0	Slave Interrupt Control		*
A1	Slave Interrupt Mask		*
A0	Slave Interrupt Control Shadow		RW
A1	Slave Interrupt Mask Shadow	_	RW

^{*} RW accessible if shadow registers are disabled

Port	Slave DMA Controller Registers	Default	Acc
C0	Channel 0 Base & Current Address		RW
C2	Channel 0 Base & Current Count		RW
C4	Channel 1 Base & Current Address		RW
C6	Channel 1 Base & Current Count		RW
C8	Channel 2 Base & Current Address		RW
CA	Channel 2 Base & Current Count		RW
CC	Channel 3 Base & Current Address		RW
CE	Channel 3 Base & Current Count		RW
D0	Status / Command		RW
D2	Write Request		WO
D4	Write Single Mask		WO
D6	Write Mode		WO
D8	Clear Byte Pointer FF		WO
DA	Master Clear		WO
DC	Clear Mask		WO
DE	Read / Write Mask		RW



Keyboard / Mouse Wakeup Registers (I/O Space)

Port	KB / Mouse Wakeup Registers	Default	Acc
002E	Keyboard / Mouse Wakeup Index †	00	RW
002F	Keyboard / Mouse Wakeup Data †	00	RW

[†] Keyboard / Mouse Wakeup registers (index values E0-EF defined below) are accessible if Function 0 PCI Configuration register Rx51[1] = 1.

<u>Keyboard / Mouse Wakeup Registers (Indexed via Port 2E/2F)</u>

Offset	Reserved	Default	Acc
00-DF	-reserved-		RO

Offset	KB / Mouse Wakeup (Rx51[1]=1)	<u>Default</u>	Acc
E0	Keyboard / Mouse Wakeup Enable	08	RW
E1	Keyboard Wakeup Scan Code Set 0	F0	RW
E2	Keyboard Wakeup Scan Code Set 1	00	RW
E3	Keyboard Wakeup Scan Code Set 2	00	RW
E4	Keyboard Wakeup Scan Code Set 3	00	RW
E5	Keyboard Wakeup Scan Code Set 4	00	RW
E6	Keyboard Wakeup Scan Code Set 5	00	RW
E7	Keyboard Wakeup Scan Code Set 6	00	RW
E8	Keyboard Wakeup Scan Code Set 7	00	RW
E9	Mouse Wakeup Scan Code Set 1	09	RW
EA	Mouse Wakeup Scan Code Set 2	00	RW
EB	Mouse Wakeup Scan Code Mask	00	RW
EC-EF	-reserved-	_	RO

Game Port Registers (I/O Space)

Offset	Game Port (200-20F typical)	Default	Acc
0	-reserved-	00	
1	Game Port Status		RO
1	Start One-Shot		WO
2-F	-reserved-	00	

Memory Mapped Registers - IOAPIC

Address	APIC Index / Data	<u>Default</u>	Acc
FEC00000	APIC Register Index	00	RW
FEC00001-0F	-reserved-	00	_
FEC00010-13	APIC Register Data	0000 0000	RW
FEC00014-1F	-reserved-	00	_
FEC00020	APIC IRQ Pin Assertion	XX	WO
FEC00021-3F	-reserved-	00	_
FEC00040	APIC EOI	XX	WO
FEC00041-FF	-reserved-	00	

Offset	APIC Registers	Default	Acc
0	APIC ID	0000 0000	RW
1	APIC Version	0017 8003	RO
2	APIC Arbitration	0000 0000	RO
3	Boot Configuration	0000 0000	RW
4-F	-reserved-	0000 0000	_
11-10	I/O Redirection– AIRQ0	xxx1xxxx xxxxxxx	RW
13-12	I/O Redirection- AIRQ1	xxx1xxxx xxxxxxx	RW
15-14	I/O Redirection– AIRQ2	xxx1xxxx xxxxxxx	RW
17-16	I/O Redirection– AIRQ3	xxx1xxxx xxxxxxx	RW
19-18	I/O Redirection— AIRQ4	xxx1xxxx xxxxxxxx	RW
1B-1A	I/O Redirection– AIRQ5	xxx1xxxx xxxxxxx	RW
1D-1C	I/O Redirection– AIRQ6	xxx1xxxx xxxxxxx	RW
1F-1E	I/O Redirection– AIRQ7	xxx1xxxx xxxxxxx	RW
21-20	I/O Redirection– AIRQ8	xxx1xxxx xxxxxxx	RW
23-20	I/O Redirection– AIRQ9	xxx1xxxx xxxxxxx	RW
25-24	I/O Redirection– AIRQ10	xxx1xxxx xxxxxxx	RW
27-26	I/O Redirection– AIRQ11	xxx1xxxx xxxxxxx	RW
29-28	I/O Redirection– AIRQ12	xxx1xxxx xxxxxxx	RW
2B-2A	I/O Redirection— AIRQ13	xxx1xxxx xxxxxxxx	RW
2D-2C	I/O Redirection— AIRQ14	xxx1xxxx xxxxxxxx	RW
2F-2E	I/O Redirection— AIRQ15	xxx1xxxx xxxxxxxx	RW
31-30	I/O Redirection– AIRQ16	xxx1xxxx xxxxxxxx	RW
33-32	I/O Redirection— AIRQ17	xxx1xxxx xxxxxxxx	
35-34	I/O Redirection— AIRQ18	xxx1xxxx xxxxxxxx	RW
37-36	I/O Redirection– AIRQ19	xxx1xxxx xxxxxxxx	
39-38	I/O Redirection– AIRQ20	xxx1xxxx xxxxxxxx	RW
3B-3A	I/O Redirection– AIRQ21	xxx1xxxx xxxxxxx	RW
3D-3C	I/O Redirection– AIRQ22	xxx1xxxx xxxxxxxx	RW
3F-3E	I/O Redirection– AIRQ23	xxx1xxxx xxxxxxxx	RW
40-4F	-reserved-	0000 0000	

Note: The "I/O Redirection" registers are 64-bit registers, so each uses two consecutive index locations, with the lower 32 bits at the even index and the upper 32 bits at the odd index.



<u>Device 15 Function 0 Registers – SATA Controller</u>

Configuration Space SATA Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3149	RO
5-4	Command	0000	RO
7-6	Status	0290	RW
8	Revision ID	80	RO
9	Programming Interface	8F	RW
A	Sub Class Code (RAID Controller)	04	RO
В	Base Class Code (Mass Storage)	01	RO
С	Cache Line Size	00	RO
D	Latency Timer	20	RW
Е	Header Type (MultiFunction Device)	80	RO
F	-reserved-	00	_
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	RW
1B-18	Base Address – Sec Data / Command	00000171	RW
1F-1C	Base Address – Sec Control / Status	00000375	RW
23-20	Base Address – Bus Master Control	0000CC01	RW
27-24	Base Address – SATA Control/Status	00008C00	RW
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	1106	RO
2F-2E	Sub Device ID	3149	RO
30-33	Base Address – Expansion ROM	0000 0000	RW
34	PCI Power Mgmt Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	0D	RO
3D	Interrupt Pin	01	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space SATA-Specific Registers

Offset	SATA Configuration Registerss	<u>Default</u>	Acc
40	SATA Channel Enable	03	RW
41	SATA Interrupt Gating	03	RW
42	Native Mode Enable	F1	RW
43	FIFO Threshold Control	00	RW
44	Miscellaneous Control I	0E	RW
45	Miscellaneous Control II	AF	RW
46	Miscellaneous Control III	00	RW
47	-reserved-	00	_
48	PHY Wakeup Request Control	00	RW
49	PATA / SATA Shared Function Ctrl	82	RW
4A	SATA External PHY Pad Control I	10	RW
4B	SATA External PHY Pad Control II	0B	RW
4E	PHY Port Error Status Control	00	RW
4F	-reserved-	00	

Offset	SATA Transport Control Registers	<u>Default</u>	Acc
50	Software Ctrl Power Mode Request	00	RW
51	Hardware Ctrl Power Mode	00	RW
52	Transport Miscellaneous Control	00	RW
53	Reserved (Do Not Program)	00	RW

Offset	SATA Link Control Registers	Default	Acc
54	-reserved-	00	_
55	Reserved (Do Not Program)	00	RW
56	Internal PHY SATA LINK Control	00	RW
57	External PHY SATA LITE Control	00	RW

Offset	SATA PHY Control Registers	Default	Acc
58-59	Reserved (Do Not Program)	_	RW
5A	Internal SATA PHY Control	10	RW
5B	External SATA PHY Control	00	RW
5C	Internal SATA PHY Control	05	RW
5D	SATA PHY Direct Access Mode Ctrl	00	RW
5E	SATA Internal PHY Pad Control	00	RW
60-77	-reserved-	00	



Configuration Space SATA-Specific Registers (continued)

Offset	Transport Status Registers	Default	Acc
78	Primary Channel Transport Status I	01	RO
79	Primary Channel Transport Status II	00	RO
7A	Sec Channel Transport Status I	01	RO
7B	Sec Channel Transport Status II	00	RO

Offset	PHY Status Registers	Default	Acc
7C	Internal PHY Status	00	RO
7D	External PHY Status	00	RO
7E-7F	-reserved-	00	

Offset	Channel Control Registers	<u>Default</u>	Acc
80	Pri Channel Device Mode Status	00	RO
81	Sec Channel Device Mode Status	00	RO
82-87	-reserved-	00	
8B-88	Primary Channel SG Base Address	0000 0000	RO
8F-8C	Secondary Channel SG Base Addr	0000 0000	RO

Offset	Test Registers	Default	Acc
90-9F	Reserved (Do Not Program)	00	RW

Offset	Legacy Power Management Regs	Default	Acc
A0-C1	-reserved-	00	
C3-C2	PCI Power Mgmt Capabilities	0002	RO
C5-C4	PCI Power Mgmt Control / Status	0000	RW
C6-CF	-reserved-	00	_

Offset	Miscellaneous Control Registers	Default	Acc
D0	-reserved-	00	
D1	PATA Control	00	RW
D2-FF	-reserved-	00	

I/O Space SATA Registers

Offset	Status Control Registers	<u>Default</u>	Acc
3-0	SATA Status	0000 0000	RO
7-4	SATA Error	0000 0000	WC
B-8	SATA Control	0000 0310	RW
9-FF	-reserved-	00	

Note: The base address for access of these registers is specified in Rx27-24.



Device 15 Function 1 Registers – PATA (IDE) Controller

Configuration Space IDE Header Registers

0.00	G #1 41 G TT 1	To 0 1	
<u>Offset</u>	Configuration Space Header	<u>Default</u>	<u>Acc</u>
1-0	Vendor ID	1106	RO
3-2	Device ID	0571	RO
5-4	Command	0080	RO
7-6	Status	0290	$\mathbf{R}\mathbf{W}$
8	Revision ID	nn	RO
9	Programming Interface	85	$\mathbf{R}\mathbf{W}$
Α	Sub Class Code (IDE Controller)	01	RO
В	Base Class Code (Mass Storage)	01	RO
C-F	-reserved-	00	_
13-10	Base Address – Pri Data / Command	000001F1	RW
17-14	Base Address – Pri Control / Status	000003F5	$\mathbf{R}\mathbf{W}$
1B-18	Base Address – Sec Data / Command	00000171	$\mathbf{R}\mathbf{W}$
1F-1C	Base Address – Sec Control / Status	00000375	$\mathbf{R}\mathbf{W}$
23-20	Base Address – Bus Master Control	0000CC01	$\mathbf{R}\mathbf{W}$
24-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	0000	RO
2F-2E	Sub Device ID	0000	RO
30-33	-reserved- (expan ROM base addr)	00	_
34	Capability Pointer	C0	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	0E	RO
3D	Interrupt Pin	01	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space IDE-Specific Registers

Offset	Configuration Space IDE Registers	Default	Acc
40	IDE Chip Enable	00	RW
41	IDE Configuration I	00	RW
42	IDE Configuration II	00	RW
43	IDE FIFO Configuration	0A	RW
44	IDE Miscellaneous Control 1	08	RW
45	IDE Miscellaneous Control 2	10	RW
46	IDE Miscellaneous Control 3	C0	RW
4B-48	IDE Drive Timing Control	A8A8A8A8	RW
4C	IDE Address Setup Time	FF	RW
4D	-reserved- (do not program)	00	RW
4E	Sec Non-170 Port Access Timing	B6	RW
4F	Pri Non-1F0 Port Access Timing	B6	RW

Configuration Space IDE-Specific Registers (continued)

Offset	Configuration Space IDE Registers	<u>Default</u>	Acc
53-50	UltraDMA Extended Timing Control	07070707	RW
54	UltraDMA FIFO Control	04	RW
55	IDE Clock Gating	00	RW
56-5F	-reserved-	00	
61-60	IDE Primary Sector Size	0200	RW
62-67	-reserved-	00	
69-68	IDE Secondary Sector Size	0200	RW
69-6F	-reserved-	00	
70	IDE Primary Status	00	RW
71	IDE Primary Interrupt Control	01	RW
72-77	-reserved-	00	
78	IDE Secondary Status	00	RW
79	IDE Secondary Interrupt Control	01	RW
7A-7F	-reserved-	00	
83-80	IDE Primary S/G Descriptor Address	0000 0000	RW
84-87	-reserved-	00	
8B-88	IDE Secondary S/G Descriptor Addr	0000 0000	RW
8C-BF	-reserved-	00	
C3-C0	Power Management Capabilities	0002 0001	RO
C7-C4	Power State	0000 0000	RW
C8-CF	-reserved-	00	

Offset	IDE Back Door Registers	Default	Acc
D0	Back Door – Revision ID	06	RW
D1	-reserved-	00	_
D3-D2	Back Door – Device ID	0571	RW
D5-D4	Back Door – Sub Vender ID	0000	RW
D7-D6	Back Door – Sub Device ID	0000	RW
D8-FF	-reserved-	00	

I/O Registers – IDE Controller (SFF 8038 v1.0 Compliant

Offset	IDE I/O Registers	<u>Default</u>	Acc
0	Primary Channel Command	00	RW
1	-reserved-	00	_
2	Primary Channel Status	00	WC
3	-reserved-	00	_
4-7	Primary Channel PRD Table Addr	00	RW
8	Secondary Channel Command	00	RW
9	-reserved-	00	_
A	Secondary Channel Status	00	WC
В	-reserved-	00	
C-F	Secondary Channel PRD Table Addr	00	RW



Device 16 Function 0 Registers – USB 1.1 UHCI Ports 0-1

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	RW
24-2B	-reserved-	00	—
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	—
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	-
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	_

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
С	Start Of Frame Modify	40	RW
11-10	Port 0 Status / Control	0080	WC
13-12	Port 1 Status / Control	0080	WC
14-1F	-reserved-	00	



<u>Device 16 Function 1 Registers – USB 1.1 UHCI Ports 2-3</u>

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	\mathbf{RW}
D	Latency Timer	16	RW
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	02	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
	-reserved-	00	

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
С	Start Of Frame Modify	40	RW
11-10	Port 2 Status / Control	0080	WC
13-12	Port 3 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 2 Registers – USB 1.1 UHCI Ports 4-5

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	RW
D	Latency Timer	16	RW
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	RW
24-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E-3F	-reserved-	00	_

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	_
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
	-reserved-	00	

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
С	Start Of Frame Modify	40	RW
11-10	Port 4 Status / Control	0080	WC
13-12	Port 5 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 3 Registers – USB 1.1 UHCI Ports 6-7

Configuration Space USB Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3038	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
С	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	$\mathbf{R}\mathbf{W}$
Е	Header Type	80	RO
F	BIST	00	RO
23-20	USB I/O Registers Base Port Address	00000301	$\mathbf{R}\mathbf{W}$
24-2B	-reserved-	00	
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3038	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E-3F	-reserved-	00	

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	40	RW
41	USB Miscellaneous Control 2	10	RW
42	USB Miscellaneous Control 3	03	RW
43	USB Miscellaneous Control 4	00	RW
44-47	-reserved- (test, do not program)	00	_
48	USB Miscellaneous Control 5	00	RW
49	USB Miscellaneous Control 6	00	RW
4A	USB Miscellaneous Control 7	A0	RW
4B-5F	-reserved-	00	
60	USB Serial Bus Release Number	10	RO
61-7F	-reserved-	00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-BF	-reserved-	00	
C1-C0	USB Legacy Support	2000	RW
C2-FF	-reserved-	00	

Offset	USB I/O Registers	<u>Default</u>	Acc
1-0	USB Command	0000	RW
3-2	USB Status	0000	WC
5-4	USB Interrupt Enable	0000	RW
7-6	Frame Number	0000	RW
B-8	Frame List Base Address	00000000	RW
C	Start Of Frame Modify	40	RW
11-10	Port 6 Status / Control	0080	WC
13-12	Port 7 Status / Control	0080	WC
14-1F	-reserved-	00	



Device 16 Function 4 Registers – USB 2.0 EHCI Ports 0-7

Configuration Space USB Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3104	RO
5-4	Command	0000	$\mathbf{R}\mathbf{W}$
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	20	RO
Α	Sub Class Code	03	RO
В	Base Class Code	0C	RO
C	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
E-F	-reserved-	00	_
13-10	EHCI Mem Mapped I/O Base Addr	0000 0000	$\mathbf{R}\mathbf{W}$
14-2B	-reserved-	00	_
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	3104	RO†
30-33	-reserved-	00	_
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	

[†] RW if Rx42[4] = 1.

Configuration Space USB-Specific Registers

Offset	USB Control	<u>Default</u>	Acc
40	USB Miscellaneous Control 1	00	RW
41-47	-reserved- (Do Not Program)	00	
48	USB Miscellaneous Control 5	A0	RW
49	USB Miscellaneous Control 6	20	RW
4A-4B	-reserved- (Do Not Program)	00	
4C-4F	-reserved-	00	
50-57	-reserved- (test, do not program)	00	_
58-59	-reserved- (Do Not Program)	00	
5A-5B	High-Speed Port Pad Termination Resistor Fine Tune	8888	RW
5C	PHY Control	53	RW
5D-5E	High-Speed Port Pad Termination Resistor Fine Tune	8888	RW
5F	-reserved-	00	
60	USB Serial Bus Release Number	20	RO
61	Frame Length Adjust	20	RW
63-62	Port Wake Capability	0001	RW
64-67	-reserved-	00	
6B-68	Legacy Support Extended Capability	0000 0001	RW
	Legacy Support Control / Status	0000 0000	RW
70-7F		00	
83-80	PM Capability	FFC20001	RO
84	PM Capability Status	00	RW
85-FF	-reserved-	00	

Memory Mapped I/O Registers - USB EHCI

Offset	EHCI Capabilities	<u>Default</u>	Acc
00	Capability Register Length	00	RW
01	-reserved-	00	
03-02	Interface Version Number	0100	RO†
07-04	Structure Parameters	0000 3206	RO†
0B-08	Capability Parameters	0000 6872	RO†
0C-0F	-reserved-	00	

[†] RW if Rx42[4] = 1.

Offset	Host Controller Operation	<u>Default</u>	Acc
13-10	USB Command	0000 0000	RW
17-14	USB Status	0000 0000	RW
1B-18	USB Interrupt Enable	0000 0000	RW
1F-1C	USB Frame Index	0000 0000	RW
23-20	4G Segment Selector	0000 0000	RW
27-24	Frame List Base Address	0000 0000	RW
2B-28	Next Asynchronous List Address	0000 0000	RW
2C-4F	-reserved-	00	_
53-50	Configured Flag Register	0000 0000	RW
57-54	Port 0 Status / Control	0000 0000	RW
5B-58	Port 1 Status / Control	0000 0000	RW
5F-5C	Port 2 Status / Control	0000 0000	RW
63-60	Port 3 Status / Control	0000 0000	RW
67-64	Port 4 Status / Control	0000 0000	RW
6B-68	Port 5 Status / Control	0000 0000	RW
6F-6C	Port 6 Status / Control	0000 0000	RW
73-70	Port 7 Status / Control	0000 0000	RW
74-FF	-reserved-	00	



Device 16 Func 5 Registers – USB Device Communications

Configuration Space USB Device Comm Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	D104	RO
5-4	Command	0000	RW
7-6	Status	0210	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
Α	Sub Class Code	80	RO
В	Base Class Code	02	RO
C	Cache Line Size	00	$\mathbf{R}\mathbf{W}$
D	Latency Timer	16	RW
E-F	-reserved-	00	
13-10	UDCI Mem Mapped I/O Base Addr	0000 0000	$\mathbf{R}\mathbf{W}$
14-2B	-reserved-	00	
2D-2C	Sub Vendor ID	1106	RO†
2F-2E	Sub Device ID	D104	RO†
30-33	-reserved-	00	
34	Power Management Capabilities	80	RO
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	04	RO
3E-3F	-reserved-	00	
	$P_{V}A1[2] = 1$		

[†] RW if Rx41[2] = 1.

Configuration Space USB-Device-Comm-Specific Regs

Offset	USB Device Communications Ctrl	<u>Default</u>	Acc
40	Miscellaneous Control 1	00	RW
41	Miscellaneous Control 2	00	RW
42	Miscellaneous Control 3	00	RW
43	-reserved-	00	
44	PHY Signal Monitoring 1	00	RW
45	PHY Signal Monitoring 2	00	RW
46-47	-reserved-	00	_
48	Miscellaneous Control 5	A0	RW
49	Miscellaneous Control 6	60	RW
Offset	USB Device Comm MAC Control	Default	<u>Acc</u>
4A	MAC Receiver Enable Delay	00	RW
4B	MAC Turnaround Time Delay	09	RW
4C-4F	-reserved-	00	_
50	Reserved for Test (Do Not Program)	00	RW
51	USB 2.0 MAC Timeout Parameter	5A	RW
52-57	-reserved-	00	_
Offset	USB Device Comm PHY Control	Default	Acc
58	PHY Control 1	00	RW
59	PHY Control 2	08	RW
5A	Hi Speed Port Pad Fine Tune	08	RW
5B	-reserved-	00	
5C	PHY Control 3	53	RW
5D-6F	-reserved-	00	

Config Space USB-Device-Comm-Specific Regs (cont)

Offset	USB Device Comm SRAM Control	<u>Default</u>	Acc
71-70	SRAM Direct Access Address	0000	RW
72	-reserved-	00	
73	SRAM Direct Access Control	00	RW
77-74	SRAM Direct Access Data	0000 0000	RW
78-7F	-reserved-	00	
Offset	USB Device Comm PM Control	<u>Default</u>	Acc
83-80	Power Management Rx41[1]=0:	480A0001	RO
	Capabilities Rx41[1]=1:	C9C20001	RO
84	PM Capabilities Status	00b or 11b	
85-EF	-reserved-	00	
Offset	USB Device Comm Reserved Regs	<u>Default</u>	Acc
F0-F4	-reserved-	00	
F5	Reserved (Do Not Program)	_	RW
F6	Reserved (Do Not Program)	1	RO
F7-FB	-reserved-	00	
FC	Reserved (Do Not Program)	_	RW
FD-FF	-reserved-	00	

Mem Mapped I/O Regs – USB Dev Ctrlr Interface (UDCI)

Offset	USB Comm Capability & Shadow	Default	Acc
0	Capability Register Length	10	RO
1	Interface Version	10	RO
3-2	Structure Parameters 1	0121	RO
7-4	Structure Parameters 2	0200 0040	RO
B-8	Structure Parameters 3	0008 0200	RO
F-C	EHCI Port 0 Shadow	_	RO
Offset	USB Device Controller Operation	Default	Acc
11-10	USB Device Command	0010	RW
13-12	USB Device Status	0010	WC
15-14	USB Device Interrupt Enable	0000	RW
17-16	Device Port Control Status	1000	WC
18	Device Mode Listen Timeout Param	10	RW
19	Host Mode Waiting Timeout Param	10	RW
1A-1F	-reserved-	00	_
Offeet	D . E		
Uliset	Device Endpoint Ctrlr Operation	<u>Default</u>	<u>Acc</u>
	Endpoint 0 Status & Control	Default 0040 0000	Acc RW
23-20			
23-20 37-24	Endpoint 0 Status & Control		RW
23-20 37-24 38-3F	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor	0040 0000	RW
23-20 37-24 38-3F 43-40	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved-	0040 0000 — 00	RW RW
23-20 37-24 38-3F 43-40 5B-44	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control	0040 0000 — 00	RW RW — RW
23-20 37-24 38-3F 43-40 5B-44 5C-5F	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor	0040 0000 — 00 1200 8000 — —	RW RW RW RW
23-20 37-24 38-3F 43-40 5B-44 5C-5F 63-60	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved-	0040 0000 — 00 1200 8000 — 00	RW RW RW RW
23-20 37-24 38-3F 43-40 5B-44 5C-5F 63-60 7B-64	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control	0040 0000 — 00 1200 8000 — 00	RW RW RW RW RW RW
23-20 37-24 38-3F 43-40 5B-44 5C-5F 63-60 7B-64 7C-7F	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control Endpoint 2 Transfer Descriptor	0040 0000	RW RW RW RW RW RW RW RW
23-20 37-24 38-3F 43-40 5B-44 5C-5F 63-60 7B-64 7C-7F 83-80	Endpoint 0 Status & Control Endpoint 0 Transfer Descriptor -reserved- Endpoint 1 Status & Control Endpoint 1 Transfer Descriptor -reserved- Endpoint 2 Status & Control Endpoint 2 Transfer Descriptor -reservedreserved-	0040 0000	RW RW RW RW RW RW RW RW



<u>Device 17 Function 0 Registers – Bus Control & Power Management</u>

Configuration Space Bus Control & PM Header Registers

		1	
<u>Offset</u>	Configuration Space Header	<u>Default</u>	<u>Acc</u>
1-0	Vendor ID	1106	RO
3-2	Device ID	3227	RO
5-4	Command	0087	$\mathbf{R}\mathbf{W}$
7-6	Status	0200	WC
8	Revision ID	nn	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	06	RO
С	-reserved- (cache line size)	00	_
D	-reserved- (latency timer)	00	_
Е	Header Type	80	RO
F	Built In Self Test (BIST)	00	RO
10-27	-reserved- (base address registers)	00	_
28-2B	-reserved- (unassigned)	00	_
2D-2C	Sub Vendor ID	00	RO
2F-2E	Sub Device ID	00	RO
30-33	-reserved- (expan. ROM base addr)	00	_
34-3B	-reserved- (unassigned)	00	
3C	-reserved- (interrupt line)	00	_
3D	-reserved- (interrupt pin)	00	
3E	-reserved- (min gnt)	00	
3F	-reserved- (max lat)	00	

Configuration Space PCI-to-ISA Bridge-Specific Registers

Offset	ISA Bus Control	<u>Default</u>	Acc
40	ISA Bus Control	00	RW
41	BIOS ROM Decode Control	00	RW
42	Line Buffer Control	00	RW
43	Delay Transaction Control	00	RW
44	INTE / INTF Routing	00	RW
45	INTG / INTH Routing	00	RW
46	INT Control	00	RW
47	-reserved-	00	_
48	Read Pass Write Control	00	RW
49	CCA Control	00	RW
4A	LPC Firmware Memory Control 1	00	RW
4B	LPC Firmware Memory Control 2	00	RW

Offset	Miscellaneous Control	<u>Default</u>	Acc
4C	IDE Interrupt Routing	00	RW
4D	Miscellaneous Control	00	RW
4E	Internal RTC Test Mode	00	RW
4F	PCI Bus & CPU Interface Control	00	RW

<u>Offset</u>	Function Control	<u>Default</u>	<u>Acc</u>
50	Function Control 1	00	RW
51	Function Control 2	0C	RW

Offset	Serial IRQ, LPC & PC/PCI Control	Default	<u>Acc</u>
52	Serial IRQ & LPC Control	00	RW
53	PC/PCI DMA Control	00	RW

Offset	Plug and Play Control	Default	<u>Acc</u>
54	PCI Interrupt Polarity	00	RW
55	PnP Routing for PCI INTA	00	RW
56	PnP Routing for PCI INTB-C	00	RW
57	PnP Routing for PCI INTD	00	RW

Offset	GPIO and Miscellaneous Control	<u>Default</u>	<u>Acc</u>
58	Miscellaneous Control 0	40	RW
59	Miscellaneous Control 1	00	RW
5A	DMA Bandwidth Control	00	RW
5B	Miscellaneous Control 2	00	RW

Offset	Programmable Chip Select Control	<u>Default</u>	Acc
5D-5C	PCS0# I/O Port Address	0000	RW
5F-5E	PCS1# I/O Port Address	0000	RW
61-60	PCS2# I/O Port Address	0000	RW
63-62	PCS3# I/O Port Address	0000	RW
64	PCS[1-0]# I/O Port Address Mask	00	RW
65	PCS[3-2]# I/O Port Address Mask	00	RW
66	Programmable Chip Select Control	00	RW
67	Output Control	04	RW
68	HPET Control	00	RW
6B-69	HPET Memory Base Address	000000	RW

Offset	<u>Miscellaneous</u>	<u>Default</u>	Acc
6C	ISA Positive Decoding Control 1	00	RW
6D	ISA Positive Decoding Control 2	00	RW
6E	ISA Positive Decoding Control 3	00	RW
6F	ISA Positive Decoding Control 4	00	RW
71-70	Sub Vendor ID Backdoor	00	RW
73-72	Sub Device ID Backdoor	00	RW
70-73	-reserved-	00	_
74	PCI I/O Cycle Control	00	RW
75-78	-reserved-	00	_
79-7B	Reserved for Test (Do Not Program)	00	RW
7C	I/O Pad Control	00	RW
7D-7F	-reserved-	00	



Configuration Space Power Management Registers

Offset	Power Management	Default	Acc
80	General Configuration 0	00	RW
81	General Configuration 1	04	RW
82	ACPI Interrupt Select	00	RW
83	-reserved-	00	-
85-84	Primary Interrupt Channel	0000	RW
87-86	Secondary Interrupt Channel	0000	RW
8B-88	Power Mgmt I/O Base (256 Bytes)	0000 0001	RW
8C	Host Bus Power Mgmt Control	00	RW
8D	Throttle / Clock Stop Control	00	RW
8E-8F	-reserved-	00	
93-90	GP Timer Control	0000 0000	RW
94	Power Well Control	00	RW
95	Miscellaneous Control	40	RW
96	Power On / Reset Control	00	RW
97	-reserved-	00	-
98	GP2 / GP3 Timer Control	00	RW
99	GP2 Timer	00	RW
9A	GP3 Timer	00	RW
9B-A0	-reserved-	00	
A1	Write value for Offset 9 (Prog Intfc)	00	WO
A2	Write value for Offset A (Sub Class)	00	WO
A3	Write value for Offset B (Base Class)	00	WO
A4-BF	-reserved-	00	
C3-C0	Power Management Capability	0002 0001	RO
C7-C4	Power Management Capability CSR	0000 0000	RW
C8-CF	-reserved-	00	_

Configuration Space SMBus Registers

Offset	System Management Bus	Default	Acc
D1-D0	SMBus I/O Base (16 Bytes)	0001	RW
D2	SMBus Host Configuration	00	RW
D3	SMBus Host Slave Command	00	RW
D4	SMBus Slave Address Shadow Port 1	00	RW
D5	SMBus Slave Address Shadow Port 2	00	RW
D6	SMBus Revision ID	nn	RO
D7-DF	-reserved-	00	_

Configuration Space General Purpose I/O Registers

Of	<u>ffset</u>	General Purpose I/O	<u>Default</u>	Acc
I	E0	GPI Inversion Control	00	RW
I	E1	GPI SCI / SMI Select	00	RW
E2	2-E3	-reserved-	00	_
I	E4	GPO Pin Select	00	RW
I	E5	GPIO I/O Select 1	00	RW
I	E6	GPIO I/O Select 2	00	RW
I	E7	-reserved-	00	RW

Configuration Space Watchdog Timer Registers

Offset	Watchdog Timer	Default	Acc
EB-E8	Watchdog Timer Memory Base	0000 0000	RW
EC	Watchdog Timer Control	00	RW
ED-FF	-reserved-	00	_



I/O Space Power Management Registers

Offset	Basic Control / Status Registers	Default	Acc
1-0	Power Management Status	0000	WC
3-2	Power Management Enable	0000	RW
5-4	Power Management Control	0000	RW
6-7	-reserved-	00	_
B-8	Power Management Timer	0000 0000	RW
C-F	-reserved-	00	_

Offset	Processor Registers	Default	Acc
13-10	Processor and PCI Bus Control	0000 0000	RW
14	Processor LVL2	00	RO
15	Processor LVL3	00	RO
16-1F	-reserved-	00	

Offset	General Purpose Registers	Default	Acc
21-20	General Purpose Status	0000	WC
23-22	General Purpose SCI Enable	0000	RW
25-24	General Purpose SMI Enable	0000	RW
26-27	-reserved-	00	

Offset	Generic Registers	<u>Default</u>	Acc
29-28	Global Status	0000	WC
2B-2A	Global Enable	0000	RW
2D-2C	Global Control	0010	RW
2E	-reserved-	00	
2F	SMI Command	00	RW
33-30	Primary Activity Detect Status	0000 0000	WC
37-34	Primary Activity Detect Enable	0000 0000	RW
3B-38	GP Timer Reload Enable	0000 0000	RW
3C-3F	-reserved-	00	

Offset	General Purpose I/O Registers	Default	Acc
40	Extended I/O Trap Status	00	WC
41	-reserved-	00	
42	Extended I/O Trap Enable	00	RW
43-44	-reserved-	00	
45	SMI / IRQ / Resume Status	00	RO
46-47	-reserved-	00	
4B-48	GPI Port Input Value	input	RO
4F-4C	GPO Port Output Value	FFFFCFFF	RW
50	GPI Pin Change Status	00	RW
51	-reserved-	00	
52	GPI Pin Change SCI/SMI Select	00	RW
53-57	-reserved-	00	
59-58	I/O Trap PCI I/O Address	0000	RO
5A	I/O Trap PCI Command / Byte Ena	00	RO
5B	-reserved-	00	
5C	CPU Performance Control	00	RW
5D-FF	-reserved-	00	_

I/O Space System Management Bus Registers

Offset	System Management Bus	Default	Acc
0	SMBus Host Status	00	WC
1	SMBus Slave Status	00	RW
2	SMBus Host Control	00	RW
3	SMBus Host Command	00	RW
4	SMBus Host Address	00	RW
5	SMBus Host Data 0	00	RW
6	SMBus Host Data 1	00	RW
7	SMBus Block Data	00	RW
8	SMBus Slave Control	00	RW
9	SMBus Shadow Command	00	RO
A-B	SMBus Slave Event	0000	RW
C-D	SMBus Slave Data	0000	RO
Е	-reserved-	00	
F	SMBus GPIO Slave Address	00	RW

System Management Bus Command Codes

Code	System Management Bus	Default	Acc
00	SMBus GPIO Slave Input Data	_	RO
01	SMBus GPIO Slave Output Data	00	RW
02	SMBus GPIO Slave Polarity Inversion	F0	RW
03	SMBus GPIO Slave I/O Configuration	FF	RW



Device 17 Function 5 & 6 Registers – AC/MC97 Codecs

Function 5 Configuration Space AC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3059	RO
5-4	Command	0000	$\mathbf{R}\mathbf{W}$
7-6	Status	0210	RO
8	Revision ID	50	RO
9	Programming Interface	00	RO
A	Sub Class Code	01	RO
В	Base Class Code	04	RO
C-F	-reserved-	00	—
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	—
1B-18	Base Address 2 (reserved)	0000 0000	—
1F-1C	Base Address 3 (reserved)	0000 0000	—
23-20	Base Address 4 (reserved)	0000 0000	_
27-24	Base Address 5 (reserved)	0000 0000	—
28-29	-reserved-	00	_
2F-2C	Subsystem ID / SubVendor ID	0000 0000	$\mathbf{R}\mathbf{W}$
33-30	Expansion ROM (reserved)	0000 0000	_
34	Capture Pointer	C0	$\mathbf{R}\mathbf{W}$
35-3B	-reserved-	00	
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Audio Codec-Specific Registers

Offset	Audio Codec Link Control	Default	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RW
43	-reserved-	00	_
44	MC97 Interface Control	00	RO
45-47	-reserved-	00	
4B-48	Test Mode (reserved)	00	_
4C-BF	-reserved-	00	_
C3-C0	Power Management Capability	0602 0001	RO
C7-C4	Power State	0000 0000	RW
C8-FF	-reserved-	00	

Function 6 Configuration Space MC97 Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3068	RO
5-4	Command	0000	RW
7-6	Status	0200	RO
8	Revision ID	70	RO
9	Programming Interface	00	RO
A	Sub Class Code	80	RO
В	Base Class Code	07	RO
C-F	-reserved-	00	
13-10	Base Address 0 - SGD Control/Status	0000 0001	RW
17-14	Base Address 1 (reserved)	0000 0000	
1B-18	Base Address 2 (reserved)	0000 0000	
1F-1C	Base Address 3 (reserved)	0000 0000	_
23-20	Base Address 4 (reserved)	0000 0000	
27-24	Base Address 5 (reserved)	0000 0000	
28-29	-reserved-	00	_
2F-2C	Subsystem ID / SubVendor ID	0000 0000	RW
33-30	Expansion ROM (reserved)	0000 0000	_
34	Capture Pointer	D0	RW
35-3B	-reserved-	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	03	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	00	RO

Configuration Space Modem Codec-Specific Registers

Offset	Modem Codec Link Control	<u>Default</u>	Acc
40	AC-Link Interface Status	00	RO
41	AC-Link Interface Control	00	RW
42	Function Enable	00	RO
43	-reserved-	00	
44	MC97 Interface Control	00	RW
45-47	-reserved-	00	_
4B-48	Test Mode (reserved)	00	
4C-CF	-reserved-	00	
D3-D0	Power Management Capability	0602 0001	RO
D7-D4	Power State	0000 0000	RW
D8-FF	-reserved-	00	



Function 5 I/O Base 0 Registers – AC97 Audio S/G DMA

Offset	AC97 SGD I/O Registers	<u>Default</u>	<u>Acc</u>
x0	SGD Channel x Status	00	WC
x1	SGD Channel x Control	00	RW
x2	SGD Channel x Left Volume	3F	RW
x3	SGD Channel x Right Volume	3F	RW
x7-x4	SGD Channel x Table Pointer Base	0000 0000	WR
	SGD Channel x Current Address		RD
xB-x8	Stop Index / Data Type / Sample Rate	FF0F FFFF	RW
xF-xC	SGD Channel x Current Count	0000 0000	RO
40	SGD 3D Channel Status	00	WC
41	SGD 3D Channel Control	00	RW
42	SGD 3D Channel Format	00	RW
43	SGD 3D Channel Scratch	00	RW
47-44	SGD 3D Channel Table Pointer Base	0000 0000	WR
	SGD 3D Channel Current Address		RD
4B-48	SGD 3D Channel Slot Select	FF00 0000	RW
4F-4C	SGD 3D Channel Current Count	0000 0000	RO
50-5F	-reserved-	00	_
60	SGD Write Channel 0 Status	00	\mathbf{WC}
61	SGD Write Channel 0 Control	00	RW
62	SGD Write Channel 0 Format	00	RW
63	SGD Write Channel 0 Select	00	RW
67-64	SGD Write Channel 0 Table Ptr Base	0000 0000	WR
	SGD Write Channel 0 Current Addr		RD
6B-68	SGD Write Channel 0 Stop Index	FF00 0000	
6B-68 6F-6C		FF00 0000 0000 0000	
6F-6C 70	SGD Write Channel 0 Stop Index		RW
6F-6C	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count	0000 0000	RW RO
6F-6C 70	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status	0000 0000	RW RO WC
6F-6C 70 71	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control	0000 0000 00 00	RW RO WC RW
6F-6C 70 71 72 73	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format	0000 0000 00 00 00	RW RO WC RW RW
6F-6C 70 71 72 73	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format SGD Write Channel 1 Select	0000 0000 00 00 00 00	RW RO WC RW RW
6F-6C 70 71 72 73 77-74	SGD Write Channel 0 Stop Index SGD Write Channel 0 Current Count SGD Write Channel 1 Status SGD Write Channel 1 Control SGD Write Channel 1 Format SGD Write Channel 1 Select SGD Write Channel 1 Table Ptr Base	0000 0000 00 00 00 00	RW RO RW RW RW RW RH RD

Function 6 I/O Base 0 Registers – MC97 Modem S/G DMA

Offset	MC97 SGD I/O Registers	<u>Default</u>	Acc
0-7	-reserved-	00	
8-F	-reserved-	00	
10-17	-reserved-	00	
18-1F	-reserved-	00	
20-27	-reserved-	00	
28-2F	-reserved-	00	—
30-37	-reserved-	00	
38-3F	-reserved-	00	—
40	SGD Read Channel Status	00	WC
41	SGD Read Channel Control	00	RW
42	SGD Read Channel Type	00	RW
43	-reserved-	00	
47-44	SGD Read Chan Table Pointer Base	0000 0000	WR
	SGD Read Channel Current Address		RD
4B-48	-reserved- (Test)	0000 0000	RO
4F-4C	SGD Read Channel Current Count	0000 0000	RO
50	SGD Write Channel Status	00	WC
51	SGD Write Channel Control	00	RW
52	SGD Write Channel Type	00	RW
53	-reserved-	00	
57-54	SGD Write Channel Table Ptr Base	0000 0000	WR
	SGD Write Channel Current Address		RD
5B-58	Reserved (Test)	0000 0000	RO
5F-5C	SGD Write Channel Current Count	0000 0000	RO
60-7F	-reserved-	00	

Offset	AC97 / Audio Codec I/O Registers	<u>Default</u>	<u>Acc</u>
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
88	DX0 FIFO Count	00	RO
89	DX1 FIFO Count	00	RO
8A	DX2 FIFO Count	00	RO
8B	DX3 FIFO Count	00	RO
8C	3D FIFO Count	00	RO
8D-8F	-reserved-	00	_
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	_

Offset	AC97 / Modem Codec I/O Registers	<u>Default</u>	Acc
83-80	AC97 Controller Command / Status	0000 0000	RW
87-84	SGD Global IRQ Shadow	0000 0000	RO
88	DX0 FIFO Count	00	RO
89	DX1 FIFO Count	00	RO
8A	DX2 FIFO Count	00	RO
8B	DX3 FIFO Count	00	RO
8C	3D FIFO Count	00	RO
8D-8F	-reserved-	00	_
90-9F	Shadow PCI Config Registers 40-4F	n/a	RO
A0-FF	-reserved-	00	



Device 18 Function 0 Registers - LAN

Configuration Space LAN Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3065	RO
5-4	Command	0000	RO
7-6	Status	0470	WC
8	Revision ID	40	RO
9	Programming Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	00	RO
C	Cache Line Size	00	RW
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	BIST	00	RO
13-10	I/O Base Address	0000 0000	RW
17-14	Memory Base Address	0000 0000	RW
18-27	-reserved-	00	_
2B-28	Card Bus CIS Pointer	0000 0000	RW
2C-2F	-reserved-	00	_
33-30	Expansion ROM Base Address	0000 0000	RW
34	Capabilities Offset	40	RO
35-3C	-reserved-	00	
3D	Interrupt Pin	01	RO
3E-3F	-reserved-	00	

Configuration Space LAN Device Specific Registers

Offset	Power Management	Default	Acc
40	Capability ID	01	RO
41	Next Item Pointer	00	RO
43-42	Power Management Configuration	0002	RO
47-44	Power Management Control / Status	0000 0000	WC
48-FF	-reserved-	00	_



I/O Space LAN Registers

Offset	Power Management	<u>Default</u>	Acc
5-0	Ethernet Address		RW
6	Receive Control	00	RW
7	Transmit Control	08	RW
8	Command 0	00	RW
9	Command 1	00	RW
A-B	-reserved-	00	_
С	Interrupt Status 0	00	RW
D	Interrupt Status 1	00	RW
Е	Interrupt Mask 0	00	RW
F	Interrupt Mask 1	00	RW
17-10	Multicast Address		RW
1B-18	Receive Address		RW
1F-1C	Transmit Address		RW
23-20	Receive Status	0000 0400	RW
27-24	Receive Data Buffer Control	0000 0000	RO
2B-28	Receive Data Buffer Start Address		RO
2F-2C	Receive Data Buffer Branch Address		RO
30-3F	-reserved-	00	_
43-40	Transmit Status	0000 0000	RW
47-44	Transmit Data Buffer Control	0000 0000	RO
4B-48	Transmit Data Buffer Start Address		RO
4F-4C	Transmit Data Buffer Branch Addr		RO
50-6B	-reserved-	00	
6C	PHY Address	01	RW
6D	MII Status	13	RW
6E	Buffer Control 0	00	RW
6F	Buffer Control 1	00	RW
70	MII Management Port Command	00	RW
71	MII Management Port Address	81	RW
73-72	MII Management Port Data	0000	RW
74	EEPROM Command / Status	00	RW
75-77	-reserved-	00	
78	EEPROM Control	00	RW

I/O Space LAN Registers (continued)

Offset	Power Management	<u>Default</u>	Acc
79	Configuration 1	00	RW
7A	Configuration 2	00	RW
7B	Configuration 3	00	RW
7C-7F	-reserved-	00	_
80	Miscellaneous 1	00	RW
81	Miscellaneous 2	00	RW
82	-reserved-	00	_
83	Sticky Hardware Control	00	RW
84	MII Interrupt Status	00	WC
85	-reserved-	00	
86	MII Interrupt Mask	00	RW
87-8B	-reserved-	00	_
8D-8C	Flash Address	0000	RW
8E	-reserved-	00	
8F	Flash Write Data Output	00	RW
90	Flash Read / Write Command	00	RW
91	Flash Write Data Input	00	RO
92	-reserved-	00	
93	Flash Checksum	00	RW
95-94	Suspend Mode MII Address	0000	RW
96	Suspend Mode PHY Address	00	RW
97	-reserved-	00	_
99-98	Pause Timer	0000	RW
9A	Pause Status	00	RW
9B	-reserved-	00	
9D-9C	Soft Timer 0	0000	RW
9F-9E	Soft Timer 1	0000	RW
A0/A4	Wake On LAN Control Set / Clear	00 / 00	RW
A1/A5	Power Configuration Set / Clear	00 / 00	RW
A2/A6	-reserved- (do not program)	00 / 00	_
	Wake On LAN Config Set / Clear	00 / 00	RW
A8-AF	-reserved-	00	_
	Pattern CRC 0	0000 0000	RW
	Pattern CRC 1	0000 0000	
	Pattern CRC 2	0000 0000	
	Pattern CRC 3	0000 0000	
CF-C0	Byte Mask 0	0000 0000	
	Byte Mask 1	0000 0000	
	Byte Mask 2	0000 0000	
FF-F0	Byte Mask 3	0000 0000	RW



Register Descriptions

Legacy I/O Ports

This group of registers includes the DMA Controllers, Interrupt Controllers, and Timer/Counters as well as a number of miscellaneous ports originally implemented using discrete logic on original PC/AT motherboards. All of the registers listed are integrated on-chip. These registers are implemented in a precise manner for backwards compatibility with previous generations of PC hardware. These registers are listed for information purposes only. Detailed descriptions of the actions and programming of these registers are included in numerous industry publications (duplication of that information here is beyond the scope of this document). All of these registers reside in I/O space.

Port 61	- Misc Functions & Speaker ControlRW
7	SERR# StatusRO
	0 SERR# has not been asserted default
	1 SERR# was asserted by a PCI agent
	Note: This bit is set when the PCI bus SERR# signal
	is asserted. Once set, this bit may be cleared
	by setting bit-2 of this register. Bit-2 should
	be cleared to enable recording of the next
	SERR# (i.e., bit-2 must be set to 0 to enable
	this bit to be set).
6	IOCHK# StatusRO
	0 IOCHK# has not been asserteddefault
	1 IOCHK # was asserted by an ISA agent
	Note: This bit is set when the ISA bus IOCHCK#
	signal is asserted. Once set, this bit may be
	cleared by setting bit-3 of this register. Bit-3
	should be cleared to enable recording of the
	next IOCHCK# (i.e., bit-3 must be set to 0 to
	enable this bit to be set). IOCHCK# generates
	NMI to the CPU if NMI is enabled.
5	Timer/Counter 2 OutputRO
3	This bit reflects the output of Timer/Counter 2
	without any synchronization.
4	Refresh DetectedRO
•	This bit toggles on every rising edge of the ISA bus
	REFRESH# signal.
3	IOCHK# Enable
·	0 Enable (see bit-6 above)default
	1 Disable (force IOCHCK# inactive and clear
	any "IOCHCK# Active" condition in bit-6)
2	SERR# Enable
-	0 Enable (see bit-7 above)default
	1 Disable (force SERR# inactive and clear any
	"SERR# Active" condition in bit-7)
1	Speaker Enable
-	0 Disabledefault
	1 Enable Timer/Ctr 2 output to drive SPKR pin
0	Timer/Counter 2 Enable
•	0 Disabledefault
	1 Enable Timer/Counter 2
Port 92	h - System ControlRW
7-2	Reserved always reads 0
1	A20 Address Line Enable
	0 A20 disabled / forced 0 (real mode) default
	1 A20 address line enabled
0	High Speed Reset
	0 Normal
	1 Briefly pulse system reset to switch from
	protected mode to real mode



Keyboard Controller I/O Registers

The keyboard controller handles the keyboard and mouse interfaces. Two ports are used: port 60 and port 64. Reads from port 64 return a status byte. Writes to port 64h are command codes (see command code list following the register descriptions). Input and output data is transferred via port 60.

A "Control" register is also available. It is accessable by writing commands 20h / 60h to the command port (port 64h); The control byte is written by first sending 60h to the command port, then sending the control byte value. The control register may be read by sending a command of 20h to port 64h, waiting for "Output Buffer Full" status = 1, then reading the control byte value from port 60h.

Traditional (non-integrated) keyboard controllers have an "Input Port" and an "Output Port" that control pins dedicated to specific functions. In the integrated version, connections are hard wired as listed below. Outputs are "open-collector" so to allow input on one of these pins, the output value for that pin would be set high (non-driving) and the desired input value read on the input port. These ports are defined as follows:

Bit Input Port

- 0 Keyboard Data In
- 1 Mouse Data In

Bit Output Port

- 0 System Reset (1 = Execute Reset)
- 1 Gaste A20 (1 = A20 Enabled)
- 2 Mouse Data Out
- 3 Mouse Clock Out
- 6 Keyboard Clock Out
- 7 Keyboard Data Out

Bit Test Port

- 0 Keyboard Clock In
- 1 Mouse Clock In

Hardwired Internal Connections

Keyboard Data Out (Open Collector) <=> Keyboard Data In Keyboard Clock Out (Open Collector) <=> Keyboard Clk In

Mouse Data Out (Open Collector) <=> Mouse Data In Mouse Clock Out (Open Collector) <=> Mouse Clock In

Keyboard OBF Interrupt => IRQ1

Mouse OBF Interrupt => IRQ12

Input / Output / Test Port Command Codes

C0h transfers input port data to the output buffer. D0h copies output port values to the output buffer. E0h transfers test input port data to the output buffer.

The above definitions are provided for reference only as actual keyboard and mouse control is no longer performed bit-by bit using the above ports but controlled directly by keyboard / mouse controller internal logic. Data is sent and received using the command codes listed on the following page.

	rrite to port 60h if port 64h bit-1 = 0 (1=full).
•	- Keyboard Controller Output BufferRO
	ead from port 60h if port 64h bit- $0 = 1$ (0=empty).
-	4 - Keyboard / Mouse StatusRO
7	Parity Error
,	0 No parity error (odd parity received) default
	1 Even parity occurred on last byte received
	from keyboard / mouse
6	General Receive / Transmit Timeout
ŭ	0 No error
	1 Error
5	Mouse Output Buffer Full
	0 Mouse output buffer empty default
	1 Mouse output buffer holds mouse data
4	Keylock Status
	0 Locked
	1 Free
3	Command / Data
	0 Last write was data writedefault
	1 Last write was command write
2	System Flag
	0 Power-On Defaultdefault
	1 Self Test Successful
1	Input Buffer Full
	0 Input Buffer Emptydefault
	1 Input Buffer Full
0	Keyboard Output Buffer Full
	0 Keyboard Output Buffer Empty default
	 Keyboard Output Buffer Full
KBC C	Control Register(R/W via Commands 20h/60h)
7	Reserved always reads 0
6	PC Compatibility
	0 Disable scan conversion
	1 Convert scan codes to PC format; convert 2-
	byte break sequences to 1-byte PC-compatible
	break codes default
5	Mouse Interface
	0 Enable default
	1 Disable
4	Keyboard Interface
	0 Enable default
_	1 Disable
3	Reserved always reads 0
2	System Flag default=0
	This bit may be read back as status register bit-2
1	Mouse Interrupts
	0 Disable default
	1 Enable - Generate interrupt on IRQ12 when mouse data comes into output buffer
	mouse data comes into output buffer
Λ	
0	Keyboard Interrupts
0	Keyboard Interrupts 0 Disabledefault
0	Keyboard Interrupts

Port 60 - Keyboard Controller Input Buffer......WO



Port 64 - Keyboard / Mouse CommandWO

This port is used to send commands to the keyboard / mouse controller. The command codes recognized by the VT8237R are listed in the table below.

Table 7. Keyboard Controller Command Codes

Code	Keyboard Command Code Description
20h	Read Control Byte (next byte is Control Byte)
21-3Fh	Read SRAM Data (next byte is Data Byte)
60h	Write Control Byte (next byte is Control Byte)
61-7Fh	Write SRAM Data (next byte is Data Byte)
Alh	Output Keyboard Controller Version #
A4h	Test if Password is installed
	(always returns F1h to indicate not installed)
A7h	Disable Mouse Interface
A8h	Enable Mouse Interface
A9h	Mouse Interface Test (puts test results in port 60h)
	(value: 0=OK, 1=clk stuck low, 2=clk stuck high,
	3=data stuck lo, 4=data stuck hi, FF=general error)
AAh	KBC self test (returns 55h if OK, FCh if not)
ABh	Keyboard Interface Test (see A9h Mouse Test)
ADh	Disable Keyboard Interface
AEh	Enable Keyboard Interface
AFh	Return Version #
C0h	Read Input Port (read input data to output buffer)
C1h	Poll Input Port (read Mouse Data In
	continuously to status bit 5
C8h	Unblock Mouse Output (use before D1 to change
	active mode)
C9h	Reblock Mouse Output (protection mechanism
	for D1)
CAh	Read Mode (output KBC mode info to port 60
	output buffer: bit-0=0 if ISA, 1 if PS/2)
D0h	Read Output Port (copy output port values
	to port 60)
D1h	Write Output Port (data byte following is written to
	keyboard output port as if it came from keyboard)
D2h	Write Keyboard Output Buffer & clear status bit-5
	(write following byte to keyboard)
D3h	Write Mouse Output Buffer & set status bit-5 (write
	following byte to mouse; put value in mouse input
	buffer so it appears to have come from the mouse)
D4h	Write Mouse (write following byte to mouse)
E0h	Read Keyboard Clock In and Mouse Clock In
	(return in bits 0-1 respectively of response byte)
Exh	Set Mouse Clock Out per command bit 3
	Set Mouse Data Out per command bit 2
	Set Gate A20 per command bit 1
Fxh	Pulse Mouse Clock Out low for 6usec per cmd bit 3
	Pulse Mouse Data Out low for 6usec per cmd bit 2
	Pulse Gate A20 low for 6usec per command bit 1
	Pulse System Reset low for 6usec per cmd bit 0

All other codes not listed are undefined.



DMA Controller I/O Registers

Ports 00-0F - Master DMA Controller

Channels 0-3 of the Master DMA Controller control System DMA Channels 0-3. There are 16 Master DMA Controller registers:

I/O Address Bits 15-0 Register Name 0000 0000 000x 0000 Ch 0 Base / Current Address RW0000 0000 000x 0001 Ch 0 Base / Current Count RW0000 0000 000x 0010 Ch 1 Base / Current Address **RW** Ch 1 Base / Current Count 0000 0000 000x 0011 RW0000 0000 000x 0100 Ch 2 Base / Current Address RWCh 2 Base / Current Count 0000 0000 000x 0101 **RW** 0000 0000 000x 0110 Ch 3 Base / Current Address **RW** 0000 0000 000x 0111 Ch 3 Base / Current Count RWStatus / Command **RW** 0000 0000 000x 1000 0000 0000 000x 1001 Write Request WO Write Single Mask 0000 0000 000x 1010 WO Write Mode WO 0000 0000 000x 1011 Clear Byte Pointer F/F 0000 0000 000x 1100 WO 0000 0000 000x 1101 **Master Clear** WO 0000 0000 000x 1110 Clear Mask WO 0000 0000 000x 1111 R/W All Mask Bits **RW**

Ports C0-DF - Slave DMA Controller

Channels 0-3 of the Slave DMA Controller control System DMA Channels 4-7. There are 16 Slave DMA Controller registers:

I/O Address Bits 15-0	Register Name	
0000 0000 1100 000x	Ch 4 Base / Current Address	$\mathbf{R}\mathbf{W}$
0000 0000 1100 001x	Ch 4 Base / Current Count	$\mathbf{R}\mathbf{W}$
0000 0000 1100 010x	Ch 5 Base / Current Address	$\mathbf{R}\mathbf{W}$
0000 0000 1100 011x	Ch 5 Base / Current Count	\mathbf{RW}
0000 0000 1100 100x	Ch 6 Base / Current Address	$\mathbf{R}\mathbf{W}$
0000 0000 1100 101x	Ch 6 Base / Current Count	$\mathbf{R}\mathbf{W}$
0000 0000 1100 110x	Ch 7 Base / Current Address	\mathbf{RW}
0000 0000 1100 111x	Ch 7 Base / Current Count	\mathbf{RW}
0000 0000 1101 000x	Status / Command	$\mathbf{R}\mathbf{W}$
0000 0000 1101 001x	Write Request	WO
0000 0000 1101 010x	Write Single Mask	WO
0000 0000 1101 011x	Write Mode	WO
0000 0000 1101 100x	Clear Byte Pointer F/F	WO
0000 0000 1101 101x	Master Clear	WO
0000 0000 1101 110x	Clear Mask	WO
0000 0000 1101 111x	Read/Write All Mask Bits	WO

Note that not all bits of the address are decoded.

The Master and Slave DMA Controllers are compatible with the Intel 8237 DMA Controller chip. Detailed description of 8237 DMA controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports 80-8F - DMA Page Registers

There are eight DMA Page Registers, one for each DMA channel. These registers provide bits 16-23 of the 24-bit address for each DMA channel (bits 0-15 are stored in registers in the Master and Slave DMA Controllers). They are located at the following I/O Port addresses:

I/O Address Bits 15-0	Register Name
0000 0000 1000 0111	Channel 0 DMA Page (M-0)RW
0000 0000 1000 0011	Channel 1 DMA Page (M-1)RW
0000 0000 1000 0001	Channel 2 DMA Page (M-2)RW
0000 0000 1000 0010	Channel 3 DMA Page (M-3)RW
0000 0000 1000 1111	Channel 4 DMA Page (S-0)RW
0000 0000 1000 1011	Channel 5 DMA Page (S-1)RW
0000 0000 1000 1001	Channel 6 DMA Page (S-2)RW
0000 0000 1000 1010	Channel 7 DMA Page (S-3)RW

DMA Controller Shadow Registers

The DMA Controller shadow registers are enabled by setting function 0 Rx77 bit 0. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard DMA controller registers (writes are unchanged).

Port 0 -Channel 0 Base AddressRO
Port 1 - Channel 0 Byte CountRO
Port 2 - Channel 1 Base AddressRO
Port 3 - Channel 1 Byte CountRO
Port 4 - Channel 2 Base AddressRO
Port 5 - Channel 2 Byte CountRO
Port 6 - Channel 3 Base AddressRO
Port 7 - Channel 3 Byte CountRO
Port 8 –1 st Read Channel 0-3 Command RegisterRO
Port 8 – 2 nd Read Channel 0-3 Request RegisterRO
Port 8 – 3 rd Read Channel 0 Mode RegisterRO
Port 8 –4 th Read Channel 1 Mode RegisterRO
Port 8 –5 th Read Channel 2 Mode RegisterRO
Port 8 –6 th Read Channel 3 Mode RegisterRO
Port F - Channel 0-3 Read All MaskRO
Port C4 – Channel 5 Base AddressRO
Port C6 – Channel 5 Byte CountRO
Port C8 – Channel 6 Base AddressRO
Port CA -Channel 6 Byte CountRO
Port CC -Channel 7 Base AddressRO
Port CE -Channel 7 Byte CountRO
•
Port D0 –1 st Read Channel 4-7 Command Register RO
Port D0 – 2 nd Read Channel 4-7 Request RegisterRO
Port D0 –3 rd Read Channel 4 Mode RegisterRO
Port D0 –4 th Read Channel 5 Mode RegisterRO
Port D0 –5 th Read Channel 6 Mode RegisterRO
Port D0 -6 th Read Channel 7 Mode RegisterRO
Port DE -Channel 4-7 Read All MaskRO



Interrupt Controller I/O Registers

Ports 20-21 - Master Interrupt Controller

The Master Interrupt Controller controls system interrupt channels 0-7. Two registers control the Master Interrupt Controller. They are:

I/O Address Bits 15-0	Register Name	
0000 0000 001x xxx0	Master Interrupt Control	RW
0000 0000 001x xxx1	Master Interrupt Mask	RW

Note that not all bits of the address are decoded.

The Master Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Ports A0-A1 - Slave Interrupt Controller

The Slave Interrupt Controller controls system interrupt channels 8-15. The slave system interrupt controller also occupies two register locations:

I/O Address Bits 15-0	Register Name	
0000 0000 101x xxx0	Slave Interrupt Control	RW
0000 0000 101x xxx1	Slave Interrupt Mask	RW

Note that not all address bits are decoded.

The Slave Interrupt Controller is compatible with the Intel 8259 Interrupt Controller chip. Detailed descriptions of 8259 Interrupt Controller operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Interrupt Controller Shadow Registers

The following shadow registers are enabled by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard interrupt controller registers (writes are unchanged).

Port 20 - Master Interrupt Control ShadowRO		
Port A0 - Sl	ave Interrupt Control ShadowRO	
7 Res	erved always reads 0	
6 O C	W3 bit 2 (POLL)	
5 OC	W3 bit 0 (RIS)	
4 O C	W3 bit 5 (SMM)	
3 OC	W2 bit 7 (R)	
2 ICV	V4 bit 4 (SFNM)	
1 ICV	V4 bit 1 (AEOI)	
0 ICV	V1 bit 3 (LTIM)	
Port 21 - Ma	aster Interrupt Mask ShadowRO	
Port A1 - Sl	ave Interrupt Mask ShadowRO	
7-5 Res	ervedalways reads 0	
4-0 T7-	T3 of Interrupt Vector Address	
Timer / Cou	nter Registers	

11mer / Counter Registers

Ports 40-43 - Timer / Counter I/O Registers

There are 4 Timer / Counter registers:

I/O Address Bits 15-0	Register Name	
0000 0000 010x xx00	Timer / Counter 0 Count	\mathbf{RW}
0000 0000 010x xx01	Timer / Counter 1 Count	\mathbf{RW}
0000 0000 010x xx10	Timer / Counter 2 Count	\mathbf{RW}
0000 0000 010x xx11	Timer / Counter Cmd Mode	WO

Note that not all bits of the address are decoded.

The Timer / Counters are compatible with the Intel 8254 Timer / Counter chip. Detailed descriptions of 8254 Timer / Counter operation can be obtained from the Intel Peripheral Components Data Book and numerous other industry publications.

Timer / Counter Shadow Registers

The following shadow registers are enabled for readback by setting function 0 Rx47[4]. If the shadow registers are enabled, they are read back at the indicated I/O port instead of the standard timer / counter registers (writes are unchanged).

Port 40 – Counter 0 Base Count Value (LSB 1st MSB 2nd)RO Port 41 – Counter 1 Base Count Value (LSB 1st MSB 2nd)RO Port 42 – Counter 2 Base Count Value (LSB 1st MSB 2nd)RO



<u> Port 70</u>	- CMOS AddressRW	
7	NMI DisableRW	
	0 Enable NMI Generation. NMI is asserted on	
	encountering SERR# on the PCI bus.	
	1 Disable NMI Generationdefault	
6-0	CMOS Address (lower 128 bytes)RW	
Port 71	- CMOS DataRW	
7-0	CMOS Data (128 bytes)	
Note:	Ports 70-71 may be accessed if Device 17 Function 0 Rx51 bit-3 is set to one to select the internal RTC. If Rx51 bit-3 is set to zero, accesses to ports 70-71 will be directed to an external RTC.	
Port 74 - CMOS AddressRW		
7-0	CMOS Address (256 bytes)RW	

Note: Ports 74-75 may be accessed only if Rx4E bit-3 (Port 74/75 Access Enable) is set to one to enable port 74/75 access.

Note: Ports 70-71 are compatible with PC industrystandards and may be used to access the lower 128 bytes of the 256-byte on-chip CMOS RAM. Ports 74-75 may be used to access the full on-chip extended 256-byte space in cases where the on-chip RTC is disabled.

Note: The system Real Time Clock (RTC) is part of the "CMOS" block. The RTC control registers are located at specific offsets in the CMOS data area (0-0Dh and 7D-7Fh). Detailed descriptions of CMOS / RTC operation and programming can be obtained from the VIA VT82887 Data Book or numerous other industry publications. For reference, the definition of the RTC register locations and bits are summarized in the following table:

Offset	Description	<u>B</u>	inary Range	BCD Range
00	Seconds		00-3Bh	00-59h
01	Seconds Alarm		00-3Bh	00-59h
02	Minutes		00-3Bh	00-59h
03	Minutes Alarm		00-3Bh	00-59h
04	Hours	am 12hr:	01-1Ch	01-12h
		pm 12hr:	81-8Ch	81-92h
		24hr:	00-17h	00-23h
05	Hours Alarm	am 12hr:	01-1Ch	01-12h
		pm 12hr:	81-8Ch	81-92h
		24hr:	00-17h	00-23h
06	Day of the Week Sun=1:		01-07h	01-07h
07	Day of the Month		01-1Fh	01-31h
08	Month		01-0Ch	01-12h
09	Year		00-63h	00-99h

0A Register A

/	UIP	Update in Progress
6-4	DV2-0	Divide (010=ena osc & keep time)
3-0	RS3-0	Rate Select for Periodic Interrupt

0B Register E

7	SET	Inhibit Update Transfers
6	PIE	Periodic Interrupt Enable
5	AIE	Alarm Interrupt Enable
4	UIE	Update Ended Interrupt Enable
3	SQWE	No function (read/write bit)
2	DM	Data Mode (0=BCD, 1=binary)
1	24/12	Hours Byte Format (0=12, 1=24)
0	DSE	Daylight Savings Enable

0C Register C

7	IRQF	Interrupt Request Flag
6	PF	Periodic Interrupt Flag
5	AF	Alarm Interrupt Flag
4	UF	Update Ended Flag
3-0	0	Unused (always read 0

0D Register D

7	VRT	Reads 1 if VBAT voltage is OK
6-0	0	Unused (always read 0)

0E-7C Software-Defined Storage Registers (111 Bytes)

<u>Offset</u>	Extended Functions	Binary Range	BCD Range
7D	Date Alarm	01-1Fh	01-31h
7 E	Month Alarm	01-0Ch	01-12h
7F	Century Field	13-14h	19-20h

80-FF Software-Defined Storage Registers (128 Bytes)

Table 8. CMOS Register Summary



Keyboard / Mouse Wakeup Index / Data Registers

The Keyboard / Mouse Wakeup registers are accessed by performing I/O operations to / from an index / data pair of registers in system I/O space at port addresses 2Eh and 2Fh. The registers accessed using this mechanism are used to initialize Keyboard / Mouse Wakeup functions at index values in the range of E0-EF.

Keyboard / Mouse Wakeup initialization is accomplished in three steps:

- 1) Enter initialization mode (set Function 0 Rx51[1] = 1)
- 2) Initialize the chip
 - a) Write index to port 2Eh
 - b) Read / write data from / to port 2Fh
 - c) Repeat a and b for all desired registers
- 3) Exit initialization mode (set Function 0 Rx51[1] = 0)

Port 2Eh - Keyboard Wakeup IndexRW Index Value

7-0

Function 0 PCI configuration space register Rx51[1] must be set to 1 to enable access to the configuration registers.

Port 2Fh - Keyboard Wakeup Data.....RW

7-0 Data Value

Keyboard / Mouse Wakeup Registers

These registers are accessed via the port 2E / 2F index / data register pair with Function 0 Rx51[1] = 1 using the indicated index values below

Index E0 – Keyboard / Mouse Wakeup Enable (08h)....RW 7-5 Reserved

7-5	Reserved always reads 0
4	Reserved (Do Not Program) default = 0
3	Win98 Keyboard Power Key Wake-up
	0 Disable
	1 Enabledefault
2	Password Wake-up
	0 Disabledefault
	1 Enable
1	PS/2 Mouse Wake-up
	0 Disabledefault
	1 Enable
0	Keyboard Wake-up

0 Disabledefault

Index E1 - Keyboard Wakeup Scan Code Set 0 (F0h) RW
7-0 Keyboard Wakeup First Scan Codedef = F0h
Index E2 – Keyboard Wakeup Scan Code Set 1 (00h) RW
7-0 Keyboard Wakeup Second Scan Code def = 00h
Index E3 – Keyboard Wakeup Scan Code Set 2 (00h) RW
7-0 Keyboard Wakeup Third Scan Code def = 00h
Index E4 – Keyboard Wakeup Scan Code Set 3 (00h) RW
7-0 Keyboard Wakeup Fourth Scan Code def = 00h
Index E5 – Keyboard Wakeup Scan Code Set 4 (00h) RW
7-0 Keyboard Wakeup Fifth Scan Codedef = 00h
Index E6 – Keyboard Wakeup Scan Code Set 5 (00h) RW
7-0 Keyboard Wakeup Sixth Scan Code def = 00h
Index E7 – Keyboard Wakeup Scan Code Set 6 (00h) RW
7-0 Keyboard Wakeup Seventh Scan Code def = 00h
Index E8 - Keyboard Wakeup Scan Code Set 7 (00h) RW
7-0 Keyboard Wakeup Eighth Scan Code def = 00h
Index E9 -Mouse Wakeup Scan Code Set 1 (09h) RW
7-0 Mouse Wakeup Scan Code Set 1 def = 09h
Index EA -Mouse Wakeup Scan Code Set 2(00h) RW
7-0 Mouse Wakeup Scan Code Set 2 def = 00h
Index EB - Mouse Wakeup Scan Code Mask (00h) RW
7-0 Mouse Wakeup Scan Code Maskdef = 00h

1

Enable



Memory Mapped I/O APIC Registers

Memory Address FEC00000 - APIC IndexRW			
7-0	APIC Index default = 00h		
	8-bit pointer to APIC registers.		
Memor	y Address FEC00013-10 – APIC DataRW		
31-0	APIC Data default = 0000 0000h		
	Data for the APIC register pointed to by the APIC		
	index		
Memor	y Address FEC00020 – APIC IRQ Pin AssertionWO		
	Reserved always reads 0		
4-0			
	IRQ # for this interrupt. Valid values are 0-23 only.		
Memory Address FEC00040 – APIC EOIWO			
7-0	Redirection Entry Cleardefault undefined		
	When a write is issued to this register, the APIC will		
	check this field and compare it with the vector field		

for each entry in the I/O redirection table. When a match is found, the "Remote_IRR" bit for that I/O

Redirection Entry will be cleared.

Indexed I/O APIC Registers

Offset 0	– APIC Identification (0000 0000h)RW		
31-28	Reserved always reads 0		
27-24	APIC Identification default = 0		
	Software must program this value before using the		
	APIC.		
23-0	Reserved always reads 0		
Offset 1	- APIC Version (00178003)RO		
31-24	Reservedalways reads 00h		
23-16	Maximum Redirectionalways reads 17h		
	Equal to the number of APIC interrupt pins minus		
	one. For this APIC, this value is 17h (23 decimal).		
15	PCI IRQ		
	Always reads 1 to indicate that the IRQ assertion		
	register is implemented and that PCI devices are		
	allowed to write to it to cause interrupts.		
14-8	Reserved always reads 0		
7-0	APIC Versionalways reads 03h		
	The implementation version for this APIC is 03h.		
Offset 2 – APIC Arbitration (0000 0000h)RO			
31-28	Reserved always reads 00h		
	APIC Arbitration IDalways reads 00h		
	Reserved always reads 00h		
Offset 3 – Boot Configuration (0000 0000h)RW			
31-1	Reserved always reads 00h		
0	Interrupt Delivery Mechanism		
	0 APIC Serial Busdefault		
	1 Front Side Bus Message		



Offset 3F-10 - I/O Redirection Table

This table contains 24 registers, with one dedicated table entry for each of the 24 APIC interrupt signals. Each 64-bit register consists of two 32-bit values at consecutive index locations, with the low 32 bits at the even index and the upper 32 bits at the odd index. The default value for all registers is xxx1 xxxx xxxx xxxxxh.

Offset 11-10 - I/O Redirection - APIC IRQ0	RW
Offset 13-12 - I/O Redirection - APIC IRQ1	RW
Offset 15-14 – I/O Redirection – APIC IRQ2	RW
Offset 17-16 – I/O Redirection – APIC IRQ3	RW
Offset 19-18 – I/O Redirection – APIC IRQ4	RW
Offset 1B-1A – I/O Redirection – APIC IRQ5	RW
Offset 1D-1C - I/O Redirection - APIC IRQ6	RW
Offset 1F-1E - I/O Redirection - APIC IRQ7	
Offset 21-20 – I/O Redirection – APIC IRQ8	RW
Offset 23-22 - I/O Redirection - APIC IRQ9	RW
Offset 25-24 - I/O Redirection - APIC IRQ10	RW
Offset 27-26 - I/O Redirection - APIC IRQ11	RW
Offset 29-28 - I/O Redirection - APIC IRQ12	RW
Offset 2B-2A - I/O Redirection - APIC IRQ13	RW
Offset 2D-2C - I/O Redirection - APIC IRQ14	RW
Offset 2F-2E - I/O Redirection - APIC IRQ15	RW
Offset 31-30 - I/O Redirection - APIC IRQ16	RW
Offset 33-32 - I/O Redirection - APIC IRQ17	RW
Offset 35-34 - I/O Redirection - APIC IRQ18	RW
Offset 37-36 - I/O Redirection - APIC IRQ19	RW
Offset 39-38 - I/O Redirection - APIC IRQ20	RW
Offset 3B-3A - I/O Redirection - APIC IRQ21	RW
Offset 3D-3C - I/O Redirection - APIC IRQ22	RW
Offset 3F-3E - I/O Redirection - APIC IRQ23	RW

Format for Each I/O Redirection Table Entry:

Format for Each I/O Redirection Table Entry:			
Physica	l Mode (bit-11	=0)	
		always reads 0	
	APIC ID	default = undefined	
	Mode (bit-11=		
		default = undefined	
55-17	Reserved	always reads 0	
16	Interrupt M	asked	
		askeddefault	
	1 Maske		
15	Trigger Mod	le	
10		Sensitive default	
		Sensitive	
14		(Level Sensitive Interrupts Only) RO	
17		nessage with a matching interrupt vector	
		ed from a local APIC	
		sensitive interrupt sent by IOAPIC	
		ed by local APIC(s)	
13		put Pin Polarity	
13		Highdefault	
	1 Active	<u> </u>	
12			
12		_	
		current status of the delivery of this	
	interrupt.	a activity)	
		o activity)	
		Pending (the interrupt has been injected	
		s delivery is temporarily delayed either se the APIC bus is busy or because the	
		ing APIC unit cannot currently accept	
11		errupt)	
11	Destination		
		he interpretation of bits 56-63.	
	-	al Mode default	
	1 Logica	al Mode	
10.0	Daliman Ma	٠.	
10-8	Delivery Mo		
		w the APICs listed in the destination	
		act upon reception of this signal	
		default	
	001 Lowes	a rhonly	
	010 SMI	1	
	011 -reserv	/ea-	
	100 NMI		
	101 INIT	1	
	110 -reserv		
	111 Extern	al IN I	

7-0 Interrupt Vector

Contains the interrupt vector for this interrupt. Vector values range from 10h to FEh.



Configuration Space I/O

Configuration space accesses for all functions use PCI configuration mechanism 1 (see PCI specification revision 2.2 for more details). The ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

There are 8 "functions" implemented in the VT8237R (see Table 5 on page 24). The following sections describe the registers and register bits of these functions.

Port CFB-CF8 - Configuration AddressRW			
31	Configuration Space Enable		
	0 Disableddefault		
	1 Convert configuration data port writes to		
	configuration cycles on the PCI bus		
30-24	Reserved always reads 0		
23-16	PCI Bus Number		
	Used to choose a specific PCI bus in the system		
15-11	Device Number		
	Used to choose a specific device in the system		
10-8	Function Number		
	Used to choose a specific function if the selected		
	device supports multiple functions		
7-2	Register Number		
	Used to select a specific doubleword in the device's		
	configuration space		
1-0	Fixed always reads 0		
Port CI	FF-CFC - Configuration DataRW		



Device 15 Function 0 Registers - Serial ATAController

This Serial ATA controller interface is fully compatible with the SATA v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and I/O registers. The PCI configuration registers are located in the device 15 function 0 PCI configuration space of the VT8237R. The base address of the I/O registers is specified in PCI Configuration register offset 27-24.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA)RO			
Offset 3-2 - Device ID (3149h=SATA Controller)RO			
Offset 5	-4 - Command (0000h)RW		
15-10	Reserved always reads 0		
9	Fast Back-to-Back Cyclesdef = 0		
8	Reserved always reads 0		
7	Address Stepping $def = 0$		
6	Parity Error Response $def = 0$		
5	Reserved always reads 0		
4	Memory-Write-and-Invalidate fixed at 0		
3	Respond to Special Cycles fixed at 0		
2	Bus Master		
1	Memory Space Access $def = 0$		
0	I/O Space Access $def = 0$		
	When the "I/O Space" bit is disabled, the device will not respond to I/O addresses.		

Offset '	<u>7-6 – Status (0290h))</u>	RO
15	Detected Parity Error	fixed at 0
14	Signalled System Error	fixed at 0
13	Received Master Abort	default = 0
12	Received Target Abort	default = 0
11	Signalled Target Abort	fixed at 0
10-9	DEVSEL# Timing alway	s reads 01 (medium)
8	Data Parity Detected	fixed at 0
7	Fast Back to Back Caability	fixed at 1
6-5	Reserved	always reads 0
4	Power Management Capability	Listfixed at 1
3-0	Reserved	always reads 0

Offset 8 - Revision ID (80)RO 7-0 Revision Code for SATA Controller Logic Block

7	O - Programming Interface Master Capability		
6-4	Reserved		
3	Programmable Indica	tor - Secondary	fixed at 1
	Supports both modes (1	may be set to eith	er mode by
	writing Rx42[6])		
2	Channel Operating M		
	0 Compatibility Mo 1 Native Mode		d o.Co14
1	Programmable Indica	tor - Primary	fixed at 1
1	Supports both modes (1		
	writing Rx42[7])	may be set to erm	ici mode by
0	Channel Operating M	ode - Primary	
	0 Compatibility Me		
	1 Native Mode	••••••	default
Compat	ibility Mode (fixed IRQs	and I/O addresses	·)·
Compat	Command Block		<u>5).</u>
Chann		Registers	IRQ
Pri	1F0-1F7	3F6	14
Sec	170-177	376	15
			(0)
Native I	PCI Mode (registers are p	_	O space)
CI	Command Block		
<u>Chann</u> Pri		Registers	
Sec	<u> </u>		
	<u> </u>	0	L
	nd register blocks are 8 b		. 2 : 1)
Control	registers are 4 bytes of I	O space (only byt	e 2 is used)
Offset A	A - Sub Class Code (04h	=RAID Controll	<u>er) RO</u>
Offset I	B - Base Class Code (01)	h=Mass Storage (Ctrlr)RO
<u> </u>	Dusc Class Couc (01)	i mass scorage	<u> </u>
Off 4 T) I atomor T: (201	`	DW
Oiiset I	D – Latency Timer (20h	J	<u>KW</u>
Offset I	E – Header Type (80h)		RO
7	Multiple Function Dev		

Reserved

.....always reads 0



Offset 13-10 - Pri Data / Command Base AddressRW	Offset 2D-2C - Sub Vendor ID (1106h)RO
Specifies an 8 byte I/O address space.	Off (4E4E C B ' IB (4140) \
31-16 Reserved always read 0 15-3 Port Address default=01F0h 2-0 Fixed at 001b fixed	Offset 2F-2E – Sub Device ID (3149h)RO Offset 34 – Power Mgmt Capabilities Pointer (C0h)RO
Offset 17-14 - Pri Control / Status Base AddressRW	Offset 34 – 1 ower [right Capabilities I officer (Con) RO
Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 3F6h for the default base address of 3F4h).	
31-16 Reservedalways read 0	Offset 3C - Interrupt Line (0Dh)RO
15-2 Port Address default=03F4h 1-0 Fixed at 01b fixed	 7-4 Reserved
Offset 1B-18 - Sec Data / Command Base Address RW	0001 IRQ1
Specifies an 8 byte I/O address space.	0010 IRQ2
31-16 Reserved always read 0 15-3 Port Address default=0170h 2-0 Fixed at 001b fixed	
Offset 1F-1C - Sec Control / Status Base AddressRW	x000 IRQ16
Specifies a 4 byte I/O address space of which only the third	x001 IRQ17
byte is active (i.e., 376h for the default base address of 374h).	x010 IRQ18
31-16 Reserved always read 0 15-2 Port Address default=0374h 1-0 Fixed at 01b fixed	x111 IRQ23
Offset 23-20 - Bus Master Control Regs Base AddressRW	Offset 3D - Interrupt Pin (01h)RO
Specifies a 16 byte I/O address space compliant with the SATA rev 1.0 specification.	7-0 Interrupt Routing Mode 00h Legacy mode interrupt routing 01h Native mode interrupt routing
31-16 Reserved always read 0	offi Native mode interrupt routing deraute
15-4 Port Address default=CC0h	
3-0 Fixed at 0001b fixed	Offset 3E - Minimum Grant (00h)RO
See Rx42[7-6] for Native / Compatibility mode select for the	
above registers	Offset 3F - Maximum Latency (00h)RO
Offset 27-24 - SATA Ctrl/Status Regs Base AddressRW Specifies a 256 byte I/O address space.	
31-16 Reserved always read 0	
15-8 Port Address	
7-6 SATA Port Select 00 SATA 1 (Primary Master)	
01 SATA 1 (Frimary Master)	
10 SATA 3 (Secondary Master)	
11 SATA 4 (Secondary Slave)	
5-0 Fixed at 000001b fixed	



SATA-Controller-Specific Configuration Registers

Offset 4	<u> 40 – SATA Channel Enable (031</u>	h)RW
7-4	Chip ID	RO, default = 0
3-2		always reads 0
1	SATA Primary Channel Enab	
	0 Disable	
	1 Enable	default
0	SATA Secondary Channel En	
	0 Disable	
	1 Enable	default
Offset 4	<u> 41 – SATA Interrupt Gating (03</u>	<u>8h)RW</u>
7-4	Reserved	always reads 0
3	PERR Check	•
	0 Disable	default
	1 Enable	
2	SERR Check	
	0 Disable	default
	1 Enable	
1	Primary Channel Interrupt G	ating
	0 Disable	8
	1 Enable	default
0	Secondary Channel Interrupt	
v	0 Disable	
	1 Enable	default

Offset 4	42 –Native Mode Enable (F1h)RW
7	Primary Channel I/O Native Mode
	0 Disable
	1 Enabledefault
6	Secondary Channel I/O Native Mode
	0 Disable
	1 Enabledefault
5	Primary Channel Interrupt Native Mode Enable
	0 Disable
	1 Enabledefault
4	Secondary Channel Interrupt Native Mode
	0 Disable
	1 Enabledefault
3-2	======================================
1-0	DEVSEL Timing def = 01b
Offset 4	43 - FIFO Threshold Control (40h)RW
7	
	Reserved always reads 0
6-4	Reserved always reads 0 Primary Channel Threshold Control def = 100
6-4 3	Primary Channel Threshold Control def = 100
3	Primary Channel Threshold Control def = 100 Reserved always reads 0
3	Primary Channel Threshold Control def = 100 Reserved always reads 0 Secondary Channel Threshold Control
3	Primary Channel Threshold Control def = 100 Reserved
3	Primary Channel Threshold Control def = 100 Reserved
3	Primary Channel Threshold Control def = 100 Reserved
3	Primary Channel Threshold Control def = 100 Reserved
3	Primary Channel Threshold Control def = 100 Reserved



Offset 4	14 – Miscellaneous Control I (0Eh)RW
7	Reserved always reads 0
6	Master Read Cycle IRDY# Wait States def = 0
5	Master Write Cycle IRDY# Wait States def = 0
4	Reserved always reads 0
3	Bus Master IDE Status Register Read Retry
	0 Disable
	1 Enabledefault
2	Change Drive to Clear all FIFO Internal States
	0 Disable
	1 Enabledefault
1	Split 2 Channel Request
	0 Disable
	1 Enabledefault
0	Reserved always reads 0
Offset 4	45 – Miscellaneous Control II (AF)RW
7	Sub Class (Rx0A) Write Protect
	0 Rx0A Write Enable
	1 Rx0A Write Disabledefault
6	Clock Gating
	0 Enabledefault
	1 Disable
5	Latency Timer
	0 Disable
	1 Enabledefault
	Set to 1 only when GNT is deasserted, to improve
	performance.
4	Interrupt Line (Rx3C) Write Protect
-	0 Rx3C Write Enabledefault
	1 Rx3C Write Disable
3	Memory Read Multiple Command
	0 Disable
	1 Enabledefault
2	Memory Write and Invalidate Command
	0 Disable
	1 Enabledefault
1	Pri Channel Read DMA Flush Data After Intrpt
•	0 Disable
	1 Enabledefault
0	Sec Channel Read DMA Flush Data After Intrpt
v	0 Disable
	1 Emphs default

Offset 4	46 – Miscellaneous Control III (00h)RW	
7-3	Reserved always reads 0	
5	IRQ Asserted When Device Is Hot-Plugged	
	0 Disabledefault	
	1 Enable	
4	Reserved (Do Not Program) default = 0	
3	Reserved always reads 0	
2	PLL Reset	
	0 Disabledefault	
	1 Enable	
	Occurs when external PCI clock is stopped.	
1	Improve PIO Performance	
	0 On default	
	1 Off	
0	Mask PCI Bus Input Floating Signal (Vector	
	Mode and Test Only)	
	0 Disabledefault	
	1 Enable	
Offset 4	48 – PHY Wakeup Request Control (00h)RW	
7-4	Reserved always reads 0	
3	External PHY Port 2 Wakeup Requestdef = 0	
2	External PHY Port 1 Wakeup Requestdef = 0	
1	Internal PHY Port 2 Wakeup Requestdef = 0	
0	Internal PHY Port 1 Wakeup Requestdef = 0	
The inte	ernal request is triggerred by the rising edge of each hit	

The internal request is triggerred by the rising edge of each bit written.



mset 4	<u> 19 – PATA / SATA Snaring Function Ctri (82n) Rw</u>
7	PATA Function
	0 Disable (Rx0E[7] will be 0)
	1 Enabledefault
6	PATA / SATA Sharing Bus Usage
	0 Use PATA
	1 Use external PHYdefault
5	SATA Ports Master / Slave Configuration
	0 Master / Master Configuration
	1 Master / Slave Configuration
	The default value is set per strap pin PDCS1#.
4-2	Reserved always reads (
1	PATA / SATA Pad Drive Control
	0 PATA 2/3 drive strength
	1 PATA Full drive strengthdefault
0	PATA Slew Rate Control
	0 Disabledefaul
	1 Enable

Offset 4	4A – SATA External PHY Pad Ctrl I (10h) RW
7	VCOMP Internal Latch Control RO, def = 0
6-5	VCOMP Output Status (valid only when Bit[4] is
	0) RO, $def = 0$
4	Adjust VCOMP Manually
	0 Disable
	1 Enabledefault
3	SATA Strobe Pad VCOMP Control 1 def = 0
2	SATA Strobe Pad VCOMP Control 0 def = 0
1	SATA Data Pad VCOMP Control 1def = 0
0	SATA Data Pad VCOMP Control 0def = 0
Offset 4	4B – SATA External PHY Pad Ctrl II (0Bh) RW
7-4	Reservedalways reads 0
3	SATA Strobe Pad VREF Source Selection
	0 Select STBI
	1 Select VREFdefault
2-0	SATA Strobe Pad Delay Modulation Bits (shared
	with PATA)default = 011b
Offset 4	4E – PHY Port Error Status Control (00h) RW
7	Enable External PHY Secondary Port Error
	Status (2) Output to EEDI Pindef = 0
6	Enable External PHY Secondary Port Error
	Status (1) Output to EEDI Pindef = 0
5	Enable External PHY Primary Port Error Status
	(2) Output to EEDI Pin $def = 0$
4	Enable External PHY Primary Port Error Status
	(1) Output to EEDI Pin $def = 0$
3	Enable Internal PHY Secondary Port Error
	Status (2) Output to EEDI Pindef = 0
2	Enable Internal PHY Secondary Port Error
	Status (1) Output to EEDI Pindef = 0
1	Enable Internal PHY Primary Port Error Status
-	(2) Output to EEDI Pindef = 0
0	Enable Internal PHY Primary Port Error Status
-	(1) Output to EEDI Pin $def = 0$



SATA Transport Control Registers

Offset 5	50 – Software Ctrl Power Mode Request (00h)RW
7	External PHY Port2 SLUMBER Request def = 0
6	External PHY Port2 PARTIAL Request def = 0
-	
5 4	External PHY Port1 SLUMBER Request def = 0 External PHY Port1 PARTIAL Request def = 0
3	
2	Internal PHY Port2 SLUMBER Request def = 0 Internal PHY Port2 PARTIAL Request def = 0
1	Internal PHY Port1 SLUMBER Request def = 0
0	Internal PHY Port1 PARTIAL Request def = 0
•	ernal request is triggered by rising edge of each bit.
Offset 5	51 – Hardware Ctrl Power Mode (00h)RW
7	Change Drive & Let Idle Device Enter Power
	Mode
	0 Disabledefault
	1 Enable
6	Change Drive Power Mode Selection for Idle
	Device
	0 Partial default
	1 Slumber
5	Reserved always reads 0
4	Enter to Partial Process (Item1) Disabled
	0 Disabledefault
	1 Enable
3	Enter to Slumber Process (Item2) Disabled
	0 Disabledefault
	1 Enable
2-0	Power Clock Select
	000 T = 1tdefault
	001 T = 2t
	1. Power Mode Control Process: Partial will be
	requested if transport idle for at least 2T.
	2. Slumber will be requested if transport layer idle
	for at least 10 T. $t = 0.425$ s
Offset 5	52 – Transport Miscellaneous Control (00h)RW
7	Reservedalways reads 0
6	Transport Issue Early Request to Link to improve
	Performance default = 0
5	Reservedalways reads 0
4	Signal Data FIS Transmission default = 0
	Allow over 8k bytes.
3	BIST FIS default = 0
	Controller can accept BIST FIS when behaves as a
	device (Rx53[1:0] are set). This bit is set only for
•	controller to control BIST FIS self-test.
2	SATA Flow Control Water Flag
	0 Based on FIFO threshold value (Rx43)default
4	1 32DW
1	COMRESET (test mode only) default = 0
•	For reset both master / slave device.
0	Reset Shadow (test mode only) default = 0

SATA Link Control Registers

7 Reserved always reads 0 6 Receive Scrambler 0 Enable defaul 1 Disable defaul 5 Transmit Scrambler 0 Enable defaul 1 Disable defaul 4 Align Primitive Transmission 0 Enable defaul 1 Disable defaul 3 Continue Primitive Transmission 0 Enable defaul
0 Enable defaul 1 Disable 5 Transmit Scrambler 0 Enable defaul 1 Disable 4 Align Primitive Transmission 0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
1 Disable 5 Transmit Scrambler 0 Enable defaul 1 Disable 4 Align Primitive Transmission 0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
 Transmit Scrambler Enable Disable Align Primitive Transmission Enable Disable Continue Primitive Transmission Enable defaul
0 Enable defaul 1 Disable 4 Align Primitive Transmission 0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
1 Disable 4 Align Primitive Transmission 0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
4 Align Primitive Transmission 0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
0 Enable defaul 1 Disable 3 Continue Primitive Transmission 0 Enable defaul
1 Disable 3 Continue Primitive Transmission 0 Enabledefaul
3 Continue Primitive Transmission 0 Enabledefaul
0 Enable defaul
1 D: 11
1 Disable
2 Continue Primitive after Align
0 Disabledefaul
1 Enable
1 Double OOB Burst Number (6 to 12)
0 Disabledefaul
1 Enable
0 SATA Link Dynamic Clock Gating
0 Enable defaul
1 Disable
Offset 57 – External PHY SATA LITE Control (00h) RW
7 Reserved always reads (
6 Receive Scrambler
0 Enable defaul
1 Disable
5 Transmit Scrambler
0 Enabledefaul
1 Disable
4 Align Primitive Transmission
0 Enabledefaul
1 Disable
3 Continue Primitive Transmission
0 Enable defaul
1 Disable
2 Continue Primitive after Align
0 Disabledefaul
1 Enable
1 Double OOB Burst Number (6 to 12)
0 Disabledefaul
1 Enable
0 SATA Lite Dynamic Clock Gating
0 Enable defaul



SATA PHY Control Registers

Offset 5	<u> 5A – Internal SATA PHY Control (101</u>	<u>1)RW</u>
7	Reserved	
6	Bypass Oscillator	$def = 0$
5	OSC Latch up Test Control	
4	OOB Signal Select	
	0 AFE	
	1 Digital	default
3	Reserved	$def = 0$
2	TxReady Timer Speed up (simulation	\mathbf{n} only) $def = 0$
1	Bailout Mode Test Enable	$def = 0$
0	Force PHY Ready (simulation only)	def = 0
Offset 5	5B – External SATA PHY Control (00	h)RW
7-3	Reserved	always reads 0
2	TxReady Timer Speed up (simulation	\mathbf{n} only) $def = 0$
1	Bailout Mode Test Enable	$def = 0$
0	Force PHY Ready (simulation only)	def = 0
Offset 5	5C – Internal SATA PHY Control (051	h)RW
7-6	Reserved	$default = 0$
5	CDR Bandwidth Select Bit1	$default = 0$
4	CDR Bandwidth Select Bit0	$default = 0$
3	OOB2 Current Control Bit 1	$default = 0$
2	OOB2 Current Control Bit 0	default = 1
1	OOB1 Current Control Bit 1	$default = 0$
0	OOB1 Current Control Bit 0	default = 1
Offset 5	5D – SATA PHY Direct Access Mode (Ctrl (00h) RW
7	Enable SATA PLL Testing Mode	$default = 0$
6-5	Reserveda	lways reads 0
4	Enable Test Pin Data Output	$default = 0$
3	Select External PHY Signals	$default = 0$
2	Select Secondary Port Signals	$default = 0$
1	Select 10B Receive Signals	$default = 0$
0	Select 8B Transmit Signals	$default = 0$
Offset 5	5E – SATA Internal PHY Pad Control	(00h)RW
7	VCOMP Internal Latch Ctrl Status	$default = 0$
6-4	VCOMP Output Status	$default = 0$
	Valid only when Bit $3 = 0$	
3	Adjust VCOMP Manually	$default = 0$
2-0	VCOMP Control	

Transport Status Registers

Offset 7	8 – Primary Channel Transport Stats (01h) RO
7-5	Reserved always reads 0
4	Primary Channel DMA Read Device Cycle Active
	$\dots def = 0$
3	Primary Channel DMA Write Device Cycle Active
	$\dots def = 0$
2	Primary Channel SG Operation Active def = 0
1	Primary Channel Interrupt Status def = 0
0	Primary Channel FIFO Empty Statusdef = 1
Offset 7	9 – Primary Channel Transport Status (00h) RO
7-5	Reserved always reads 0
4	Primary Channel Slave Drive Select def = 0
3	Transmit PIO Data Cycle Active def = 0
2	Transmit PIO Data Cycle Receive def = 0
1	Transmit DMA Data Cycle Active def = 0
0	Transmit DMA Data Cycle Receive def = 0
	A – Secondary Channel Transport Stats I (01h) RO
7-5	Reserved always reads 0
4	Secondary Channel DMA Read Device Cycle Activedef = 0
3	Secondary Channel DMA Write Device Cycle
	Active $\det = 0$
2	Secondary Channel SG Operation Active def = 0
1	Secondary Channel Interrupt Status def = 0
0	Secondary Channel FIFO Empty Statusdef = 1
Offset 7	B – Secondary Channel Transport Status II RO
7-5	Reserved always reads 0
4	Primary Channel Slave Drive Select def = 0
3	Transmit PIO Data Cycle Active def = 0
2	Transmit PIO Data Cycle Receive def = 0
1	Transmit DMA Data Cycle Active def = 0
0	Transmit DMA Data Cycle Receive def = 0
	· · · · · · · · · · · · · · · · · · ·



PHY Status Registers

Offset 7	7C – Internal PHY StatusRO
7-6	Reserved default = 0
5	Port2 Auto Check Error Report default = 0
4	Port2 Squelch Detector Output
3-2	Reserved default = 0
1	Port1 Auto Check Error Report default = 0
0	Port1 Squelch Detector Output
Offset 7	7D – External PHY Status (00h)RO
7	External PHY Port2 Receive COMINIT def = 0
6	External PHY Port2 Receive COMWAKE. def = 0
5	External PHY Port1 Receive COMINIT def = 0
4	External PHY Port1 Receive COMWAKE. def = 0
3	Internal PHY Port2 Receive COMINIT def = 0
2	Internal PHY Port2 Receive COMWAKE def = 0
1	Internal PHY Port1 Receive COMINIT def = 0
0	Internal PHY Port1 Receive COMWAKE def = 0

Channel Control Registers

Offset 80 - Primary Channel Device Mode StatusRO		
7-0	Primary Channel Parsing F.	IS Number when in
	Device mode	default = 0
Offset	81 – Secondary Channel Device	Mode StatusRO
7-0	Secondary Channel Parsing 1	FIS Number when in
	Device mode	default = 0

Offset 8B-88 - Primary Channel SG Base AddressRO

Offset 8F-8C - Secondary Channel SG Base AddressRO

Power Management Control Registers

Offset C3-C2 – PCI Power Mgmt Capabilities (02h) RO		
2-0	Versiondefault = 010b	
	The default value indicates this function complies	
	with Revision 1.1 of PCI Power Management	
	Interface Spec.	
Offset (C5-C4 – PCI Power Mgmt Ctrl / Status RW / RO	
15-2	Reserved always reads 0	
1-0	Power State	
	00 D0default	
	01 -reserved-	
	10 -reserved-	

Miscellaneous Control Registers

11 D3 hot

Offset D1 – PATA Control (00h)RO			
7-4	Reserved always reads 0		
3	PATA Enable Method		
	0 PATA will be enabled with Rx49[7]=1 and		
	SATA function enabled default		
	1 PATA will be enabled with Rx49[7]=1		
2-0	Reserved always reads 0		



SATA I/O Registers

The base address for access of these registers is specified in Rx27-24.

O OII	<u>set 3-0 – SATA StatusKU</u>
31-12	Fixed at 0always reads
11-8	IPM
	Indicates the current interface power management.
	0000 Device not present or communication no established
	0001 Interface in active state
	0010 Interface in PARTIAL power mgmt state
	0110 Interface in SLUMBER power mgmt state
7-4	SPD
	Indicates the negotiated interface communication
	speed established.
	0000 No negotiated speed (device not present o
	communication not established)
	0001 Generation 1 communication rate negotiated
3-0	DET
	Indicates the interface device detection and PHY
	state.
	0000 No device detected and PHY communication
	not established
	0001 Device presence detected but PHY
	communication not established
	0011 Device presence detected and PHY
	communication established
	0100 PHY in offline mode as a result of interface disabled or running in a BIST loopback mode
	disabled of fullning in a bist loopback mode

Offset 7	-4 – SATA Error (00000000h)	RWC
31-26	Reserved	always reads 0
25	Unrecognized FIS Type	default = 0
24	Transport State Transition Error	default = 0
23	Link Sequence Error	default = 0
22	Handshake Error	default = 0
21	CRC Error	default = 0
20	Disparity Error	default = 0
19	10B to 8B Decode Error	default = 0
18	Comm Wake Detected	default = 0
17	PHY Internal Error	default = 0
16	PHY Ready Change	default = 0
15-12	Reserved	. always reads 0
11	Internal Error	default = 0
10	Protocol Error	default = 0
9	Non-recovered Persistent Communication or Data	
	Integrity Error	default = 0
8	Non-recovered Transient Data Inte	egrity Error
		default = 0
7-2	Reserved	always reads 0
1	Recovered Communications Error	default = 0
0	Recovered Data Integrity Error	default = 0

31-12	Reservedalways reads 0
11-18	•
	Represents the enabled interface power management
	states that can be invoked via SATA interface power
	management capabilities.
	0000 No interface power mgmt state restrictions
	0001 Transitions to the PARTIAL power mgmt state disabled
	0010 Transitions to the SLUMBER power mgmt state disabled
	0011 Transitions to both the PARTIAL and SLUMBER power mgmt states disableddef
	All other values are reserved.
7-4	SPD
	Represents the maximum communication speed that
	the interface is allowed.
	0000 No speed negotiation restrictions
	0001 Limit speed negotiation to a rate not greater
	than Generation 1 communication rate def
3-0	All other values are reserved.
3-0	DET Controls the heat adentar devices detection and
	Controls the host adapter device detection and interface initialization.
	0000 No device detection or initialization action
	requesteddef
	0001 Perform interface communication initialization
	sequence to establish communication
	0100 Disable the SATA interface and put PHY in offline mode
	All other values are reserved.



Device 15 Function 1 Registers - Enhanced IDE Controller

This Enhanced IDE (Parallel ATA) controller interface is fully compatible with the SFF 8038i v.1.0 specification. There are two sets of software accessible registers -- PCI configuration registers and Bus Master IDE I/O registers. The PCI configuration registers are located in the device 15 function 1 PCI configuration space of the VT8237R. The Bus Master IDE I/O registers are defined in the SFF8038i v1.0 specification.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA)RO		
Offset 3-2 - Device ID (0571h=IDE Controller)RO		
Offset 5	5-4 - Command (0000h)RW	
15-3	Reserved always reads 0	
2	Bus Master default = 0 (disabled)	
	S/G operation can be issued only when the "Bus	
	Master" bit is enabled.	
1	Reserved always reads 0	
0	I/O Space default = 0 (disabled)	
	When the "I/O Space" bit is disabled, the device will	
	not respond to any I/O addresses for both compatible	
	and native mode.	

Offset 7	7-6 – Status (0290h)	RO
15	Detected Parity Error	fixed at 0
14	Signalled System Error	fixed at 0
13	Received Master Abort.	default = 0
12	Received Target Abort.	default = 0
11	Signalled Target Abort.	fixed at 0
10-9	DEVSEL# Timing	. always reads 01 (medium)
8	Data Parity Detected	fixed at 0
7	Fast Back to Back	fixed at 1
6-5	Reserved	always reads 0
4	Capability List	fixed at 1
3-0	Reserved	always reads 0

Offset 8 - Revision ID (06)RO 7-0 Revision Code for IDE Controller Logic Block

Offset 9 - Programming Interface.....RW

7 Master IDE Capability fixed at 1 (Supported)

6-4 Reservedalways reads 0

Programmable Indicator - Secondary..... fixed at 1 Supports both modes (may be set to either mode by writing Rx42[6])

2 Channel Operating Mode - Secondary

0 Compatibility Modedefault

1 Native Mode

1 Programmable Indicator - Primary fixed at 1 Supports both modes (may be set to either mode by writing Rx42[7])

0 Channel Operating Mode - Primary

0 Compatibility Modedefault

1 Native Mode

Compatibility Mode (fixed IRQs and I/O addresses):

In this mode, fixed IRQs are used and IDE controller registers are hard wired to fixed I/O addresses as defined below.

	Command Block	Control Block	
Channel	Registers	<u>Registers</u>	<u>IRQ</u>
Pri	1F0-1F7	3F6	14
Sec	170-177	376	15

Native PCI Mode (registers are programmable in I/O space)

In this mode, IRQs for the primary and secondary IDE channels are programmable via configuration register Rx3C and the registers of the IDE channels are relocatable in I/O space (using base addresses provided in the IDE Controller PCI configuration space). Specific base address registers are used to map the different register blocks as defined below:

	Command Block	Control Block
Channel	<u>Registers</u>	Registers
Pri	BA @offset 10h	BA @offset 14h
Sec	BA @offset 18h	BA @offset 1Ch

Command register blocks are 8 bytes of I/O space Control registers are 4 bytes of I/O space (only byte 2 is used)

Offset A - Sub Class Code (01h=IDE Controller).....RO

Offset B - Base Class Code (01h=Mass Storage Ctrlr)... RO



Offset 13-10 - Pri Data / Command Base AddressRW Specifies an 8 byte I/O address space.	Offset 2D-2C – Sub Vendor ID (0000h)
31-16 Reserved always read 0 15-3 Port Address default=01F0h 2-0 Fixed at 001b fixed	Offset 2F-2E – Sub Device ID (0000h)RO The readback value may be changed by writing to RxD7-D6.
Offset 17-14 - Pri Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 3F6h for the default base address of 3F4h).	Offset 34 - Capability Pointer (C0h)RO
31-16 Reserved always read 0 15-2 Port Address default=03F4h 1-0 Fixed at 01b fixed	Offset 3C - Interrupt Line (0Eh)RO
Offset 1B-18 - Sec Data / Command Base AddressRW	7-4 Reserved always read 0
Specifies an 8 byte I/O address space.	3-0 IDE Interrupt Routing (native mode only) 0000 Disable
31-16 Reserved always read 0	0001 IRQ1
15-3 Port Address default=0170h	0010 IRQ2
2-0 Fixed at 001b fixed	
Offset 1F-1C - Sec Control / Status Base AddressRW Specifies a 4 byte I/O address space of which only the third byte is active (i.e., 376h for the default base address of 374h).	1101 IRQ13 1110 IRQ14default 1111 IRQ15 APIC (See Device 17 Function 0 Rx58[6])
31-16 Reservedalways read 0	x000 IRQ16
15-2 Port Address	x001 IRQ17
1-0 Fixed at 01b	x010 IRQ18
Offset 23-20 - Bus Master Control Regs Base AddressRW	x111 IRQ23
Specifies a 16 byte I/O address space compliant with the SFF-8038 i rev 1.0 specification.	
-	Offset 3D - Interrupt Pin (01h)RO
31-16 Reserved always read 0 15-4 Port Address default=CC0h 3-0 Fixed at 0001b fixed	7-0 Interrupt Routing Mode always reads 01h
See Rx42[7-6] for Native / Compatibility mode select for the above registers	Offset 3E - Minimum Grant (00h)RO
	Offset 3F - Maximum Latency (00h)RO



IDE-Controller-Specific Configuration Registers

Offset 4	40 - Chip Enable (00h)RW	
7-2	Reserved always reads 0	
1	Primary Channel	
	0 Disabledefault	
	1 Enable	
0	Secondary Channel	
	0 Disabledefault	
	1 Enable	
Offset 4	41 - IDE Configuration I (00h)RW	
7	Primary IDE Read Prefetch Buffer	
	0 Disabledefault	
	1 Enable	
6	Primary IDE Post Write Buffer	
	0 Disabledefault	
	1 Enable	
5	Secondary IDE Read Prefetch Buffer	
	0 Disabledefault	
	1 Enable	
4	Secondary IDE Post Write Buffer	
	0 Disabledefault	
2.0	1 Enable	
3-0	Reserved always reads 0	
Offset 42 - IDE Configuration II (00h)RW		
7	PIO Operating Mode - Primary Channel	
	Selects the mode used in the primary channel for the	
	I/O Base Address (not IRQ routing or sharing)	
	0 Compatibility Mode (fixed addressing) .default	
	1 Native PCI Mode (flexible addressing)	
6	PIO Operating Mode - Secondary Channel	
	Selects the mode used in the secondary channel for	
	the I/O Base Address (not IRQ routing or sharing) O Compatibility Mode (fixed addressing) .default	
	1 Native PCI Mode (flexible addressing)	
5-0	Reservedalways reads 0	
5-0	aiways icaus 0	

ffset 43 - FIFO Configuration (0Ah)RW		
7-4	Reserved always reads 0	
3-2	Primary Channel FIFO Threshold	
	Determines the threshold required before the primary	
	channel FIFO is flushed.	
	00 FIFO flushed when 1/4 full	
	01 FIFO flushed when 1/2 full	
	10 FIFO flushed when 3/4 full default	
	11 FIFO flushed when completely full (32 DWs)	
1-0	Secondary Channel FIFO Threshold	
	Determines the threshold required before the	
	secondary channel FIFO is flushed.	
	00 FIFO flushed when 1/4 full	
	01 FIFO flushed when 1/2 full	
	10 FIFO flushed when 3/4 full default	
	11 FIFO flushed when completely full (32 DWs)	




Reserved always reads 0	7	Reserved always reads 0
PIO Read Pre-Fetch Byte Counter	6	Interrupt Steering Swap
Determines whether the amount of data prefetched		Controls whether primary and secondary channel
under PIO read is limited.		interrupts are swapped.
0 Disable (no limit)default		0 Primary channel interrupt is steered to IRQ14,
1 Enable. The maximum number of bytes that		Secondary channel is steered to IRQ15. default
can be prefetched is determined by Rx61-		1 Primary channel interrupt is steered to IRQ15,
60[11:0] for the primary channel and Rx69-		Secondary channel interrupt steered to IRQ14
68[11:0] for the secondary channel.	5	Reserved always reads 1
Bus Master IDE Status Register Read Retry	4	Rx3C Write Protect
Determines whether a read to the bus master IDE		0 Disable (writes to Rx3C are allowed) default
status register is retried when DMA operation is not		1 Enable (writes to Rx3C are ignored). Under
complete.		Native Mode $(Rx9[2]=1 \text{ or } Rx9[0]=1) Rx3C$
0 Disable. Reads will return status even if DMA		should not be write protected as it is used to
operation is not complete.		route IRQ lines.
1 Enable. Reads of the status register are	3	"Memory-Read-Multiple" Command
automatically retried while DMA operation is		0 Disabledefault
not completedefault		1 Enable
Packet Command Prefetching	2	"Memory-Write-and-Invalidate" Command
Determines whether prefetching is enabled for packet		0 Disabledefault
commands. Packet commands are commands for		1 Enable
ATAPI, which is used for operating devices such as	1-0	Reserved always reads 0
CD-ROM drives.		
0 Disabledefault		
1 Enable	Offset	46 - Miscellaneous Control 3 (C0h)RW
Reserved always reads 0	7	Primary Channel Read DMA FIFO Flush
UltraDMA Host Must Wait for First Transfer	,	0 Disable
Before Termination		1 Enable. The primary channel DMA FIFO is
0 Enable. The UltraDMA host must wait until at		flushed when an interrupt request is generated
least the first transfer is completed before it		default
can terminate a transactiondefault	6	Secondary Channel Read DMA FIFO Flush
1 Disable	v	0 Disable
		1 Enable. The secondary channel DMA FIFO is
		flushed when an interrupt request is generated
		default
	5-0	Reservedalways reads 0
		· · · · · · · · · · · · · · · · · · ·



Offset 4B-48 - Drive Timing Control (A8A8A8A8h).....RW

The following fields define the Active Pulse Width and Recovery Time for the IDE DIOR# and DIOW# signals when accessing the data ports (1F0 and 170):



DIOR#/	DIOW# TILL TO THE TIME TO THE
	Active Time Recovery Time
31-28	Primary Drive 0 Active Pulse Width def=1010b
27-24	Primary Drive 0 Recovery Timedef=1000b
23-20	Primary Drive 1 Active Pulse Width def=1010b
19-16	Primary Drive 1 Recovery Timedef=1000b
15-12	Secondary Drive 0 Active Pulse Width def=1010b
11-8	Secondary Drive 0 Recovery Time def=1000b
7-4	Secondary Drive 1 Active Pulse Width def=1010b
3-0	Secondary Drive 1 Recovery Time def=1000b

The actual value for each field is the encoded value in the field plus one and indicates the number of PCI clocks. For example, if the value in the field is 1010b (10 decimal), the active pulse width or recovery time is 11 PCI clocks.

Offset 4C - Address Setup Time (FFh).....RW

The following fields define the Address Setup Time. The Address Setup Time is measured from the point when address signals are stable to the point when DIOR# and DIOW# are asserted. The IDE specification requires the setup time to not exceed 1T. However, the VT8233 provides flexibility for devices that may not be able to meet the 1T requirement.

- 7-6 Primary Drive 0 Address Setup Time
- 5-4 Primary Drive 1 Address Setup Time
- 3-2 Secondary Drive 0 Address Setup Time
- 1-0 Secondary Drive 1 Address Setup Time

For each field above:

00 1T 01 2T

10 3T

11 4Tdefault

Offset 4E – Sec Non-170 Port Access Timing (B6h)......RW

7-4	DIOR#/	DIOW#	Active	Pulse	Width	\dots def = 0Bh
-----	--------	-------	--------	-------	-------	-------------------

3-0 DIOR# / DIOW# Recovery Time...... def = 06h

Offset 4F – Pri Non-1F0 Port Access Timing (B6h)RW

7-4 DIOR# / DIOW# Active Pulse Width......def = 0Bh

3-0 DIOR# / DIOW# Recovery Time..... def = 06h

The above fields define the primary and secondary channel DIOR# and DIOW# active pulse widths and recovery times when accessing non-data ports. The times are defined in terms of PCI clocks and the actual value is equal to the value encoded in the field plus one.

Offset 5	53-50 - UltraDMA Extended Timing Control RW
31	Pri Drive 0 UltraDMA-Mode Enable Method
• •	0 Enable by using "Set Feature" command def
	1 Enable by setting bit-30 of this register
30	Pri Drive 0 UltraDMA-Mode Enable
	0 Disable default
	1 Enable UltraDMA-Mode Operation
29	Pri Drive 0 Transfer Mode
	0 DMA or PIO Modedefault
	1 UltraDMA Mode
28	Pri Drive 0 Cable Type Reporting
	0 40-pin cable is being useddefault
	1 80-pin cable is being used
27-24	Pri Drive 0 Cycle Time (T = 7.5 ns for 133 MHz)
	0000 2T
	0001 3T
	0010 4T
	0011 5T
	0100 6T
	0101 7T
	0110 8T
	0111 9Tdefault
	1000 10T
	1001 11T
	1010 12T
	1011 13T
	1100 14T
	1101 15T
23	1101 15T 1110 16T 1111 17T
23 22	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method
	1101 15T 1110 16T 1111 17T
22	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode
22 21	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable
22 21	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting
22 21 20	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used 1 80-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used 1 80-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15 14	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used 1 80-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15 14 13 12	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13 12 11-8 7	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13 12 11-8 7 6	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used
22 21 20 19-16 15 14 13 12 11-8 7	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used 1 80-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15 14 13 12 11-8 7 6 5	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15 14 13 12 11-8 7 6 5	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used 1 80-pin cable is being used Pri Drive 1 Cycle Time
22 21 20 19-16 15 14 13 12 11-8 7 6 5	1101 15T 1110 16T 1111 17T Pri Drive 1 UltraDMA-Mode Enable Method Pri Drive 1 UltraDMA-Mode Enable Pri Drive 1 Transfer Mode Pri Drive 1 Cable Type Reporting 0 40-pin cable is being used

Each byte defines UltraDMA operation for the indicated drive. The bit definitions are the same within each byte.



•	Reserved always reads 0	7-2	Reserved always reads 0
Ó	Lower ISA Request Priority When Write Device Packet Command is Issued The IDE secondary channel shares a bus internally	1	Dynamic 100 / 133 MHz Clock Gating 0 Enable default 1 Disable
	with the ISA interface. When this bit is enabled, the IDE secondary channel is given higher priority over ISA, which results in better performance. 0 Disable	0	Dynamic 66 MHz Clock Gating 0 Enabledefault 1 Disable
	Clear Native Mode Interrupt on Falling Edge of	Offset	61-60 - Primary Sector Size (0200h) RW
	Gated Interrupt 0 Disabledefault		Reserved always reads 0
	1 Enable. The interrupt will be automatically cleared on the falling edge of the gated interrupt.		Number of Bytes Per Sector def=200h (512 bytes) This field determines the maximum number of bytes that can be prefetched when Rx44[4] = 1.
	Improve PIO Prefetch and Post-Write	Offset	69-68 - Secondary Sector Size (0200h)RW
	Performance 0 Enable. PIO prefetch and post write performance is increased by being given higher throughputdefault 1 Disable	15-12	Reserved
	Memory Prefetch Size		
T	This bit determines how many lines are prefetched from memory for IDE transactions. 0 Prefetch 1 line		
	1 Prefetch 2 lines (16 DoubleWords). This		
	setting improves ATA100 throughput. Change Drive Clears All FIFO & Internal States		
	0 Disable		
	1 Command switch from one drive to another		
	drive in the same channel terminates all previous outstanding transactions involving		
	the previous drivedefault		
	Reserved always reads 0		
	Complete DMA Cycle with Transfer Size Less		
	Than FIFO Size 0 Enable. DMA transfer size is less than the		
	o Enable. Divia transfer size is less than the		

FIFO size.....default

Disable



	70 – Primary IDE StatusRO	IDE Power Management Registers
7	Interrupt StatusRO 1 Primary channel interrupt request pending	
6	Prefetch Buffer StatusRO	Offset C3-C0 – Power Management CapabilitiesRO
Ū	1 PIO Prefetch transaction in progress	31-0 PCI PM Block 1 always reads 0002 0001h
5	Post Write Buffer StatusRO	This field reports support details for Power
	1 PIO Post Write transaction in progress	Management Capabilities according to the PCI Power
4	DMA Read Prefetch StatusRO	Management specification.
	1 DMA Read Prefetch transaction in progress	Offset C7-C4 – Power StateRO
3	DMA Write Pipeline StatusRO	31-2 Reserved always reads 0
2	1 DMA Write transaction in progress S/G Operation CompleteRO	1-0 Power State
L	1 Scatter / Gather operation complete	00 D0default
1	FIFO Empty StatusRO	01 -reserved-
-	1 Primary Channel FIFO empty	10 -reserved-
0	Response to External DMA RequestRO	11 D3 Hot
	1 External pri channel DMA request pending	
Offeed	71 Deimann Intermed Control (01b)	
	71 – Primary Interrupt Control (01h)RW	
7-1 0	Reserved always reads 0 Interrupt Gating	IDE Back Door Registers
U	0 Disable	
	1 Enable (IRQ output gated until FIFO empty)	Offset D0 – Back Door – Revision ID (06h)RW
	default	Offset D3-D2 - Back Door - Device ID (0571h)RW
		Offset D5-D4 – Back Door – Sub-Vendor ID (0000h) RW
Offset	78 – Secondary IDE StatusRO	
7	Interrupt StatusRO	Offset D7-D6 – Back Door – Sub-Device ID (0000h) RW
,	1 Secondary channel interrupt request pending	
6	Prefetch Buffer StatusRO	
	1 PIO Prefetch transaction in progress	
5	Post Write Buffer StatusRO	
	1 PIO Post Write transaction in progress	
4	DMA Read Prefetch StatusRO	IDE I/O Registers
	1 DMA Read Prefetch transaction in progress	These registers are compliant with the SFF 8038I v1.0
3	DMA Write Pipeline StatusRO	standard. Refer to the SFF 8038I v1.0 specification for further
2	1 DMA Write transaction in progress	details.
L	S/G Operation CompleteRO 1 Scatter / Gather operation complete	
1	FIFO Empty StatusRO	I/O Offset 0 - Primary Channel Command
-	1 Secondary Channel FIFO empty	I/O Officet 2 Duimany Channel Status
0	Response to External DMA RequestRO	I/O Offset 2 - Primary Channel Status
	1 External sec channel DMA request pending	I/O Offset 4-7 - Primary Channel PRD Table Address
Offset	79 - Secondary Interrupt Control (01h)RW	
7-1	Reserved always reads 0	
0	Interrupt Gating	I/O Offset 8 - Secondary Channel Command
v	0 Disable	1/O Offset 8 - Secondary Channel Command
	1 Enable (IRQ output gated until FIFO empty)	I/O Offset A - Secondary Channel Status
	default	I/O Offset C.E. Secondary Channel DDD Table Address
		I/O Offset C-F - Secondary Channel PRD Table Address
Offset	83-80 – Primary S/G Descriptor AddressRO	
	8B-88 – Secondary S/G Descriptor AddressRO registers are used for debugging purposes only.	



Device 16 Function 0 Registers - USB 1.1 UHCI Ports 0-1

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 0-1 (see function 1 for ports 2-3, function 2 for ports 4-5, and function 3 for ports 6-7).

PCI Configuration Space Header

	1-0 - Vendor ID (1106h)RO
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	3-2 - Device ID (3038h)RO
15-0	Device ID \dots (3038h = VT8237R USB Controller)
Offset 5	5-4 - Command (0000h)RW
15-8	
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop)fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
Offset 7	
	7-6 - Status (0210h) RWC Reserved (detected parity error) always reads 0 Signalled System Error default=0
15	Reserved (detected parity error) always reads 0
15 14	Reserved (detected parity error) always reads 0 Signalled System Error default=0
15 14 13	Reserved (detected parity error)
15 14 13 12	Reserved (detected parity error) always reads 0 Signalled System Error default=0 Received Master Abort default=0 Received Target Abort default=0 Signalled Target Abort default=0 DEVSEL# Timing
15 14 13 12 11	Reserved (detected parity error)

Offset 8 - Revision ID (nnh)RO
7-0 Silicon Revision Code (0 indicates first silicon)
OCC 40 B
Offset 9 - Programming Interface (00h)
Offset R. Page Class Code (03h=USB Controller)RO
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO Offset C - Cache Line Size (00h)RW
Offset C - Cache Line Size (0011)
Offset D - Latency Timer (16h)RW
Offset E – Header Type (80h)RO
Offset F – BIST (Fixed at 00h)RO
Offset 23-20 - USB I/O Register Base AddressRW
31-16 Reserved always reads 0
15-5 USB I/O Register Base Address. Port Address for the base of the 32-byte USB I/O Register block,
corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)RO†
† RW if $Rx42[4] = 1$.
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reserved always reads 0
3-0 USB Interrupt Routing 0000 Disabled
0000 Disabled default 0001 IRQ1
0010 Reserved
0011 IRQ3
0100 IRQ4
0101 IRQ5
0110 IRQ6
0111 IRQ7 1000 IRQ8
1000 IRQ8 1001 IRQ9
1010 IRQ10
1011 IRQ11
1100 IRQ12
1101 IRQ13 1110 IRQ14
1110 IRQ14 1111 Disabled
Offset 3D - Interrupt Pin (01h) RO
7-0 Interrupt Pin default = 01h (INTA#)



USB 1.1-Specific Configuration Registers

Offset 4	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7 6	Reserved	7	USB 1.1 Improvement for EOP This bit controls whether USB Specification 1.1 or 1.0 is followed when a stuffing error occurs before an EOP (End-Of-Packet). A stuffing error results when the receiver sees seven consecutive ones in a packet. Under USB specification 1.1, when this occurs in the interval just before an EOP, the receiver will accept the packet. Under USB specification 1.0, the packet is ignored.
5	1 Don't disable babbled portdefault PCI Parity Check		0 USB Spec 1.1 Compliant (packet accepted) def1 USB Spec 1.0 Compliant (packet ignored)
3	0 Disabledefault 1 Enable	6-3 2	Reserved (Do Not Program) default = 0 Trap Option
4	Frame Interval Select 0 1 msec frame time		Under the UHCI spec, port 60 / 64 is trapped only when its corresponding enable bits are set. When this bit is set, trap can be set without checking the enable
3	USB Data Length Option 0 Support TD length up to 1280default 1 Support TD length up to 1023 (TD = Transfer Descriptor)		bits. 0 Set trap 60/64 status bits only when trap 60/64 enable bits are set
2	Improve FIFO Latency 0 Improve latency if packet size < 64 bytesdef 1 Disable improvement	1	enable bits A20Gate Pass Through Option This bit controls whether the A20Gate pass-through
1	DMA Option O Enhanced performance (8 DW burst access with better FIFO latency)default Normal performance (16 DW burst access with normal FIFO latency)		sequence (as defined in UHCI) is followed. The A20Gate sequence consists of 4 commands. When this bit is 0, the 4-command sequence is followed. When this bit is 1, the last command (write FFh to port 64) is skipped.
0	Reserved always reads 0		A20GATE Pass-through command sequence as defined in UHCI default Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0		Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved always reads 0
-	0 Rx2C-2F RO default	1	EHCI Supports PME Assertion in D3 Cold State
	1 Rx2C-2F RW	-	0 Not Supported
3-2	Reserved (Do Not Program) default = 0		1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
10	incoci ved """ in	v	0 Not Supported
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported default
7-5	Reserved always reads 0		
4	Reserved (Do Not Program)default = 0	Offset	4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reservedalways reads 0
	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefault
	FIFO Underrun		1 Enable
	0 Enabledefault		
	1 Disable		
1-0	Reserved always reads 0	Offcot	60 - Serial Bus Release NumberRO
Official	40 Misselleneous Control 5		
	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10h
7-5	Reserved always reads 0		
4.3	D 100 M (D)		
4-3	Reserved (Do Not Program) default = 0		
4-3 2	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM Capability RO
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault		83-80 – PM CapabilityRO PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault 1 Disable	31-0	PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable default 1 Disable Lengthen PreSOF Time	31-0	
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	O Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status



USB 1.1 Ports 0-1 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 0 Status / Control

I/O Offset 13-12 - Port 1 Status / Control



Device 16 Function 1 Registers - USB 1.1 UHCI Ports 2-3

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 1 PCI configuration space of the VT8237R. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 2-3 (see function 0 for ports 0-1, function 2 for ports 4-5, and function 3 for ports 6-7).

PCI Configuration Space Header

Offset 1	<u>-0 - Vendor ID (1106h)RO</u>
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	8-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8237R USB Controller)
Offcat 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping)fixed at 0
6	Reserved (parity error response)fixed at 0
5	Reserved (VGA palette snoop)fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

Offset 8 - Revision ID (nnh) RO
7-0 Silicon Revision Code (0 indicates first silicon)
Offset 9 - Programming Interface (00h)
Offset A - Sub Class Code (03h=USB Controller)RO Offset B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset C - Cache Line Size (00h)
Offset D - Latency Timer (16h)
Offset E – Header Type (80h) RO
Offset F – BIST (Fixed at 00h)RO
Offset 23-20 - USB I/O Register Base AddressRW
31-16 Reserved always reads 0
15-5 USB I/O Register Base Address. Port Address for
the base of the 32-byte USB I/O Register block, corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)
† RW if Rx42[4] = 1.
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reserved always reads 0
3-0 USB Interrupt Routing 0000 Disableddefault
0001 IRQ1
0010 Reserved
0011 IRQ3 0100 IRQ4
0100 IRQ4 0101 IRQ5
0110 IRQ6
0111 IRQ7
1000 IRQ8 1001 IRQ9
1010 IRQ10
1011 IRQ11
1100 IRQ12 1101 IRQ13
1101 IRQ15 1110 IRQ14
1111 Disabled
Offset 3D - Interrupt Pin (02h)RO
7-0 Interrupt Pin default = 01h (INTA#)



USB 1.1-Specific Configuration Registers

iset	40 - Miscellaneous Control I (40h)RW	Offset 4	H - Miscellaneous Control 2 (10h) RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	O Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	O Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are setdefault
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
			 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0		Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reservedalways reads 0
7	0 Rx2C-2F ROdefault	1	EHCI Supports PME Assertion in D3 Cold State
		1	
2.2	1 Rx2C-2F RW		0 Not Supported
3-2	Reserved (Do Not Program) default = 0	•	1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
Offcot	43 - Miscellaneous Control 4 (00h)RW		0 Not Supported
			1 Supporteddefault
7-5	Reserved always reads 0	Offcot	AA Misaallanaaus Control 7 (A0h) DW
4	Reserved (Do Not Program) default = 0		4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reserved always reads 0
	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefault
	FIFO Underrun		1 Enable
	0 Enabledefault		
	1 Disable		
1-0	Reservedalways reads 0	O.CC 4	CA C 'ID DI NI DO
			60 - Serial Bus Release NumberRO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10h
7-5	Reservedalways reads 0		
4-3	Reserved (Do Not Program) default = 0		
4-3 2	Reserved (Do Not Program)default = 0 Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 - PM Canability DO
			83-80 – PM Capability
	Issue Bad CRC5 in SOF After FIFO Underrun		83-80 – PM CapabilityRO PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	O Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status



USB 1.1 Ports 2-3 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

<u>I/O Offset 5-4 - USB Interrupt Enable</u>

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 2 Status / Control

I/O Offset 13-12 - Port 3 Status / Control



Device 16 Function 2 Registers - USB 1.1 UHCI Ports 4-5

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 4-5 (see function 0 for ports 0-1, function 1 for ports 2-3, and function 3 for ports 6-7).

PCI Configuration Space Header

Offset 1	<u>l-0 - Vendor ID (1106h)RO</u>
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	3-2 - Device ID (3038h)RO
15-0	Device ID (3038h = VT8237R USB Controller)
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abort default=0
12	Received Target Abort default=0
11	Signalled Target Abortdefault=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

Offset 8 - Revision ID (nnh)	RO
7-0 Silicon Revision Code (0 indicates first sili	
066 (0 D	D.O.
Offset 9 - Programming Interface (00h)	
Offset A - Sub Class Code (03h=USB Controller)	
Offset B - Base Class Code (0Ch=Serial Bus Cont	
Offset C - Cache Line Size (00h)	RW
Offset D - Latency Timer (16h)	RW
Offset E - Header Type (80h)	
Offset F - BIST (Fixed at 00h)	
Offset F - DIST (Fixed at 0011)	KO
Offset 23-20 - USB I/O Register Base Address	RW
31-16 Reservedalwa	
15-5 USB I/O Register Base Address. Port A	
the base of the 32-byte USB I/O Regis	ster block,
corresponding to AD[15:5]	
4-0 00001b	
Offset 2D-2C - Sub Vendor ID (1106h)	DO∻
Offset 2F-2E - Sub Device ID (3038h)	KU
† RW if $Rx42[4] = 1$.	
Officet 24 Deman Management Canalitities (90h) DW
Offset 34 - Power Management Capabilities (80h) K W
Offset 3C - Interrupt Line (00h)	RW
7-4 Reservedalw	ays reads 0
3-0 USB Interrupt Routing	
0000 Disabled	default
0001 IRQ1	
0010 Reserved 0011 IRQ3	
0100 IRQ4	
0101 IRQ5	
0110 IRQ6	
0111 IRQ7	
1000 IRQ8	
1001 IRQ9	
1010 IRQ10 1011 IRQ11	
1100 IRQ12	
1101 IRQ12 1101 IRQ13	
1110 IRQ14	
1111 Disabled	
Offset 3D - Interrupt Pin (03h)	RO
7-0 Interrupt Pin default = 02	
-	` /



USB 1.1-Specific Configuration Registers

Offset -	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7 6	Reserved	7	USB 1.1 Improvement for EOP This bit controls whether USB Specification 1.1 or 1.0 is followed when a stuffing error occurs before an EOP (End-Of-Packet). A stuffing error results when the receiver sees seven consecutive ones in a packet. Under USB specification 1.1, when this occurs in the interval just before an EOP, the receiver will accept the packet. Under USB specification 1.0, the packet is ignored. 0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet accepted) der
3	0 Disabledefault 1 Enable	6-3 2	Reserved (Do Not Program) default = 0 Trap Option
4	Frame Interval Select 0 1 msec frame time		Under the UHCI spec, port 60 / 64 is trapped only when its corresponding enable bits are set. When this bit is set, trap can be set without checking the enable
3	USB Data Length Option 0 Support TD length up to 1280default 1 Support TD length up to 1023 (TD = Transfer Descriptor) Improve FIFO Latency		bits. 0 Set trap 60/64 status bits only when trap 60/64 enable bits are set
L	0 Improve latency if packet size < 64 bytesdef 1 Disable improvement	1	A20Gate Pass Through Option This bit controls whether the A20Gate pass-through
0	DMA Option 0 Enhanced performance (8 DW burst access with better FIFO latency)		sequence (as defined in UHCI) is followed. The A20Gate sequence consists of 4 commands. When this bit is 0, the 4-command sequence is followed. When this bit is 1, the last command (write FFh to port 64) is skipped. 0 A20GATE Pass-through command sequence
			as defined in UHCIdefault 1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0		Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-2	Reserved always reads 0
-	0 Rx2C-2F RO default	1	EHCI Supports PME Assertion in D3 Cold State
	1 Rx2C-2F RW	-	0 Not Supported
3-2	Reserved (Do Not Program) default = 0		1 Supporteddefault
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
10	incoci ved """ and in a second	v	0 Not Supported
Offset 4	43 - Miscellaneous Control 4 (00h)RW		1 Supported default
7-5	Reserved always reads 0		
4	Reserved (Do Not Program) default = 0	Offset	4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reservedalways reads 0
	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disabledefault
	FIFO Underrun		1 Enable
	0 Enabledefault		
	1 Disable		
1-0	Reserved always reads 0	Offcot	60 - Serial Bus Release NumberRO
Official	40 Misselleneous Control 5		
	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10h
7-5	Reserved always reads 0		
4.3	D 100 M (D)		
4-3	Reserved (Do Not Program) default = 0		
4-3 2	Issue Bad CRC5 in SOF After FIFO Underrun	Offset	83-80 – PM Capability RO
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault		83-80 – PM CapabilityRO PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault 1 Disable	31-0	PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable default 1 Disable Lengthen PreSOF Time	31-0	
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	O Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> 7-0 <u>Offset</u>	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status



USB 1.1 Ports 4-5 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

<u>I/O Offset 5-4 - USB Interrupt Enable</u>

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 4 Status / Control

I/O Offset 13-12 - Port 5 Status / Control



Device 16 Function 3 Registers - USB 1.1 UHCI Ports 6-7

This Universal Serial Bus host controller interface is fully compatible with UHCI specification v1.1. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 0 PCI configuration space of the VT8237R. The USB I/O registers are defined in UHCI specification v1.1. The registers in this function control USB ports 6-7 (see function 0 for ports 0-1, function 1 for ports 2-3, and function 2 for ports 4-5).

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1106h)RO
	Vendor ID (1106h = VIA Technologies)
Offset 3	3-2 - Device ID (3038h)RO
	Device ID (3038h = VT8237R USB Controller)
Offset 5	5-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Reserved (address stepping) fixed at 0
6	Reserved (parity error response)
5	Reserved (VGA palette snoop) fixed at 0
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Masterdefault=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
Offset 7	7-6 - Status (0210h)RWC
15	Reserved (detected parity error) always reads 0
14	Signalled System Error default=0
13	Received Master Abortdefault=0
12	Received Target Abort default=0
11	Signalled Target Abortdefault=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved
8-0	Reserved fixed 10h (PCI PMI)

Offset 8 - Revision ID (nnh)RO
7-0 Silicon Revision Code (0 indicates first silicon)
Offset 9 - Programming Interface (00h)RO
Offset A - Sub Class Code (03h=USB Controller)RO
Offset B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset C - Cache Line Size (00)RW
Offset D - Latency Timer (16h)
Offset E - Header Type (80h) RO
Offset F - BIST (Fixed at 00h)RO
Offset 23-20 - USB I/O Register Base AddressRW
31-16 Reservedalways reads 0
15-5 USB I/O Register Base Address. Port Address for the base of the 32-byte USB I/O Register block,
corresponding to AD[15:5]
4-0 00001b
Offset 2D-2C - Sub Vendor ID (1106h)RO†
Offset 2F-2E - Sub Device ID (3038h)
† RW if Rx42[4] = 1.
Offset 34 - Power Management Capabilities (80h) RW
Offset 3C - Interrupt Line (00h)RW
7-4 Reservedalways reads 0
3-0 USB Interrupt Routing
0000 Disableddefault
0001 IRQ1 0010 Reserved
0010 Reserved 0011 IRQ3
0100 IRQ4
0101 IRQ5
0110 IRQ6 0111 IRQ7
1000 IRQ8
1001 IRQ9
1010 IRQ10
1011 IRQ11 1100 IRQ12
1101 IRQ13
1110 IRQ14
1111 Disabled
Offset 3D - Interrupt Pin (03h)RO
7-0 Interrupt Pin



USB 1.1-Specific Configuration Registers

ffset	40 - Miscellaneous Control 1 (40h)RW	Offset 4	41 - Miscellaneous Control 2 (10h)RW
7	Reserved always reads 0	7	USB 1.1 Improvement for EOP
6	Babble Option		This bit controls whether USB Specification 1.1 or
	This bit controls whether the port is disabled when		1.0 is followed when a stuffing error occurs before an
	EOF (End-Of-Frame) babble occurs. Babble is		EOP (End-Of-Packet). A stuffing error results when
	unexpected bus activity that persists into the EOF		the receiver sees seven consecutive ones in a packet.
	interval. When this bit is 0, the port with the EOF		Under USB specification 1.1, when this occurs in the
	babble is disabled. When it is 1, it is not disabled		interval just before an EOP, the receiver will accept
	0 Automatically disable babbled port when EOF		the packet. Under USB specification 1.0, the packet
	babble occurs		is ignored.
	1 Don't disable babbled portdefault		0 USB Spec 1.1 Compliant (packet accepted) def
5	PCI Parity Check		1 USB Spec 1.0 Compliant (packet ignored)
	0 Disabledefault	6-3	Reserved (Do Not Program) default = 0
	1 Enable	2	Trap Option
4	Frame Interval Select		Under the UHCI spec, port 60 / 64 is trapped only
	0 1 msec frame timedefault		when its corresponding enable bits are set. When this
	1 0.1 msec frame time		bit is set, trap can be set without checking the enable
3	USB Data Length Option		bits.
	0 Support TD length up to 1280default		0 Set trap 60/64 status bits only when trap 60/64
	1 Support TD length up to 1023		enable bits are setdefault
	(TD = Transfer Descriptor)		1 Set trap 60/64 status bits without checking
2	Improve FIFO Latency		enable bits
	0 Improve latency if packet size < 64 bytesdef	1	A20Gate Pass Through Option
	1 Disable improvement		This bit controls whether the A20Gate pass-through
1	DMA Option		sequence (as defined in UHCI) is followed. The
	0 Enhanced performance (8 DW burst access		A20Gate sequence consists of 4 commands. When
	with better FIFO latency)default		this bit is 0, the 4-command sequence is followed.
	1 Normal performance (16 DW burst access		When this bit is 1, the last command (write FFh to
	with normal FIFO latency)		port 64) is skipped.
0	Reserved always reads 0		0 A20GATE Pass-through command sequence
			as defined in UHCIdefault
			1 Last command skipped
		0	Reserved (Do Not Program) default = 0



Offset 4	42 - Miscellaneous Control 3 (03h)RW	Offset	49 - Miscellaneous Control 6 (03h)RW
7	Reserved (Do Not Program) default = 0	7-6	Reserved always reads 0
6-5	Reserved always reads 0	5-4	Reserved (Do Not Program) default = 0
4	SubVendor ID / SubDevice ID Backdoor	3-4	Reservedalways reads 0
4			
	0 Rx2C-2F ROdefault 1 Rx2C-2F RW	1	EHCI Supports PME Assertion in D3 Cold State 0 Not Supported
3-2	Reserved (Do Not Program) default = 0		1 Supported default
1-0	Reservedalways reads 11b	0	UHCI Supports PME Assertion in D3 Cold State
Offset 4	43 - Miscellaneous Control 4 (00h)RW		0 Not Supported 1 Supporteddefault
7-5	Reserved always reads 0		
4	Reserved (Do Not Program) default = 0	Offset -	4A - Miscellaneous Control 7 (A0h)RW
3	Continue Transmission of Erroneous Data on	7-3	USB 1.1 Bus Timeout Parameter default = 14h
	FIFO Underrun	2	Reserved (Do Not Program) default = 0
	0 Enabledefault	1	Reserved always reads 0
	1 Disable	0	Use External 60 MHz Clock
2	Issue CRC Error Instead of Stuffing Error on		0 Disable default
	FIFO Underrun		1 Enable
	0 Enabledefault		
	1 Disable		
1-0	Reserved always reads 0		
	· ·		60 - Serial Bus Release NumberRO
Offset 4	48 - Miscellaneous Control 5RW	7-0	Release Numberalways reads 10h
7-5	Reserved always reads 0		
4-3	Reserved (Do Not Program) default = 0		
4-3 2	Reserved (Do Not Program)default = 0 Issue Bad CRC5 in SOF After FIFO Underrun	Offset	92 90 DM Canability DO
			83-80 – PM Capability
	Issue Bad CRC5 in SOF After FIFO Underrun		83-80 – PM CapabilityRO PM Capabilityalways reads FFC2 0001h
	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enabledefault	31-0	PM Capabilityalways reads FFC2 0001h
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability StatusRW PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 Offset	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
2	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 Offset : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun 0 Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status
1	Issue Bad CRC5 in SOF After FIFO Underrun O Enable	31-0 <u>Offset</u> : 7-0	PM Capabilityalways reads FFC2 0001h 84 – PM Capability Status



USB 1.1 Ports 6-7 I/O Registers

These registers are compliant with the UHCI v1.1 standard. Refer to the UHCI v1.1 specification for further details.

I/O Offset 1-0 - USB Command

I/O Offset 3-2 - USB Status

I/O Offset 5-4 - USB Interrupt Enable

I/O Offset 7-6 - Frame Number

I/O Offset B-8 - Frame List Base Address

I/O Offset 0C - Start Of Frame Modify

I/O Offset 11-10 - Port 6 Status / Control

I/O Offset 13-12 - Port 7 Status / Control



Device 16 Function 4 Registers - USB 2.0 EHCI

This Enhanced Serial Bus host controller interface is fully compatible with EHCI specification v1.0. There are two sets of software accessible registers: PCI configuration registers and USB I/O registers. The PCI configuration registers are located in the Device 16 Function 4 PCI configuration space of the VT8237R. The USB I/O registers are defined in EHCI specification v1.0. The registers in this function control USB 2.0 functions (see functions 0-3 for USB 1.1 UHCI control).

Offset 1-0 - Vendor ID (1106h)RO

PCI Configuration Space Header

O H Set 1	venuor ib (1100ii)
15-0	Vendor ID (1106h = VIA Technologies)
Offset 3	-2 - Device ID (3104h)RO
15-0	Device ID (3104h = VT8237R USB 2.0 EHCI
	Controller)
Offset 5	-4 - Command (0000h)RW
15-8	Reserved always reads 0
7	Address Stepping default=0 (disabled)
6	Reserved (parity error response)
5	Reserved (VGA palette snoop)
4	Memory Write and Invalidate. default=0 (disabled)
3	Reserved (special cycle monitoring)fixed at 0
2	Bus Master default=0 (disabled)
1	Memory Space default=0 (disabled)
0	I/O Space default=0 (disabled)
O.CC4-5	DWC
Offset 7	<u>-6 - Status (0210h)RWC</u>
15	Reserved (detected parity error) always reads 0
14	Signaled System Errordefault=0
13	Received Master Abort default=0
12	Received Target Abort default=0
11	Signaled Target Abort default=0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumdefault (fixed)
	10 Slow
	11 Reserved

Offset 8 - Revision ID (nnh).....RO

.....fixed 10h (PCI PMI)

7-0 Silicon Revision Code

Reserved

J - 1 5 C L /	A - Sub Class Code (03h=USB Controller) RC
Offset 1	B - Base Class Code (0Ch=Serial Bus Controller)RC
0.00	
	C – Cache Line Size (10h)RV
Offset	D - Latency Timer (16h)RV
Offset 1	
31-8	
	Address. Memory Address for the base of the USI
	2.0 EHCI I/O Register block, corresponding t
	AD[31:8]
7-3	<i>j</i>
2-1	Transfer Summer of the second and second
0	Reserved always reads
	2D-2C - Sub Vendor ID (1106h)RO
Offset 2	2F-2E - Sub Device ID (3104h)RO
† RW i	CD 40543 1
	1
	f Rx42[4] = 1.
Offset 3	34 - Power Management Capabilities (80h) RV 3C - Interrupt Line (00h)RV
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h) RV 3C - Interrupt Line (00h) RV Reserved
Offset 3	34 - Power Management Capabilities (80h) RV 3C - Interrupt Line (00h)RV ReservedRV
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h) RV 3C - Interrupt Line (00h) RV Reserved always reads USB Interrupt Routing 0000 Disabled defau 0001 IRQ1 0010 Reserved
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h) RV 3C - Interrupt Line (00h) RV Reserved
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	RV RV RV RV RV RESERVED RV RV RV RV RV RV RV R
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	RV Reserved RV Reserved Reserved
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	34 - Power Management Capabilities (80h)
Offset 3 Offset 3 7-4	RV RV RV RV RC RV Reserved RV Reserved RV Reserved RV Reserved RV Reserved RV Reserved RV RV RV RV RV RV RV R
Offset 3 7-4 3-0	RV Reserved



USB 2.0-Specific Configuration Registers

Offset	40 - Miscellaneous Control 1 (40h)RW	Offset 5C - PHY Control (53h)RW
7	Reserved always reads 0	7 DPLL Zero Phase Start Select
6	Babble Option	0 ZPS takes 8-bit times to start default
-	This bit controls whether the port is disabled when	1 ZPS takes 4-bit times to start
	EOF (End-Of-Frame) babble occurs. Babble is	6-4 Delay DPLL Input Data Control default = 101b†
	unexpected bus activity that persists into the EOF	3-2 DPLL Track Speed Select default = 00b
	interval. When this bit is 0, the port with the EOF	1-0 DPLL Lock Speed Selectdefault = 11b
	babble is disabled. When it is 1, it is not disabled	$\dagger Rx5C[6:4]$ recommended value = 000b
	0 Automatically disable babbled port when EOF	
	babble occurs	Offset 5D - High Speed Port Pad Termination Resistor
	1 Don't disable babbled portdefault	Fine Tune 3 (88h)RW
5	PCI Parity Check	7-4 CTRL_F[3:0] default = 8h
·	0 Disabledefault	3-0 CTRL_E[3:0]default = 8h
	1 Enable	
4	Reserved (Do Not Program) default = 0	Offset 5E - High Speed Port Pad Termination Resistor
3-2	Reserved always reads 0	Fine Tune 4 (88h)RW
1	DMA Options	7-4 CTRL_H[3:0]default = 8h
-	0 16 DW burst accessdefault	3-0 CTRL_G[3:0]default = 8h
	1 8 DW burst access	
0	Reservedalways reads 0	
0.00		
Offset	48 - Miscellaneous Control 5 (A0h)RW	Offset 60 - Serial Bus Release Number (20h)RO
7-6	Reserved (Do Not Program) default = 0	7-0 Release Number always reads 20h for USB 2.0
5	CCA Burst Access	7-6 Release (vulliber atways reads 2011 for OSB 2.0
	0 Burst enable	Offset 61 - Frame Length Adjust (20h)RO
	1 Burst disabledefault	
4-1	Reserved always reads 0	
0	Reserved (Do Not Program) default = 0	
Offset	49 - Miscellaneous Control 6 (20h)RW	Offset 63-62 – Port Wake Capability (0001h)RO
7-6	Reserved (Do Not Program) default = 0	
5	Clock Auto Stop	
_	0 Disable, no stop	Offset 6B-68 - Legacy Support Extended Capability RO
	1 Enable, auto stopdefault	31-0 Capabilitiesalways reads 0000 0001h
4	Auto Power Down Receiver Squelch Detector	31-0 Capabilitiesuiways icads 0000 000 iii
•	0 Auto Power Downdefault	Offset 6F-6C - Legacy Support Control / StatusRW
	1 Always Powered Up	31-0 Control / Status always reads 0000 0000h
3-0	Reservedalways reads 0	31
	,	
Official	A High Speed Dout Dod Townsing the Design	Offset 83-80 – PM CapabilityRO
	5A - High Speed Port Pad Termination Resistor	
	une 1 (88h) RW	31-0 PM Capabilityalways reads FFC2 0001h
7-4	CTRL_D[3:0] default = 8h	Offset 84 – PM Capability StatusRW
3-0	CTRL_C[3:0] default = 8h	7-0 PM Capability Status
Offsat	5B - High Speed Port Pad Termination Resistor	00 D0default
	une 2 (88h)RW	00 D0default
		10 -reserved-
7-4	CTRL_B[3:0]	10 -reserved- 11 D3 Hot
3-0	CTRL_A[3:0] default = 8h	וו אס חטו



EHCI USB 2.0 I/O Registers

These registers are compliant with the EHCI v1.0 standard. Refer to the EHCI v1.0 specification for further details.

EHCI Capabilities

I/O Offset 0 - Capability Register Length (10h)

I/O Offset 3-2 - Interface Version Number (0100h)RO† I/O Offset 7-4 - Structure Parameters (0000 3206h) ...RO† I/O Offset B-8 - Capability Parameters (0000 6872h) .RO† † RW if Rx42[4] = 1.

Host Controller Operations

I/O Offset 13-10 - USB Command

I/O Offset 17-14 - USB Status

I/O Offset 1B-18 - USB Interrupt Enable

I/O Offset 1F-1C - USB Frame Index

I/O Offset 23-20 - 4G Segment Selector

I/O Offset 27-24 - Frame List Base Address

I/O Offset 2B-28 - Next Asynchronous List Address

I/O Offset 53-50 - Configured Flags

I/O Offset 57-54 - Port 0 Status / Control

I/O Offset 5B-58 - Port 1 Status / Control

I/O Offset 5F-5C - Port 2 Status / Control

I/O Offset 63-60 - Port 3 Status / Control

I/O Offset 67-64 - Port 4 Status / Control

I/O Offset 6B-88 - Port 5 Status / Control

I/O Offset 6F-6C - Port 6 Status / Control

I/O Offset 73-70 - Port 7 Status / Control



<u>Device 16 Function 5 Registers - USB Direct Device</u> <u>Communications</u>

The registers in this function control USB direct device communications. There are two sets of software accessible registers: PCI Configuration registers and Memory Mapped I/O registers. The PCI configuration registers are located in the Device 16 Function 5 PCI configuration space of the VT8237R. The Memory Mapped I/O registers are accessible in the system memory space at an address defined in the UDCI (USB Device Controller Interface) Base Address register at PCI Configuration offset 13-10

PCI Configuration Space Header

Offset 1	-0 - Vendor ID (1	106h)RO
		(1106h = VIA Technologies)
Offset 3	8-2 - Device ID (D	104h)RO
		104h = VT8237R USB UDCI Ctrlr)
	`	,
		000h)RW
15-8		always reads 0
7		g default=0 (disabled)
6		error response)fixed at 0
5		palette snoop) fixed at 0
4	Memory Write a	nd Invalidate . default=0 (disabled)
3	Reserved (specia	l cycle monitoring)fixed at 0
2		default=0 (disabled)
1		default=0 (disabled)
0	I/O Space	default=0 (disabled)
O.CC 4.5		
Offset A	7-6 - Status (0210h	1)RWC
15		
	Reserved (detecte	ed parity error) always reads 0 Error default=0
15	Reserved (detecter Signaled System	ed parity error) always reads 0
15 14	Reserved (detector Signaled System Received Master	ed parity error) always reads 0 Error default=0 Abort default=0
15 14 13	Reserved (detector Signaled System Received Master Received Target	default=0 defa
15 14 13 12	Reserved (detector Signaled System Received Master Received Target	ed parity error) always reads 0 Error default=0 Abort default=0 Abort default=0 Abort default=0
15 14 13 12 11	Reserved (detector Signaled System Received Master Received Target Signaled Target	ed parity error) always reads 0 Error default=0 Abort default=0 Abort default=0 Abort default=0
15 14 13 12 11	Reserved (detected Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast	ed parity error) always reads 0 Error default=0 Abort default=0 Abort default=0 Abort default=0
15 14 13 12 11	Reserved (detected Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast	default
15 14 13 12 11	Reserved (detector Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast 01 Medium	default
15 14 13 12 11	Reserved (detector Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast 01 Medium	default
15 14 13 12 11 10-9	Reserved (detector Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast 01 Medium	ed parity error)
15 14 13 12 11 10-9	Reserved (detected Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast 01 Medium	ed parity error)
15 14 13 12 11 10-9	Reserved (detected Signaled System Received Master Received Target Signaled Target DEVSEL# Timin 00 Fast 01 Medium	ed parity error)

	9 - Programming Interface (00h)RO
	A - Sub Class Code (80h)RO
Offset	B - Base Class Code (02h)RO
Offset	D- Dast Class Cout (0211)
Offset	<u>C – Cache Line Size (00h)RW</u>
Offset	D - Latency Timer (16h)RW
O.CC 4	
	13-10 – UDCI Memory Mapped I/O Base Addr. RW
31-8	UDCI Memory Mapped I/O Registers Base
	Address. Memory Address for the base of the USB
- 2	UDCI I/O Register block, corresponding to AD[31:8]
7-3	====== :
2-1	, 11 g
0	Reserved always reads 0
Offset	2D-2C - Sub Vendor ID (1106h)RO†
Offset	2F-2E - Sub Device ID (D104h)RO†
	f Rx42[4] = 1.
'	
Offset :	34 - Power Management Capabilities (80h) RW
Offcot	
· OHSEL	2C Interment Line (00h)
	3C - Interrupt Line (00h)RW
7-4	Reserved always reads 0
	Reserved
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default
7-4	Reservedalways reads 0USB Interrupt Routingdefault0000 Disableddefault0001 IRQ1
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1011 IRQ11
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13
7-4	Reserved always reads 0 USB Interrupt Routing default 0000 Disabled default 0001 IRQ1 default 0010 Reserved default 0011 IRQ3 default 0100 IRQ4 default 0101 IRQ5 default 0110 IRQ6 default 0111 IRQ7 default 1000 IRQ8 default 1011 IRQ9 default 1010 IRQ10 default 1011 IRQ11 default 1101 IRQ13 default
7-4	Reserved always reads 0 USB Interrupt Routing 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13
7-4 3-0	Reserved always reads 0 USB Interrupt Routing default 0000 Disabled default 0001 IRQ1 0010 Reserved 0011 IRQ3 0100 IRQ4 0101 IRQ5 0110 IRQ6 0111 IRQ7 1000 IRQ8 1001 IRQ9 1010 IRQ10 1011 IRQ11 1100 IRQ12 1101 IRQ13 1110 IRQ14 1111 Disabled 1111 Disabled
7-4 3-0	Reserved always reads 0 USB Interrupt Routing default 0000 Disabled default 0001 IRQ1 default 0010 Reserved default 0011 IRQ3 default 0100 IRQ4 default 0101 IRQ5 default 0110 IRQ6 default 0111 IRQ7 default 1000 IRQ8 default 1010 IRQ8 default 1011 IRQ9 default 1010 IRQ10 default 1101 IRQ11 default 1101 IRQ13 default



USB-Device-Communications-Specific Registers

USB Device Communications Control

Offset 4	40 - Miscellaneous Control 1 (00h)RW
7-2	Reservedalways reads 0
1	DMA Options
	0 16 DW burst accessdefault
	1 8 DW burst access
0	Reserved always reads 0
Offset 4	41 - Miscellaneous Control 2 (00h)RW
7-1	Reserved always reads 0
0	IRQ Generation Test
	0 Normal operationdefault
	1 Generate USB IRQ
Offset 4	42 - Miscellaneous Control 3 (00h)RW
7-5	Reserved always reads 0
4	Subsystem ID / Subvendor ID Backdoor
-	0 Disable (Rx2F-2C are RO)default
	1 Enable (Rx2F-2C are RW)
3-0	Reserved always reads 0
	·
Offset 4	44 - PHY Signal Monitoring 1 (00h)RW
7-1	110501 v Cu
0	PHY Signal Monitoring
	0 Disabledefault
	1 Enable
Offset 4	45 - PHY Signal Monitoring 2 (00h)RW
7-4	Reserved always reads 0
3	PHY Signal Status - Receive Data
2	PHY Signal Status - Squelch
1	PHY Signal Status - Disconnect

PHY Signal Status – Term On

	48 - Miscellaneous Control 5 (A0h)RW
7	USB 2.0 EOP Pattern (FEh) Error Check
	0 Enable
	1 Disable default
6	Reservedalways reads 0
5	CCA Burst Access
	0 Enable
	1 Disable default
4-0	Reserved always reads 0
Offset 4	49 - Miscellaneous Control 6 (60h)RW
7	Reservedalways reads 0
6	Full Speed Clock Auto Stop
6	Full Speed Clock Auto Stop 0 Disable (no stop)
6	
6 5	0 Disable (no stop)
	0 Disable (no stop) 1 Enable (auto stop)default
	0 Disable (no stop) 1 Enable (auto stop) default High Speed Clock Auto Stop
	0 Disable (no stop) 1 Enable (auto stop)
5	0 Disable (no stop) 1 Enable (auto stop)
5	0 Disable (no stop) 1 Enable (auto stop)



USB Device Communications MAC Control

7-0 MAC Receiver Enable Delay (00h)......RW 7-0 MAC Receiver Enable Delay Parameter . def = 00h Offset 4B - MAC Turnaround Time Delay (09h)RW 7-5 Reservedalways reads 0 4 Automatic Hardware Reset of Device Address When USB Bus Reset is Received 0 Enable (auto reset)......default 1 Disable (no reset) 3-0 USB 2.0 MAC Transmit Turnaround Time Parameterdefault = 9h

Offset 51 – USB 2.0 MAC Timeout Parameter (5Ah)....RW

This register contains the USB 2.0 receive timeout parameter in units of bytes. The host controller of a device expecting a response to a transmission must not timeout the transaction if the inter-packet delay is between 736 and 816 bit times. The worst-case round trip delay is 721 bit times.

7-0 USB 2.0 Receive Timeout Parameter def = 5Ah

USB Device Communications PHY Control

Offset 5	58 – PHY Control 1 (00h) RW
7	Test UTM Elastic Buffer Error Control
,	0 Disabledefault
	1 Enable
6	Reserved always reads 0
5	Internal Receive Block During Transmission
	0 Disabledefault
	1 Enable
4	UTM Test Mode Clock Select
	0 Use APLL Clock default
	1 Use External Input
3	Internal Loopback Mode
	0 Disable default
	1 Enable
2-0	Reserved always reads 0
Offset 5	59 – PHY Control 2 (08h)RW
7	PHY Auto Power Down
,	0 Enable (if the port is suspended, the port will
	auto power down)
	1 Disable
6	Reserved always reads 0
5	UTM Autocheck
C	0 Disabledefault
	1 Enable
4	Reservedalways reads 0
3	Digital PLL Fast Lock
	0 Disable
	1 Enabledefault
2	Digital PLL Loop Back
	0 Disabledefault
	1 Enable
1-0	Reserved always reads 0
	5A – High Speed Port Pad Fine Tune (08h) RW
7-4	Reserved always reads 0
3-0	High Speed Port Pad Termination Resistor Fine
	Tunedefault = 8h
Offset 5	SC – PHY Control 3 (53h)RW
7	Fast Start (DPLL Zero Phase Start Select)
	0 ZPS takes 8 bit-times to start default
	1 ZPS takes 4 bit-times to start
6-4	DPLL Input Data Delaydef=101b
3-2	DPLL Track Speed Selectdef=00b
1-0	DPLL Lock Speed Select def=11b



USB Device Communications SRAM Control

Offset 71-70 - SRAM Direct Access Address (0000h)....RW **15-9 Reserved** always reads 0 The valid address range for SRAM 0 is 0 to 011h. The valid address range for SRAM 1 is 0 to 100h The valid address range for SRAM 2 is 0 to 100h Offset 73 – SRAM Direct Access Control (00h).....RW Reservedalways reads 0 7-6 SRAM Select There are three SRAMs in the device controller: 00 SRAM 0 - Control Endpoint (18x32).....default 01 SRAM 1 - Bulk Endpoint (129x32) 10 SRAM 2 - Bulk Endpoint (129x32) 11 -reserved-3-2 Reservedalways reads 0 SRAM Operation Startwrite 1 to trigger **SRAM Read / Write Control** 0 Readdefault 1 Write

Offset 77-74 - SRAM Direct Access Data (00000000h) .RW

This 32-bit register stores data read from the SRAM or data to write to the SRAM.

USB Device Communications Power Management Control

Offset 8	<u> 3-80 -</u>	- PM Capab	<u> ility</u>		RO
31-0	PM (-	_]=0: reads 48 =1: reads C 9	
Offset 8	84 – PN	A Capabilit	y Status		RW
7-0	PM (Capability S	tatus		
	00	Ď0			default
	01	-reserved-			
	10	-reserved-			
	11	D3 Hot			



<u>USB Device Controller Interface (UDCI) Memory Mapped I/O Registers</u>

USB Communications Capability	USB Shadow Registers	
Offset 0 – Capability Register Length (10h)RO	Offset F-C – EHCI Port 0 ShadowRO	
7-0 Capability Register Lengthalways reads 10h	This register shadows the EHCI Port 0 Status register.	
Offset 1 – Interface Version (10h)RO		
7-0 Interface Version Numberalways reads 10h		
Offset 3-2 – Structure Parameters 1 (0121h)RO		
15-12 Number of Isochronous Endpoints Implementedalways reads 0h		
11-8 Number of Interrupt In Endpoints Implementedalways reads 1h		
7-4 Number of Bulk Endpoints Implementedalways reads 2h		
This field shows the actual hardware that is capable of independently managing streams.		
3-0 Number of Control Endpoints Implemented		
always reads 1h		
Offset 7-4 – Structure Parameters 2 (0200 0040h)RO		
31-16 Endpoint 1 Max FIFO Sizealways reads 0200h		
15-0 Endpoint 0 Max FIFO Sizealways reads 0040h		
Offset B-8 – Structure Parameters 3 (0008 0200h)RO		
31-16 Endpoint 3 Max FIFO Sizealways reads 0008h		
15-0 Endpoint 2 Max FIFO Sizealways reads 0200h		



USB Device Controller Operation

Offset 1	11-10 – USB Device Command (0010h)RW	Offset	13-12 – USB Device Status (0010h)
15	Device Address Change default = 0	15-8	Reservedalways reads 0
	This bit is cleared by hardware when the next SETUP	7	Device Port Resume Detectedwrite 1 to clear
	command is received. When this bit is 1, hardware		This bit indicates whether the controller has detected
	will decode both the old address and the newly		bus host resume.
	changed address. When changing the device address,		0 No resume detected default
	this bit must also be set for status phase decoding.		1 Host resume detected
14-8	Device Address default = 00h	6	Device Port Bus Suspend Detected .write 1 to clear
	This field specifies the device address. This field is		This bit indicates whether the controller has detected
	reset to its default value if a USB bus reset is		bus suspend. If the bus suspend is detected, pullup
	received. This field should be programmed by		resistor status will also be set.
	software after the address setup procedure is		0 No suspend detected default
	complete.		1 Bus suspend detected
7-5	Reserved always reads 0	5	Device ResetRO
4	Device Controller High Speed Support		This bit is set by the controller if the USB bus reset is
	0 Disable (full speed only)default		complete.
	1 Enable (high speed supported)		0 Not emulated default
3	Device Force Resume		1 Emulated
	0 Disabledefault	4	Controller Halted
	1 Enable		This bit is zero whenever the Run / Stop bit is one.
	This bit forces the suspended device port to issue a		This bit is set if the controller is stopped.
	resume signal to wakeup the host. Hardware clears		0 Running
	this bit automatically after it is set by software.	2	1 Halted default
	Suspend status must be checked before setting this	3	Controller System Errorwrite 1 to clear
•	bit.		The controller sets this bit to one when a serious error
2	Automatic Device Mode 0 Manual modedefault		occurs during a system access. If this bit is set, the
	1 Automatic Mode (the device controller		controller also clears the "Run/Stop" bit and sets the "Halted" bit.
	automatically controls the dedicated port for		0 No error default
	device operation)		1 System error
1	Controller Reset	2	Bus Activities Interruptwrite 1 to clear
1	0 Disabledefault	4	The controller sets this bit when any USB bus
	1 Enable (writing a 1 to this bit resets the device		activities interrupt is generated. Bus activities
	controller; this bit is set to 0 by hardware		include bus reset, bus suspend and bus resume.
	when the reset process is complete)		0 No bus activities interruptdefault
0	Run / Stop		1 Bus activities interrupt generated
	0 Stopdefault	1	Reserved always reads 0
	1 Run (setting this bit enables device controller	0	Transaction Complete Interruptwrite 1 to clear
	operations, including host / device negotiation		The controller sets this bit when a transaction is
	and endpoint DMA)		completed. Software must clear the interrupts from
			all endpoints first before clearing this bit.
			0 No interrupt default
			1 Intermed concepted

Interrupt generated



Jiiset 1	15-14 – USB Device Interrupt Enable (UUUUn) R W				
15-4	Reserved always reads				
3	Controller System Error Interrupt Enable				
	0 Disabledefault				
	1 Enable (the controller will generate an				
	interrupt if a system error occurs)				
2	Bus Activities Interrupt Enable				
	0 Disabledefault				
	1 Enable (the controller will generate an				
	interrupt if any bus activity occurs - bus				
	activities include bus reset, bus suspend and				
	bus resume)				
1	Reserved always reads 0				
0	Transaction Complete Interrupt Enable				
	0 Disabledefault				
	1 Enable (the controller will generate an				
	interrupt on completion of a transaction)				

Offset 1	7-16 – USB Device Port Control Status (1000h) WC				
15-13	Reserved for Test (Do Not Program) default = 0h				
12	Device Port Power ControlRW				
	This bit enables power on the device port connector.				
	0 Disable Port Power				
	1 Enable Port Powerdefault				
11	Reserved always reads 0				
10	USB Host Controller Is Using This Device PortRO				
	Indicates if UHCI or EHCI is using the device port.				
9	USB Bus Line Status (D+)RO				
8	USB Bus Line Status (D-)RO				
	Bits 8-9 show the current state of the USB signals.				
7	Pullup Resistor StatusRO				
	Indicates whether the pullup resistor is connected. If				
	connected, the host is not USB 2.0 capable.				
	0 Not connected default				
	1 Connected				
6	Termination Resistor StatusRO				
	Indicates whether the termination resistor is				
	connected. If connected, the host is USB 2.0 capable.				
	0 Not connected default				
	1 Connected				
5	Reserved always reads 0				
4	Port OwnerRW				
	This bit selects the owner of the dedicated port. This				
	bit is set by the device controller in automatic mode.				
	0 Host owned default				
_	1 Device owned				
3	Pullup Resistor				
	This bit enables the 1.5K ohm pullup resistor of the				
	D+ line. This bit is used only in manual mode.				
	0 Disabledefault				
2	1 Enable				
2	Termination Resistor				
	This bit enables the 45 ohm termination resistor. This bit is used only in manual mode.				
	0 Disabledefault				
	1 Enable				
1	Connection Change Write 1 to Clear				
1	0 No change default				
	1 Status changed (set if the bit-0 state changes)				
0	Remote Host Connected				
U	0 Not connected default				
	1 Connected (set if the remote host is connected				
	to the device port)				
	to the device point				
0.00 + 1	0 D 1 M 1 T (401)				
	8 – Device Mode Listen Timeout (10h)RW				
7-0	Device Mode Listen Timeout Parameter def=10h				

Offset 19 – Host Mode Waiting Timeout (10h)RW
7-0 Host Mode Waiting Timeout Parameter... def=10h



USB Device Endpoint Controller Operation

Offset 23-20 - Endpoint 0 Status/Control (0040 0000h) WC

This endpoint is a "Control" endpoint with a default maximum packet size of 64 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 37-24 - Endpoint 0 Transfer Descriptor.....RW

See following pages for "Control Endpoint" transfer descriptor definition.

Offset 43-40 – Endpoint 1 Status/Control (1200 8000h) RW

This endpoint is a "Bulk In" endpoint with a default maximum packet size of 512 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 5B-44 - Endpoint 1 Transfer DescriptorRW

See following pages for "Bulk In" transfer descriptor definition.

Offset 63-60 - Endpoint 2 Status/Control (2200 8000h) RW

This endpoint is a "Bulk Out" endpoint with a default maximum packet size of 512 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 7B-64 - Endpoint 2 Transfer DescriptorRW

See following pages for "Bulk Out" transfer descriptor definition.

Offset 83-80 - Endpoint 3 Status/Control (3008 4000h) RW

This endpoint is an "Interrupt In" endpoint with a default maximum packet size of 8 bytes. See right-hand column for Status / Control bit descriptions for all 4 endpoints.

Offset 8B-84 - Endpoint 3 Transfer DescriptorRW

See following pages for "Interrupt In" transfer descriptor definition.

Endnoi	nts 0-3 Status / Control Bit Definitions				
	Endpoint ID Number default = 0h				
31-20	Only the 2 lsbs are writable since only four endpoints				
	are implemented in this design.				
27	Reservedalways reads 0				
	Endpoint Max Packet Size. default = max FIFO size				
20-10	This field specifies the maximum packet size of this				
	endpoint. The value programmed must not exceed				
	that defined in the capability registers.				
	default = 64 bytes for endpoint 0				
	default = 512 bytes for endpoints 1-2				
	default = 8 bytes for endpoints 1-2 default = 8 bytes for endpoint 3				
15 14					
15-14	Endpoint Type				
	00 Control endpoint default for endpoint 0				
	01 Interrupt endpoint default for endpoint 3				
	10 Bulk I/O endpoint default for endpoints 1-2				
12	11 Isochronous endpoint(unused in this design)				
13	Reserved always reads 0				
12	Endpoint DMA Engine Active StatusRO				
	Set by the endpoint controller if it starts the DMA				
	engine (including USB & OCI bus traffic), cleared on				
	DMA process complete. When this bit is 1, software				
	must not modify the related data buffer default = 0				
11	Endpoint Stalled				
	If this bit is set, the DMA engine will halt				
	immediately and return a STALL handshake to USB				
	bus queries. The endpoint controller will also set this				
	bit if the DMA engine encounters a serious error.				
	0 Endpoint not stalled default				
10	1 Endpoint stalled				
10	Endpoint Transfer Complete Write 1 to Clear				
	The controller sets this bit when it completes a transfer if the schedule has its IOC bit set. If				
	interrupts are enabled, the controller will also				
0.2	generate an interrupt				
9-3	Reserved always reads 0				
2	Endpoint Light Reset				
	This bit is cleared by hardware on reset complete.				
	Software should wait until this bit goes back to 0				
	before initiating any further operations) 0 No reset				
1	1 Endpoint light reset				
1	Endpoint DMA Engine				
	Software may disable the DMA engine by clearing this bit to remove the schedule. Software must check				
	to make sure the DMA active status is zero before				
	removing or modifying the schedule. 0 Disable default				
Λ	` ,				
0	Endpoint Run / Stop Hardware clears this bit if a serious error is detected				
	Hardware clears this bit if a serious error is detected.				

Stop (the controller will not respond to any USB host packets) default
 Run (when set, the endpoint controller starts

executing the specified descriptor)



Endpoint Transfer Descriptor – "Control" Endpoint		
Offset 27-24 – Transfer ControlRW		
31	Data Toggle (initial data toggle of this transfer)	
	0 Data 0	
	1 Data 1	
30-29	Reserved always reads 0	
28-16	Total Bytes to Transfer Max = 4K Bytes	
15	Interrupt On Complete (IOC)	
	0 Disable	
	1 Enable (an interrupt will be issued when data	
	phase transfer or setup command transfer is	
	complete or a short packet is received)	
	Reserved always reads 0	
12	Buffer Pointer Page	
	Index into data phase descriptor buffer pointer list.	
11	Transfer Direction 0 Out (from the viewpoint of the host)	
	0 Out (from the viewpoint of the host) 1 In (from the viewpoint of the host)	
10-4		
3	Transfer Status – Active	
3	1 = DMA engine is active.	
2	Transfer Status – Short Packet Detected	
	1 = If IOC is set, an interrupt is also generated.	
1	Transfer Status – Babble Detected	
	1 does not generate an interrupt.	
0	Transfer Status – Transaction Error	
	1 does not generate an interrupt.	
Offset 2	CC-28 – Transfer Buffer Pointer Page 0RW	
31-12	Buffer Pointer (Page 0)	
	Current Offset	
The bu	ffer pointers for pages 0-1 point to the physical	
memory	address that stores all the data to transfer.	
Offsat 2	F-2D – Transfer Buffer Pointer Page 1RW	
	Buffer Pointer (Page 1)	
31-12 11_1	Reservedalways reads 0	
	Valid 8-Byte Setup Command Received	
v	0 Setup command sequence not receiveddefault	
	1 Setup command sequence received (data is	
	contained in the following two double words)	
Office 4	DW	
	60 – Command Byte 0RW 61 – Command Byte 1RW	
	22 – Command Byte 2RW	
	33 – Command Byte 3RW	
	34 – Command Byte 4RW	
Offset 35 – Command Byte 5		
Offset 36 – Command Byte 6RW		
Office 30 - Command Dyte O		

Offset 37 – Command Byte 7.....RW

$\underline{Endpoint\ Transfer\ Descriptor-"Interrupt\ In"\ Endpoint}$

Offset 8	7-84 – Transfer ControlRW
31	Data Toggle (initial data toggle of this transfer)
	0 Data 0
	1 Data 1
	Reserved always reads 0
	Total Bytes to Transfer Max = 8 Bytes
15	Interrupt On Complete (IOC)
	0 Disable
	1 Enable (an interrupt will be issued when this
	transaction is complete or a short packet is
	received)
14-4	110001 100
3	Transfer Status – Active
2-1	220502
0	Transfer Status – Transaction Error
	Includes timeout or PID error. 1 does not generate an
	interrupt.
Offset 9	0 – Data Byte 0RW
	1 – Data Byte 1RW
	2 – Data Byte 2RW
	3 – Data Byte 3RW
	4 – Data Byte 4 RW
Offset 9	5 – Data Byte 5RW
Offset 9	6 – Data Byte 6RW
	7 – Data Byte 7 RW



Endpoint Transfer Descriptor – "Bulk In" Endpoint		Endpoint Transfer Descriptor - "Bul	k Out" Endpoint
Offset 47-44 – Transfer ControlRW		Offset 67-64 – Transfer Control	RW
	Data Toggle (initial data toggle of this transfer) 0 Data 0 1 Data 1	31 Data Toggle (initial data toggl 0 Data 0 1 Data 1	
30-16 15	Total Bytes to Transfer	30-16 Total Bytes to Transfer	will be issued when
14-12	received) Buffer Pointer Page Index into the descriptor buffer pointer list. Valid values are in the range of 0-4.	received) 14-12 Buffer Pointer Page Index into the descriptor buffivalues are in the range of 0-4.	fer pointer list. Valid
11	Transfer Direction Out (from the viewpoint of the host) In (from the viewpoint of the host)	11 Transfer Direction 0 Out (from the viewpoint) 1 In (from the viewpoint)	of the host)
10-4 3 2	Reserved	 10-4 Reserved 3 Transfer Status – Active 2 Transfer Status – Short Pack 1 = If IOC is set, an interrupt is 	xet Detected
1 0	Transfer Status – Babble Detected 1 does not generate an interrupt. Transfer Status – Transaction Error 1 does not generate an interrupt.	 Transfer Status – Babble Det 1 does not generate an interrup Transfer Status – Transactio 1 does not generate an interrup 	ot. on Error
31-12	B-48 – Transfer Buffer Pointer Page 0RW Buffer Pointer (Page 0) Current Offset	Offset 6B-68 – Transfer Buffer Pointe 31-12 Buffer Pointer (Page 0) 11-0 Current Offset	er Page 0RW
31-12	Buffer Pointer (Page 1) Reserved always reads 0	Offset 6F-6C – Transfer Buffer Point 31-12 Buffer Pointer (Page 1) 11-0 Reserved	
31-12	3-50 – Transfer Buffer Pointer Page 2RW Buffer Pointer (Page 2) Reservedalways reads 0	Offset 73-70 – Transfer Buffer Pointe 31-12 Buffer Pointer (Page 2) 11-0 Reserved	
31-12	7-54 – Transfer Buffer Pointer Page 3RW Buffer Pointer (Page 3) Reservedalways reads 0	31-12 Buffer Pointer (Page 3)	er Page 3RW always reads 0
31-12	B-58 – Transfer Buffer Pointer Page 4RW Buffer Pointer (Page 4) Reservedalways reads 0	Offset 7B-78 – Transfer Buffer Pointe 31-12 Buffer Pointer (Page 4) 11-0 Reserved	er Page 4RWalways reads 0
	ffer pointers for pages 0-4 point to the physical address that stores all the data to transfer.	The buffer pointers for pages 0-4 memory address that stores all the data	



<u>Device 17 Function 0 Registers – Bus Control and Power Management</u>

All registers are located in the device 17 function 0 configuration space of the VT8237R. These registers are accessed through PCI configuration mechanism #1 via I/O address 0CF8h / 0CFCh.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h)RO		
Offset 3-2 - Device ID (3227h)RO		
Offset 5	5-4 - CommandRW	
15-8	Reserved always reads 0	
7	Address / Data Stepping	
	0 Disable	
	1 Enabledefault	
6-4	Reserved always reads 0	
3	Special Cycle Enable RW, default = 0	
2	Bus Master always reads 1	
1	Memory SpaceRO, reads as 1	
0	I/O Space RO, reads as 1	
Offset 7	7-6 - StatusRWC	
15	Detected Parity Error write one to clear	
14	Signalled System Error always reads 0	
13	Signalled Master Abort write one to clear	
12	Received Target Abort write one to clear	
11	Signalled Target Abort write one to clear	
10-9	DEVSEL# Timing fixed at 01 (medium)	
8	Data Parity Detected	
	Reads 1 if PERR# is asserted (driven or observed) or	
	a bus master data parity error occurred.	
7	Fast Back-to-Back Capable always reads 0	

6-0 Reserved always reads 0

Offset 8 - Revision ID (nnh)RO
7-0 Revision ID
Offset 9 - Program Interface (00h)RO
Offset A - Sub Class Code (01h)RO
Offset B - Class Code (06h)RO
Offset E - Header Type (80h)RO
7-0 Header Type Code 80h (Multifunction Device)
Off (F. DICT (001)
Offset F - BIST (00h)RO
Offset 2F-2C - Subsystem IDRO
Use offset 70-73 to change the value returned.



ISA Bus Control

7	40 - ISA Bus Control (00h)RW ISA Command Delay	7	42 – Line Buffer Control (00h)RW ISA Master DMA Line Buffer
,	0 Normaldefault	,	Controls whether the DMA line buffer is used.
	1 Extra		0 Disable
6	I/O Recovery Time		1 Enable. Master DMA waits until the line
U	The number of clocks between 2 I/O commands		buffer is full (8 DWords) before transmitting
	0 Disabledefault		data (bit-6 must also be enabled to insure that
	1 Enable (Rx4C[7:6] determines the # of clocks)		there are no coherency issues).
5	ROM Wait States	6	Gate Interrupt Until Line Buffer Flush Complete
3	0 1 Wait States default	U	This bit should be enabled if bit-7 is enabled.
	1 0 Wait State		0 Disable
4	ROM Write		1 Enable. IRQs are gated until the line buffer is
•	0 Disable (ROM writes are ignored)default		flushed to insure that there are no coherency
	1 Enable (ROM can be written)		issues.
3	Double DMA Clock	5	Flush Line Buffer for Interrupt
·	0 DMA clock runs at 4 MHzdefault	3	This bit controls whether the line bufer is flushed
	1 DMA clock runs at 8 MHz		when an interrupt request is generated. This bit
2	4D0 / 4D1 Port Configuration		should be enabled if bit-7 is enabled.
-	Controls whether ports 4D0 / 4D1 can be configured.		0 Disable
	Ports 4D0 / 4D1 determine whether IRQ requests are		1 Enable
	edge or level triggerred (4D0[7-0] for IRQ7-0,	4	Uninterruptable Burst Read
	4D1[7-0] for IRQ15-8) (0 = level, 1 = edge).		0 Disabledefault
	0 Disabledefault		1 Enable. The PCI bus is not granted to DMA
	1 Enable		until burst read transactions from the north
1	DMA / Interrupt / Timer Shadow Register Read		bridge are completed.
	0 Disabledefault	3	Gate IRQ Until Line Bufer Flush Completed
	1 Enable (shadow register values can be read)		0 Disable default
0	Double ISA Bus Clock		1 Enable
	0 Bus clock runs at PCLK / 4 (8 MHz)default	2-0	Reserved always reads 0
	1 Bus clock runs at PCLK / 2 (16 MHz)	Offcot	42 Delay Transaction Control (00h) DW
Officet		Onset.	43 – Delay Transaction Control (00h)RW
	41 – RIOS ROM Decode Control (00h) RW		December (De Not Dreamen) default = 0
	41 – BIOS ROM Decode Control (00h)RW	7-4	Reserved (Do Not Program) default = 0
Setting	these bits to 1 enables the indicated address range to be		Delayed Transactions (PCI Spec Rev 2.1)
Setting include	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode:	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions
Setting include	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh default=0 (disable)	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled.
Setting include 7 6	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh default=0 (disable) FFF00000h-FFF7FFFFh default=0 (disable)	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note:	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note:	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable
Setting include 7 6 5 4 3 2 1 0 Note: address	these bits to 1 enables the indicated address range to be ed in the LPC BIOS ROM address decode: 000E0000h-000EFFFFh	7-4 3	Delayed Transactions (PCI Spec Rev 2.1) This bit controls whether delayed transactions (delayed read / write and posted write) are enabled. 0 Disable



Offset	44 – PCI PNP Interrupt Routing INTE/FRW	Offset 4	49 – CCA ControlRW
7-4	PCI INTF# Routing (see PnP IRQ routing Table 11)	7	Reserved always reads 0
	PCI INTE# Routing (see PnP IRQ routing Table 11)	6	South Bridge Internal Master Devices Priority
	= == == == == == == == == == == == = = =	v	Higher Than External PCI Master
Offset -	45 – PCI PNP Interrupt Routing INTG/HRW		0 Disable default
7-4	PCI INTH# Routing (see PnP IRQ routing Table 11)		1 Enable
3-0	PCI INTG# Routing (see PnP IRQ routing Table 11)		The "CCA" is an internal arbiter that controls the
	g (*** = *** g (*** = *** g *** *** *** *** *** *** *** *** *** *		priority of external PCI masters vs. internal master
Offset -	46 – PCI INTE-F Interrupt ControlRW		devices. Normally priority is the same for internal
7-5	Reserved always reads 0		and external PCI master devices, but when this bit is
4	PCI INT Sharing Control		enabled, internal master devices are given higher
	0 INTE shared with INTAdefault		priority than external PCI masters (3/4 : 1/4).
	INTF shared with INTB	5	
	INTG shared with INTC	5	CCA Clean to Mask Off IRQ Controls whether interrupt requests are gated until
	INTH shared with INTD		
	1 INTE-INTH routing per Rx44-45		data is written to memory.
	• •		0 Disabledefault
	The following bits all default to "level" triggered (0)	4.0	1 Enable
3	PCI INTH# Invert (edge) / Non-invert (level) .(1/0)	4-3	Reserved (Do Not Program)default = 0
2	PCI INTG# Invert (edge) / Non-invert (level) . (1/0)	2	WSC Mask Off INTR
1	PCI INTF# Invert (edge) / Non-invert (level)(1/0)		Controls whether INTR is masked until write snoop
0	PCI INTE# Invert (edge) / Non-invert (level)(1/0)		is complete.
Mata	For mosting control of DCI INITA INITD and Davids		0 Disabledefault
Note:	For routing control of PCI INTA-INTD, see Device		1 Enable
	17 Function 0 Rx54-57 and Table 11.	1-0	Reserved (Do Not Program) default = 0
Offset	48 – Read Pass Write ControlRW		
7	APIC FSB Fixed at Low DW		
	0 Disable (Address Bit-2 not masked) default		
	1 Enable (force A2 from APIC FSB to low)	LPC Fi	rmware Memory Control
	Address bit A2 controls whether data is in the lower		
	(0) or upper (1) doubleword of a quadword sent to	Officet A	A – LPC Firmware Memory Control 1RW
	the CPU. When this bit is enabled, A2 is masked		
	which means it is always 0 to select the lower		LPC Firmware Memory Base Address A[23:17]
	doubleword.	0	LPC Firmware Memory Programmable IDSEL
6-4	Reservedalways reads 0		0 Disabledefault
3	AC97 / LPC Read Pass Write		1 Enable
3		Officet A	(D. I.D.C. Einmagana Mamana, Cantrol 2 DW
	O Disable (a read cannot be performed before a preceeding write has been completed)default		4B – LPC Firmware Memory Control 2RW
	1 Enable (internal AC97 and LPC devices are	7	Reserved always reads 0
		6-4	LPC Firmware Memory Base Address Mask
	allowed to perform a read before a preceeding		bit-6 = 1 to mask A19 decoding
2	write)		bit- $5 = 1$ to mask A18 decoding
2	IDE Read Pass Write		bit-4 = 1 to mask A17 decoding
	0 Disable (a read cannot be performed before a	3-0	LPC Firmware Memory IDSEL Value
	preceeding write has been completed)default		
	1 Enable (the internal IDE controller is allowed		
	to perform a read before a preceeding write)		
1	USB Read Pass Write		
	0 Disable (a read cannot be performed before a		
	preceeding write has been completed) default		
	1 Enable (the internal USB controllers are		
	allowed to perform a read before a preceeding		

write)
NIC Read Pass Write

Disable (a read cannot be performed before a preceding write has been completed) ...default Enable (the internal LAN controller is allowed to perform a read before a preceding write)



Miscellaneous Control

Offset 4	4C - IDE Interrupt Routing (04h)RW		
7-6	I/O Recovery Time Select		
	When Rx40[6] is enabled, this field determines the		
	I/O recovery time.		
	00 1 Bus Clockdefault		
	01 2 Bus Clock		
	10 4 Bus Clock		
	11 8 Bus Clock		
5-4			
3-2			
	00 IRQ14		
	01 IRQ15default		
	10 IRQ10		
1.0	11 IRQ11		
1-0	IDE Primary Channel IRQ Routing 00 IRQ14default		
	01 IRQ15		
	10 IRQ10		
	11 IRQ11		
	11 mg11		
Note:	When the internal APIC is enabled, internal IRQ routing to the APIC is fixed as follows:		
INT A#	=> IRQ16		
	=> IRQ17		
	=> IRQ18		
INTD# => IRQ19			
IDE (Native Mode)/SATA IRQ & INTE => IRQ20			
USB IRQ (all 5 functions) and INTF => IRQ21			
	/ MC'97 IRQ and INTG => IRQ22		
	LAN IRQ and INTH => IRQ23		

Table 9. APIC Fixed IRQ Routing

Offset 4	4D – Miscelleneous Control (00h)RW
7-6	LPC Firmware Burst Length Select
	00 Disable burst readdefault
	01 Support 4-byte burst read
	10 -reserved-
	11 Support 4-byte burst read / write & 16-byte
	burst read
5-3	Reserved always reads 0
2	Serial IRQs Always Shared in APIC Mode
	0 Disabledefault
	1 Enable
1	Reserved always reads 0
0	LPC TPM Function
	0 Disabledefault
	1 Enable

Offset 4	E - Internal RTC Test ModeRW
7	RTC High Bank Rx38-3F R/W Protect
	0 Disable (allow R/W)default
	1 Enable (Protect)
6	RTC Low Bank Rx38-3F R/W Protect
	0 Disable (allow R/W)default
	1 Enable (Protect)
5	Reserved always reads 0
4	Last Port 70/74 Written Status
	0 Last write was to port 70default
	1 Last write was to port 74
3	Extra RTC Port 74/75
	The RTC is normally accessed though ports 70/74.
	This bit controls whether two extra ports (74 / 75)
	can be used to access the RTC.
	0 Disable default
	1 Enable
2-0	Reserved (Do Not Program) default = 0
Offset 4	F - PCI Bus and CPU Interface ControlRW
7-4	Reserved always reads 0
3	CPU Reset Source
	This bit determines whether CPU Reset (generated
	through port 92 or the keyboard) uses INIT or
	CPURST.
	0 Do not use CPURST as CPU Reset default
	1 Use INIT as CPU Reset
2	Reserved (Do Not Program) default = 0
1	Reserved always reads 0
0	Software PCI Reset write 1 to generate PCI reset



Function Control

<u> Hiset</u>	<u> 50 – Fi</u>	unction Control	1 (00h)RW	
7	Devi	ce 17 Function 6	6 MC97	
	0	Enable	default	
	1	Disable		
6	Devi	ce 17 Function 5	S AC97	
	0	Enable	default	
	1	Disable		
5	Devi	ce 16 Function 1	USB 1.1 UHCI Ports 2-3	
	0	Enable	default	
	1	Disable		
4	Device 16 Function 0 USB 1.1 UHCI Ports 0-1			
	0	Enable	default	
	1	Disable		
3	Devi	ce 15 Function 0	Serial ATA	
	0	Enable	default	
	-	Disable		
2	Devi	ce 16 Function 2	USB 1.1 UHCI Ports 4-5	
	0	Enable	default	
	1	Disable		
1	Devi	ce 16 Function 4	USB 2.0 EHCI	
	0	Enable	default	
	1	Disable		
0	Devi	ce 16 Function 3	USB 1.1 UHCI Ports 6-7	
	0	Enable	default	
	1	Disable		

<u>fset</u>	<u> 51 – Fi</u>	unction Control 2 (0Ch)RW
7	USB	Device Mode
	0	Enable default
	1	Disable
6	Rese	rvedalways reads 0
5	Inter	nal LAN Controller Clock Gating
	When	n bit-4 of this register is disabled, the LAN
	funct	ion is disabled but the LAN controller clock is
	not g	ated automatically. This bit controls whether
	the cl	ock is actually gated.
	0	Disabledefault
	1	Enable
4	Inter	nal LAN Controller
	0	Disabledefault
	1	Enable
3	Inter	nal RTC
	0	Disable
	1	Enabledefault
2	Inter	nal PS2 Mouse
	0	Disable
	1	Enabledefault
1	Inter	nal KBC Configuration
	0	Disable ports 2E / 2F offsets E0-EF default
	1	Enable ports 2E / 2F offsets E0-EF
0	Inter	nal Keyboard Controller
	0	Disabledefault
	1	Enable



Serial IRQ, LPC, and PC/PCI DMA Control

Offeet	52 Savial IDO & I BC Control (00h) DW	Officet 54 DCI Interment Polonity
7	52 – Serial IRQ & LPC Control (00h)RW Reservedalways reads 0	Offset 54 - PCI Interrupt PolarityRW 7-4 Reservedalways reads 0
6	LPC Short Wait Abort	The following bits all default to "Non-inverted"
v	0 Disabledefault	triggered (0)
	1 Enable. During a short wait, the cycle is	3 PCI INTA# Invert / Non-invert(1/0)
	aborted after 8Ts.	2 PCI INTB# Invert / Non-invert(1/0)
5	LPC Frame Wait State Time	1 PCI INTC# Invert / Non-invert(1/0)
	0 Frame Wait State is 1Tdefault	0 PCI INTD# Invert / Non-invert(1/0)
	1 Frame Wait State is 2T	Note: PCI INTA-D# normally connect to PCI interrupt pins
4	LPC Stop to Start Frame Wait State	INTA-D# (see pin definitions for more information).
	0 Enable. One idle state is inserted between	fiving by (see pin definitions for more information).
	Stop and Startdefault	Offset 55 - PCI PNP Interrupt Routing 1RW
	1 Disable. Stop is followed immediately by	7-4 PCI INTA# Routing (see PnP IRQ routing table)
	Start.	3-0 Reserved always reads 0
3	Serial IRQ	
	0 Disabledefault	Offset 56 – PCI PNP Interrupt Routing 2RW
	1 Enable (IRQ asserted via SerialIRQ pin AD9)	7-4 PCI INTC# Routing (see PnP IRQ routing table)
2	Serial IRQ Quiet Mode	3-0 PCI INTB# Routing (see PnP IRQ routing table)
	0 Continuous Modedefault	Offset 57 – PCI PNP Interrupt Routing 3RW
1.0	1 Quiet Mode	
1-0	Serial IRQ Start-Frame Width 00 4 PCI Clocksdefault	7-4 PCI INTD# Routing (see PnP IRQ routing table) 3-0 Reservedalways reads 0
	01 6 PCI Clocks	3-0 Reserveuarways reaus 0
	10 8 PCI Clocks	
	11 10 PCI Clocks	
0.66		Table 10. PnP IRQ Routing Table
	53 – PC/PCI DMA ControlRW	_
7	PCI DMA Pair A	0000 Disabled default
	0 Disable (AE5=GPIO24, AF5=GPIO30) default	0001 IRQ1
	1 Enable (AE5=PCREQA, AF5=PCGNTA) PCI DMA Channel 7	0010 Reserved
6	0 Disabledefault	0011 IRQ3
	1 Enable	0100 IRQ4
5	PCI DMA Channel 6	0101 IRQ5
3	0 Disabledefault	0110 IRQ6 0111 IRQ7
	1 Enable	1000 Reserved
4	PCI DMA Channel 5	1000 Reserved 1001 IRQ9
•	0 Disabledefault	1010 IRQ10
	1 Enable	1011 IRQ11
3	PCI DMA Channel 3	1100 IRQ12
	0 Disabledefault	1101 Reserved
	1 Enable	1110 IRQ14
2	PCI DMA Channel 2	1111 IRQ15
	0 Disabledefault	
	1 Enable	
1	PCI DMA Channel 1	
	0 Disabledefault	
	1 Enable	
0	PCI DMA Channel 0	
	0 Disabledefault	
	1 Enable	

Plug and Play Control - PCI



GPIO and Miscellaneous Control

Offset	58 – Miscellaneous Control 0 (40h)RW	Offset 59 - Miscellaneous Control 1 (00h)RW
7	PCI DMA Pair B	7 ROM Memory Cycles Go To LPC
	0 Disable (AD5=GPIO25, AC6=GPIO31)default	0 Disable (all memory cycles go to LPC). default
	1 Enable (AD5=PCREQB, AC6=PCGNTB)	1 Enable (only ROM memory cycles go to LPC)
6	Internal APIC	6 Internal ISA Cycles Arbitrate with Secondary
	0 Disable	IDE
	(R25=GPIO10,T23=GPIO11,U23=GPI19)	0 Disable (Internal ISA cycles do not arbitrate
	1 Enabledefault	with secondary IDE) default
	(R25=APICD0,T23=APICD1,U23=APICCK)	1 Enable (all internal ISA cycles arbitrate with
5	South Bridge Interrupt Cycles Run at 33 MHz	secondary IDE)
	0 Disabledefault	5 LPC RTC
	1 Enable	0 Disabledefault
4	Address Decode	1 Enable
	0 Subtractivedefault	4 LPC Keyboard
	1 Positive	0 Disable (ISA Keyboard)default
3	RTC High Bank Access	1 Enable (LPC Keyboard)
	O Disable access to upper 128 bytesdefault	3 Port 62h / 66h (MCCS#) to LPC
	1 Enable access to upper 128 bytes	0 Disabledefault
2	RTC Rx32 Write Protect	1 Enable
	0 Disable (not protected)default	2 Port 62h / 66h (MCCS#) Decoding
	1 Enable (write protected)	0 Disabledefault
1	RTC Rx0D Write Protect	1 Enable
	0 Disable (not protected)default	1 A20M# Active
	1 Enable (write protected)	0 Disable (A20M# signal not asserted) default
0	RTC Rx32 Map to Century Byte	1 Enable (A20M# signal asserted)
	Controls whether RTC Rx32 is mapped to the	0 NMI on PCI Parity Error
	century byte.	0 Disabledefault
	0 Disabledefault	1 Enable (to generate NMI, Port 61[3] and Port
	1 Enable	70[7] must also be set)



Offset :	5A – D	MA Bandwidth Control (00h)RW
7	DMA	Channel 7 Bandwidth
	0	Normaldefault
	1	Improved
6	DMA	Channel 6 Bandwidth
	0	Normaldefault
	1	Improved
5	DMA	Channel 5 Bandwidth
	0	Normaldefault
	1	Improved
4	DMA	Single Transfer Mode Bandwidth
	0	Normaldefault
	1	Improved
3	DMA	Channel 3 Bandwidth
	0	Normaldefault
	1	Improved
2	DMA	Channel 2 Bandwidth
	0	Normaldefault
	1	Improved
1	DMA	Channel 1 Bandwidth
	0	Normaldefault
	1	Improved
0	DMA	Channel 0 Bandwidth
	0	Normaldefault
	1	Improved

The above bits determine if DMA bandwidth is improved for the specified channel. If enabled, bandwidth improvement is accomplished by reducing the transaction latency between the DMA Controller and the LPC Bus Controller.

Offset :	5B – Mis	scellaneous Control 2 (011	1)RW
7-6	Reserv	ed	always reads 0
5	PCI/DI	MA Memory Cycles Outp	out to PCI Bus
	0 I	Disable	default
	1 I	Enable	
4	LPC P	CS2	
	0 I	Disable	default
	1 I	Enable	
3	Bypass	APIC De-Assert Messag	e
		Disable	
	1 I	Enable	
2	APIC I	HyperTransport Mode	
	0 I	Disable	default
	1 I	Enable	
1	INTE#	, INTF#, INTG#, INTH#	(pins GPIO12-15)
	0 I	Disable (GPIO)	default
	1 I	Enable (INT)	
0	Dynam	nic Clock Stop	
	-	Disable	
	1 I	Enable	default



Programmable Chip Select Control

Offset 5	SD-5C – PCS 0 I/O Port Address (0000h)RW
15-0	PCS 0 I/O Port Address default = 0
Offset 5	SF-5E – PCS 1 I/O Port Address (0000h)RW
	PCS 1 I/O Port Addressdefault = 0
Offset 6	51-60 – PCS 2 I/O Port Address (0000h)RW
15-0	PCS 2 I/O Port Addressdefault = 0
Offset 6	53-62 – PCS 3 I/O Port Address (0000h)RW
15-0	PCS 3 I/O Port Address default = 0
Off.	T (A DCC LOD A A LL M. L (0000L) DW
	55-64 – PCS I/O Port Address Mask (0000h) RW
15-12	PCS 3 I/O Port Address Mask 3-0
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
11.0	1111 Decode range is 16 bytes
11-8	
	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
7.4	1111 Decode range is 16 bytes
7-4	PCS 1 I/O Port Address Mask 3-0
	0000 Decode range is 1 byte
	0001 Decode range is 2 bytes 0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
3-0	PCS 0 I/O Port Address Mask 3-0
3-0	0000 Decode range is 1 bytedefault
	0001 Decode range is 2 bytes
	0011 Decode range is 4 bytes
	0111 Decode range is 8 bytes
	1111 Decode range is 16 bytes
	1111 200000 101190 10 10 0 1000

Offset	66 – PC	CS Control (00h)RW
7	PCS	3 Internal I/O
	0	Disable (External)default
	1	Enable (Internal)
6	PCS	2 Internal I/O
	0	Disable (External)default
	1	Enable (Internal)
5	PCS	1 Internal I/O
	0	Disable (External)default
	1	Enable (Internal)
4	PCS	0 Internal I/O
	0	Disable (External)default
	1	Enable (Internal)
The above 4 bits determine whether Programmable Chip		
Selects	0-3 are	e treated as internal I/O
3	PCS	3
	0	Disabledefault
	1	Enable
2	PCS	2
	0	Disabledefault
	1	Enable
1	PCS	1
	0	Disabledefault
	1	Enable
0	PCS	0
	0	Disabledefault
	1	Enable



Output Control

<u> </u>	<u>– Output (</u>	ffset 6	<u>O</u>
always reads	eserved	7-3	
age	ERR Volta	2	
	0 2.5V		
defau	1 1.5V		
always reads	eserved	1-0	

<u>High Precision Event Timers (HPET)</u>

fset 68 – HPET Control (00h)RW	<u>Offset 6</u>
7 High Precision Event Timers	7
0 Disabledefault	
1 Enable	
6-0 Reserved always reads 0	6-0
fset 6B-69 – HPET Memory Base Address (000000h)RW	Offset 6
3-22 Reserved always reads 0	23-22
1-0 HPET Memory Rose Address [31·10]	21_0



ISA Decoding Control

7	On-Board I/O (Ports 00-FFh) Positive Decoding	7	COM Port B Positive Decoding
	0 Disabledefault		0 Disabledefault
	1 Enable		1 Enable
6	Microsoft-Sound System I/O Port Positive	6-4	COM-Port B Decode Range
	Decoding		000 3F8h-3FFh (COM1)default
	0 Disabledefault		001 2F8h-2FFh (COM2)
	1 Enable (bits 5-4 determine the decode range)		010 220h-227h
5-4	Microsoft Sound System I/O Decode Range		011 228h-22Fh
	00 0530h-0537hdefault		100 238h-23Fh
	01 0604h-060Bh		101 2E8h-2EFh (COM4)
	10 0E80-0E87h		110 338h-33Fh
	11 0F40h-0F47h		111 3E8h-3EFh (COM3)
3	Internal APIC Positive Decoding	3	COM Port A Positive Decoding
	0 Disabledefault		0 Disable default
	1 Enable		1 Enable
2	BIOS ROM Positive Decoding	2-0	COM-Port A Decode Range
	0 Disabledefault		000 3F8h-3FFh (COM1)default
	1 Enable		001 2F8h-2FFh (COM2)
1	Internal PCS1# Positive Decoding		010 220h-227h
	0 Disabledefault		011 228h-22Fh
	1 Enable		100 238h-23Fh
0	Internal PCS0# Positive Decoding		101 2E8h-2EFh (COM4)
			` /
	0 Disabledefault		110 338h-33Fh
	0 Disabledefault 1 Enable		
0.40	1 Enable	0.00	111 3E8h-3EFh (COM3)
<u>Offset</u>	1 Enable 6D – ISA Positive Decoding Control 2RW	<u>Offset</u>	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4RW
Offset 7	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding	7	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4RW Reserved always reads 0
	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disabledefault		111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4RW Reservedalways reads 0 LPC TPM Positive Decoding
	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4RW Reservedalways reads 0 LPC TPM Positive Decoding
	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disabledefault 1 Enable LPT Positive Decoding	7	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4
7	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disabledefault 1 Enable LPT Positive Decoding 0 Disabledefault	7	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4
6	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4
6	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6	111 3E8h-3EFh (COM3) 6F – ISA Positive Decoding Control 4
6	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
6	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
6	Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
6	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4 3 2	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4 3 2	FDC Positive Decoding Control 2RW FDC Positive Decoding O Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4
7 6 5-4 3 2	1 Enable 6D – ISA Positive Decoding Control 2RW FDC Positive Decoding 0 Disable	7 6 5 4 3	111 3E8h-3EFh (COM3) 6F - ISA Positive Decoding Control 4



PCI I/O Cycle Control

Offset 74 – PCI I/O Cycle Control (00h)RW				
7-6	Rese	rved	always reads 0	
5	Forw	vard LPC Cycles to External		
	0	Disable	default	
	1	Enable		
4	Forw	vard LAN Cycles to External	l PCI Bus	
	0	Disable	default	
	1	Enable		
3	Forw	vard USB 2.0 Cycles to Exter	nal PCI Bus	
	0	Disable	default	
	1	Enable		
2		vard USB 1.1 Cycles to Exter		
	0	Disable	default	
	1	Enable		
1	Forw	vard SATA Cycles to Extern		
	0	Disable	default	
	1	Enable		
0	Forw	vard PATA Cycles to Extern	al PCI Bus	
	0	Disable	default	
	1	Enable		

I/O Pad Control

iiset '	<u>/C – I/O Pad Control</u>	(00h) RW
7-6	Reserved	always reads 0
5-4	IDE (PATA) Interfa	ce Output Drive Strength
	00 Lowest	default
	11 Highest	
3-0	Reserved	always reads 0



Power Management-Specific Configuration Registers

Offset 80 – General Configuration 0 (00h)RW	Offset 81 - General Configuration 1 (04h)RW
7 Reserved always reads 0 6 Sleep Button 0 Disable default 1 Sleep Button is on GPI21 / ACSDIN3 pin (V3) 5 Debounce LID and PWRBTN# Inputs for 16ms This bit controls whether the debounce circuit for the LID# and PWRBTN# inputs is enabled to reduce possible noise. 0 Disable default 1 Enable	7 I/O Enable for ACPI I/O Base 0 Disable access to ACPI I/O block default 1 Allow access to Power Management I/O Register Block (see offset 8B-88 to set the base address for this register block). The definitions of the registers in the Power Management I/O Register Block are included later in this document, following the Power Management Subsystem overview. 6-4 Reserved
4 Reserved (Do Not Program)default = 0	0 24-bit Timerdefault
 Microsoft Sound Monitor in Audio Access This bit controls whether an I/O access to the sound port sets I/O Rx33-30[10] (Audio Access Status) = 1. 0 Disable	1 32-bit Timer 2 RTC Enable Signal Gated with PSON (SUSC#) in Soft-Off Mode This bit controls whether RTC control signals are gated during system suspend state. This is to prevent CMOS and Power-Well register data from being corrupted during system on/off when the control signals (PWRGD) may not be stable. 0 Disable
1 Enable	1 Enabledefault
1 Sound Blaster Monitor in Audio Access This bit controls whether an I/O access to the sound blaster port sets I/O Rx33-30[10] (Audio Access Status) = 1. 0 Disable	1 Clock Throttling Clock Select (STPCLK#) This bit controls the timer tick base for the throttle timer. 0 30 usec (480 usec cycle time when using a 4-bit timer)

ffset 8	81 - General Configuration 1 (04h)RW		
7	I/O Enable for ACPI I/O Base		
	0 Disable access to ACPI I/O block default		
	1 Allow access to Power Management I/O		
	Register Block (see offset 8B-88 to set the		
	base address for this register block). The		
	definitions of the registers in the Power		
	Management I/O Register Block are included		
	later in this document, following the Power		
	Management Subsystem overview.		
6-4	Reserved always reads 0		
3	ACPI Timer Count Select		
	0 24-bit Timer default		
	1 32-bit Timer		
2	RTC Enable Signal Gated with PSON (SUSC#) in		
	Soft-Off Mode		
	This bit controls whether RTC control signals are		
	gated during system suspend state. This is to prevent		
	CMOS and Power-Well register data from being		
	corrupted during system on/off when the control		
	signals (PWRGD) may not be stable.		
	0 Disable		
	1 Enabledefault		
1	Clock Throttling Clock Select (STPCLK#)		
	This bit controls the timer tick base for the throttle		
	timer.		
	0 30 usec (480 usec cycle time when using a 4-		
	bit timer) default		
	1 1 msec (16 msec cycle time when using a 4-bit		
	timer)		
	The timer tick base can be further lowered to 7.5 usec		
	(120 usec cycle time when using a 4-bit timer) by		
	setting $Rx8D[4] = 1$. When $Rx8D[4] = 1$, the setting		
	- Cal. in 1. ia in in		



iiset a	82 - ACPI Interrupt SelectKW
7	ATX / AT Power IndicatorRC
	0 ATX
	1 AT
6	PSON (SUSC#) GatingRC
	During system on/off, this status bit reports whether
	PSON gating state has been completed, 0 meaning
	that gating is active now and 1 meaning that gating is
	complete. Software should not access any CMOS of
	Power-Well registers until this bit becomes 1 is
	Rx81[2] = 1 (see register description on previous
	page).
	0 PSON Gating Active
_	1 PSON Gating Complete
5	Reserved always reads (
4	SUSC# AC-Power-On Default ValueRC
	This bit is written at RTC Index 0D bit-7. If this bit is written at RTC Index 0D bit-7.
	is 0, the system is configured to "default on" when
2.0	power is connected.
3-0	SCI Interrupt Assignment
	This field determines the routing of the ACPI IRQ.
	0000 Disableddefaul
	0001 IRQ1
	0010 Reserved 0011 IRQ3
	0110 IRQ4
	0100 IRQ4 0101 IRQ5
	0110 IRQ6
	0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 IRQ15
	-



Offset 85-84 - Primary Interrupt Channel (0000h)......RW

If a device IRQ is enabled as a Primary IRQ, that device's IRQ can be used to generate wake events. The bits in this register are used in conjunction with:

- PMIO Rx28[7] Primary Resume Status
- PMIO Rx2A[7] Primary Resume Enable

If a device on one of the IRQ's is set to enable the Primary Interrupt, once the device generates an IRQ, the PMIO Rx28[7] status bit will become 1 to report the occurrence of the Primary IRQ. If PMIO Rx2A[7] is set to 1 to enable Resume-on-Primary-IRQ, the IRQ then becomes a wake event.

1/0 = Ena/Disa IRQ15 as Primary Intrpt Channel 15 1/0 = Ena/Disa IRQ14 as Primary Intrpt Channel 14 1/0 = Ena/Disa IRQ13 as Primary Intrpt Channel 13 1/0 = Ena/Disa IRQ12 as Primary Intrpt Channel 12 1/0 = Ena/Disa IRQ11 as Primary Intrpt Channel 11 1/0 = Ena/Disa IRQ10 as Primary Intrpt Channel 10 9 1/0 = Ena/Disa IRQ9 as Primary Intrpt Channel 8 1/0 = Ena/Disa IRQ8 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ7 as Primary Intrpt Channel 7 1/0 = Ena/Disa IRO6 as Primary Intrpt Channel 6 5 1/0 = Ena/Disa IRQ5 as Primary Intrpt Channel 4 1/0 = Ena/Disa IRQ4 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ3 as Primary Intrpt Channel 3always reads 0 2 1 1/0 = Ena/Disa IRQ1 as Primary Intrpt Channel 1/0 = Ena/Disa IRQ0 as Primary Intrpt Channel

Offset 87-86 - Secondary Interrupt Channel (0000h).... RW

For legacy PMU, the bits in this register are used in conjunction with:

- PMIO Rx28[1] Secondary Event Timer Timeout Status
- PMIO Rx2A[7] SMI on Secondary Event Timer Timeout

Secondary IRQ's are different from Primary IRQ's in that systems that resume due to a Secondary IRQ can return directly to suspend state after the secondary event timer times out. For this to work, PMIO Rx2A[1] needs to be set to one to enable SMI-on-Secondary-Event-Timer-Timeout (when PMIO Rx28[1] = 1). The timer's count value can be set via Rx93-90[27-26].

15 1/0 = Ena/Disa IRQ15 as Secondary Intr Channel 1/0 = Ena/Disa IRQ14 as Secondary Intr Channel 14 1/0 = Ena/Disa IRQ13 as Secondary Intr Channel 13 1/0 = Ena/Disa IRQ12 as Secondary Intr Channel 12 1/0 = Ena/Disa IRQ11 as Secondary Intr Channel 11 1/0 = Ena/Disa IRQ10 as Secondary Intr Channel 10 9 1/0 = Ena/Disa IRQ9 as Secondary Intr Channel 8 1/0 = Ena/Disa IRQ8 as Secondary Intr Channel 7 1/0 = Ena/Disa IRQ7 as Secondary Intr Channel 1/0 = Ena/Disa IRQ6 as Secondary Intr Channel 6 5 1/0 = Ena/Disa IRO5 as Secondary Intr Channel 4 1/0 = Ena/Disa IRQ4 as Secondary Intr Channel 3 1/0 = Ena/Disa IRQ3 as Secondary Intr Channel 2always reads 0 1 1/0 = Ena/Disa IRQ1 as Secondary Intr Channel 1/0 = Ena/Disa IRQ0 as Secondary Intr Channel



Offset 8B-88 – Power Management I/O BaseRW

31-16 Reserved always reads 0

15-7 Power Management I/O Register Base Address

Port Address for the base of the 128-byte Power Management I/O Register block, corresponding to AD[15:7]. See "Power Management I/O Space Registers" in this document for definitions of the registers in the Power Management I/O Register Block

6-0 0000001b

Offset 8C – Host Bus Power Management Control......RW

Thermal Duty Cycle

This field determines the duty cycle of STPCLK# when the THRM# pin is asserted. The STPCLK# duty cycle when THRM# is NOT asserted is controlled by PMIO Rx10[3:0]. The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

Throttling Timer Width 4-Rit 2 Rit 2 Rit 2 Rit

	<u>4-Bit</u>	<u>3-Bit</u>	<u>2-Bit</u>
0000	-reserved-	-reserved-	-reserved-
0001	6.25%	-reserved-	-reserved-
0010	12.50%	12.50%	-reserved-
0011	18.75%	-reserved-	-reserved-
0100	25.00%	25.00%	25.00%
0101	31.25%	-reserved-	-reserved-
0110	37.50%	37.50%	-reserved-
0111	43.75%	-reserved-	-reserved-
1000	50.00%	50.00%	50.00%
1001	56.25%	-reserved-	-reserved-
1010	62.50%	62.50%	-reserved-
1011	68.75%	-reserved-	-reserved-
1100	75.00%	75.00%	75.00%
1101	81.25%	-reserved-	-reserved-
1110	87.50%	87.50%	-reserved-
1111	93.75%	-reserved-	-reserved-

3 **THRM Enable**

race	essor Break Event	
1	Enable	
0	Disable	.default

2 **Processor Break Event**

0	Disable	default
1	Enable	

Reserved always reads 0

Offset 8D - Throttle / Clock Stop Control.....RW

Throttle Timer Reset.....def = 0

6-5 **Throttle Timer**

This field determines the number of bits used for the throttle timer, which in conjunction with the throttle timer tick determines the cycle time of STPCLK#. For example, if a 2-bit timer and a 7.5 usec timer tick are selected, the STPCLK# cycle time would be 30 usec $(2**2 \times 7.5)$. If a 4-bit timer and a 7.5 usec timer tick is selected, the cycle time would be 120 usec (2**4 x 7.5).

0x	4-Bit	default
10	3-Bit	

11 2-Bit

(see also Rx8C[7-4] and PMIO Rx10[3-0])

Fast Clock (7.5us) as Throttle Timer Tick

This bit controls whether the throttle timer tick uses 7.5 usec as its time base (120 usec cycle time when using a 4-bit timer).

- 0 Timer Tick is selected by Rx81[1]...... default
- 1 Timer Tick is 7.5 usec (Rx81[1] is ignored)

SMI Level Output (Low) 3

- 0 Disable.....default
- Enable (during an SMI event, SMI# is held low until SMI event status is cleared)

Internal Clock Stop for PCI Idle

This bit controls whether the internal PCI clock is stopped when PCKRUN# is high.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During C3

This bit controls whether the internal PCI clock is stopped during C3 state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped

Internal Clock Stop During Suspend

This bit controls whether the internal PCI clock is stopped during Suspend state.

- 0 PCI clock is not stopped default
- 1 PCI clock is stopped



Offset 93-90 - GP Timer Control (0000 0000h)RW

31-30 Conserve Mode Timer Count Value

00 1/16 seconddefault

01 1/8 second

10 1 second

11 1 minute

29 Conserve Mode Status

This bit reads 1 when in Conserve Mode

28 Conserve Mode

This bit controls whether conserve mode (throttling) is enabled. When this bit is set, the system can enter conserve mode when primary activity is not detected within a given time period (determined by bits 31-30 of this register). Primary activity is defined in PMIO Rx33-30.

0 Disabledefault

1 Enable

27-26 Secondary Event Timer Count Value

00 2 millisecondsdefault

01 64 milliseconds

10 ½ second

11 by EOI + 0.25 milliseconds

25 Secondary Event Occurred Status

This bit reads 1 to indicate that a secondary event has occurred (to resume the system from suspend) and the secondary event timer is counting down.

24 Secondary Event Timer Enable

- 0 Disabledefault
- 1 Enable

23-16 GP1 Timer Count Value (base defined by bits 5-4) Write to load count value; Read to get current count

15-8 GP0 Timer Count Value (base defined by bits 1-0) Write to load count value; Read to get current count

7 GP1 Timer Start

On setting this bit to 1, the GP1 timer loads the value defined by bits 23-16 of this register and starts counting down. The GP1 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP1 timer counts down to zero, then the GP1 Timer Timeout Status bit is set to one (bit-3 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP1 Timer Timeout Enable bit is set (bit-3 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP1 Timer Automatic Reload

- GP1 Timer stops at 0default
 Reload GP1 timer automatically after counting down to 0
- 5-4 GP1 Timer Base
 - 00 Disable.....default
 - 01 1/16 second
 - 10 1 second
 - 11 1 minute

3 GP0 Timer Start

On setting this bit to 1, the GP0 timer loads the value defined by bits 15-8 of this register and starts counting down. The GP0 timer is reloaded at the occurrence of certain peripheral events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP0 timer counts down to zero, then the GP0 Timer Timeout Status bit is set to one (bit-2 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP0 Timer Timeout Enable bit is set (bit-2 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP0 Timer Automatic Reload

- GP0 Timer stops at 0default
 Reload GP0 timer automatically after counting down to 0
- 1-0 GP0 Timer Base
 - 00 Disable.....default
 - 01 1/16 second
 - 10 1 second
 - 11 1 minute



Offset 9	94 – Power Well ControlWO	Offset	95 – Miscellaneous Power Well Control RW
7	SMBus Clock Select	7	CPUSTP# to SUSST# Delay Select
	0 SMBus Clock from 14.31818 MHz Divider		This bit controls the delay between the deassertion of
	1 SMBus Clock from RTC 32.768 KHz defult		CPUSTP# and the deassertion of SUSST# during a
6	Check Power Button Enable for STR/STD Wake-		resume.
	up by PWRBTN#		0 1 msec minimumdefault
	0 Disable default		1 125 usec minimum
	1 Enable	6	SUSST# Deasserted Before PWRGD for STD
5	Internal PLL Reset During Suspend		0 Disable
	0 Enabledefault		1 Enable (SUST# is deasserted before PWRGD
	1 Disable		when resuming from STD)default
4	SUSST1# / GPO3 Select (Pin Y3)	5	Keyboard / Mouse Port Swap
	0 SUSST1#default		This bit determines whether the keyboard and mouse
	1 GPO3		ports can be swapped.
3	Reserved always reads 0		0 Disabledefault
2	GPO2 / SUSA# Select (Pin AD3)		1 Enable
	0 SUSA#default	4	Reservedalways reads 0
	1 GPO2	3	SMB2 / GPO Select
1-0	GPO0 Output Select (Pin AA3)		0 SMBDT2 / SMBCK2 default
	This field controls the GPO0 output signal for Pulse		1 GPO26 / GPO27
	Width Modulation.	2	AOL 2 SMB Slave
	00 GPO0 Fixed Output Level (defined by PMIO		This bit controls whether external SMB masters can
	Rx4C[0])default		access internal SMB registers (for Alert-On-LAN).
	01 GPO0 output is 1 Hz "SLOWCLK"		0 Enable default
	10 GPO0 output is 4 Hz "SLOWCLK"		1 Disable
	11 GPO0 output is 16 Hz "SLOWCLK"	1	SUSCLK / GPO4 Select
			0 SUSCLKdefault
			1 GPO4
		0	USB Wakeup for STR / STD / SoftOff
			This bit controls whether USB Wakeup is enabled
			when PMIO $Rx21-20[14]$ (USB Wakeup Status) = 1.
			This allows wakeup from STR, STD, Soft Off, and
			POS.
			0 Disabledefault
			1 Enable
			96 – Power On / Reset ControlRW
			Reserved always reads 0
		3-0	CPU Frequency Strapping Value Output to NMI, INTR, IGNNE#, and A20M# during RESET#
			The value written to this field is strapped through
			NMI, INTR, IGNNE#, and A20M# during RESET#
			to determine the multiplier for setting the CPU's
			internal frequency. If the CPU hangs due to
			inappropriate settings written here, the GP3 timer

(second timeout) can be used to initiate a system reboot (PMIO Rx42[2] = 1). Refer to the BIOS

Porting Guide for additional details.



Offset 98 - GP2 / GP3 Timer ControlRW

7 GP3 Timer Start

On setting this bit to 1, the GP3 timer loads the value defined by Rx9A and starts counting down. The GP3 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP3 timer counts down to zero, then the GP3 Timer Timeout Status bit is set to one (bit-13 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP3 Timer Timeout Enable bit is set (bit-13 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

6 GP3 Timer Automatic Reload

- 0 GP3 Timer stops at 0default
- 1 Reload GP3 timer automatically after counting down to 0

5-4 GP3 Timer Tick Select

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute

3 GP2 Timer Start

On setting this bit to 1, the GP2 timer loads the value defined by Rx99 and starts counting down. The GP2 timer is reloaded at the occurrence of certain events enabled in the GP Timer Reload Enable Register (Power Management I/O Space Offset 38h). If no such event occurs and the GP2 timer counts down to zero, then the GP2 Timer Timeout Status bit is set to one (bit-12 of the Global Status register at Power Management Register I/O Space Offset 28h). Additionally, if the GP2 Timer Timeout Enable bit is set (bit-12 of the Global Enable register at Power Management Register I/O Space Offset 2Ah), then an SMI is generated.

2 GP2 Timer Automatic Reload

- O GP2 Timer stops at 0default
- 1 Reload GP2 timer automatically after counting down to 0

1-0 GP2 Timer Tick Select

- 00 Disabledefault
- 01 1/16 second
- 10 1 second
- 11 1 minute

Offset 9	9 – GP2 Timer RW
7	Write: GP2 Timer Load Value default = 0
	Read: GP2 Timer Current Count
Offset 9	NA – GP3 TimerRW
7	Write: GP3 Timer Load Valuedefault = 0
	Read: GP3 Timer Current Count
0.66	C2 C0 D M (C 199) DO
	C3-C0 - Power Management CapabilityRO
	C3-C0 – Power Management CapabilityRO Power Management Capability.always reads 0002h
31-16	
31-16	Power Management Capability. always reads 0002h
31-16 15-8 7-0	Power Management Capability always reads 0002h Next Pointer
31-16 15-8 7-0 Offset 0	Power Management Capability always reads 0002h Next Pointer always reads 00h Capability ID always reads 01h C7-C4 – Power Mgmt Capability CSR
31-16 15-8 7-0 Offset 0 31-24	Power Management Capability always reads 0002h Next Pointer always reads 00h Capability ID always reads 01h C7-C4 – Power Mgmt Capability CSR
31-16 15-8 7-0 Offset 0 31-24 23-16	Power Management Capability always reads 0002h Next Pointer always reads 00h Capability ID always reads 01h C7-C4 – Power Mgmt Capability CSR



System Management Bus-Specific Configuration Registers **SMB GPIO Slave Command Codes** Offset D1-D0 - SMBus I/O BaseRW SMBus Command Code 0 - GPIO Slave Input Port..... RO **15-4 I/O Base (16-byte I/O space)** default = 00h 7-0 Input Data default per pinsalways reads 0001b Reflects the incoming logic levels of the pins, 3-0 Fixed regardless of whether the pin is defined as an input or Offset D2 - SMBus Host ConfigurationRW an output. Writes to this register have no effect.always reads 0 Reserved SMBus Command Code 1 - GPIO Slave Output Port.. RW 3 **SMBus Interrupt Type** Output Datadefault = 0 SMIdefault 1 SCI Controls the levels of the GPIO output pins defined always reads 0 2 Reserved as outputs. Bit values in this register have no effect **SMBus Interrupt Enable** on pins defined as inputs. Reads from this register 1 0 Disable SCI / SMIdefault reflect the saved value last written, not the actual pin Enable SCI / SMI value. 0 **SMBus Host Controller Enable** SMBus Cmd Code 2 - GPIO Slave Polarity Inversion . RW 0 Disable SMB controller functions......default **Polarity Inversion** default = 0Fh Enable SMB controller functions This register enables polarity inversion of pins Offset D3 – SMBus Host Slave Command.....RW defined as inputs by Command Code 3. 7-0 SMBus Host Slave Command Code default=0 Corresponding pin's polarity unchanged Corresponding pin's polarity inverted Offset D4 - SMBus Slave Address for Port 1RW SMBus Cmd Code 3 - GPIO Slave I/O Configuration . RW SMBus Slave Address for Port 1 default=0 Input / Output Configuration......default = 0FFh Read / Write for Shadow Port 1 This register configures the directions of the I/O pins. Offset D5 – SMBus Slave Address for Port 2RW Corresponding pin is an output SMBus Slave Address for Port 2 default=0 Corresponding pin is an input...... default Read / Write for Shadow Port 2 Offset D6 – SMBus Revision ID.....RO 7-0 SMBus Revision Code



General Purpose I/O Control Registers

Offset	E0 – GPI Inversion ControlRW	Offset	E5 – GPIO I/O Select 1
7-4	GPI[27-24] Input Inversion	7	Voltage Regulator Change T
	0 Non-inverteddefault		0 100 usec
	1 Inverted		1 200 usec
3-0	GPI[19-16] Input Inversion	6	AGPBZ# Source of Bus Mas
	0 Non-inverteddefault	· ·	0 Disable
	1 Inverted		1 Enable
	1 myortou	5	External APIC Wakeup from
Offset	E1 – GPI SCI / SMI SelectRW	3	0 Disable
7-4	GPI[27-24] SCI / SMI Select		1 Enable
, .	When GPI[27-24, 19-16] are set to enable SCI / SMI	4	VGATE on GPIO8 (Pin AC9
	generation (PMIO Rx52), this field determines	7	0 AC9 = GPIO8
	whether an SCI or SMI is generated.		1 AC9 = VGATE (bit 1 &
	0 SCIdefault	•	*
	1 SMI	3	CPU Frequency Change
2.0	- 2		AC8 R22
3-0	GPI[19-16] SCI / SMI Select 0 SCIdefault		0 Enable VIDSEL GHI
		_	1 Disable GPIO28 GPIO
	1 SMI	2	PCS1# on ACSDIN3 (Pin V3
Offset	E4 – GPO Pin SelectRW		0 V3 = ACSDIN3 / GPIO
-	Reserved always reads 0		1 $V3 = PCS1\# (RxE4[6])$
7		1	PCS0# on ACSDIN2 (Pin U1
6	ACSDIN2,3 / GPIO20,21 Select (Pins U1, V3)		0 U1 = ACSDIN2 / GPIO
	This bit is ignored if any of RxE5 bits 1, 2, 4, or 5 = 1		1 U1 = $PCS0\# (RxE4[6])$
	0 U1 = ACSDIN2, V3 = ACSDIN3default	0	SATALED# Function on GP
_	1 U1 = GPIO20, V3 = GPIO21		0 Disable
5	UDPWRxx / GPIO9 Select (Pins D25, D26)		1 Enable
	0 D25 = UDPWREN#, D26 = UDPWRdefault	0.00	
	1 D25 = GPO9, D26 = GPI9	Offset	<u>E6 – GPIO I/O Select 2</u>
4	GPIO [15:12] Direction (Pins B3 , A3, E4, D4)	7	GPI31 / GPO31 (GPIOD) Se
	0 Input (pins are GPI[15:12] / INT[H:E]) .default		0 AC6 = $GPI31$
	1 Output (pins are GPO[15:12])		1 AC6 = $GPO31 / GPIOI$
	(see also Rx5B[1] for GPO/Int select)	6	GPI30 / GPO30 (GPIOC) Se
3	GPIO8 Pin Direction (Pin AC9)		0 AF5 = GPI30
	0 Input (AC9=GPI8 / VGATE)default		1 AF5 = $GPO30 / GPIOC$
	(see RxE5[4] for GPI8 / VGATE select)	5-2	Reserved
	1 Output (AC9=GPO8)	1	GPI25 / GPO25 (GPIOB) Se
2	GNT5# / GPO7 Select (Pin R2)		$0 AD5 = GP\dot{1}25$
	REQ5# / GPI7 Select (Pin R3)		1 AD5 = $GPO25 / GPIOF$
	0 R2 = GPO7, R3 = GPI7default	0	GPI24 / GPO24 (GPIOA) Se
	1 $R2 = GNT5\#, R3 = REQ5\#$	•	0 AE5 = GPI24
1	PCISTP# / GPO6 Select (Pin AF6)		1 AE5 = GPO24 / GPIOA
	0 AF6 = PCISTP#default		1 1123 31 32 17 31 101
	1 AF6 = GPO6		
0	CPUSTP# / GPO5 Select (Pin AC7)		
v	0 AC7 = CPUSTP#default		
	1 AC7 = GPO5		
	1 110/ 0100		

ffset l	E 5 – G	PIO I/O Select 1RW
7	Volta	ge Regulator Change Timer Select
	0	100 usec default
	1	200 usec
6	AGP	BZ# Source of Bus Master Status
	0	Disabledefault
	1	Enable
5	Exter	nal APIC Wakeup from INTH#
	0	
	1	Enable
4	VGA	TE on GPIO8 (Pin AC9)
	0	
	1	AC9 = VGATE (bit 1 & RxE4[6] are ignored)
3	CPU	Frequency Change default = 0
		<u>AC8 R22 AB9 P21</u>
	0	Enable VIDSEL GHI# VRDSLP DPSLP#
	1	Disable GPIO28 GPIO22 GPIO29 GPIO23
2		# on ACSDIN3 (Pin V3)
		V3 = ACSDIN3 / GPIO21 / SLPBTN#. default
	1	V3 = PCS1# (RxE4[6] ignored)
1		0# on ACSDIN2 (Pin U1)
	0	U1 = ACSDIN2 / GPIO20 default
	1	U1 = PCS0# (RxE4[6] ignored)
0		ALED# Function on GPIO28 (Pin AC8)
	0	2 1540-10
	1	Enable
ffset I	E6 – G	PIO I/O Select 2RW
7		1 / GPO31 (GPIOD) Select (Pin AC6)
,	0113	
	1	AC6 = GPO31 / GPIOD
6	GPI3	0 / GPO30 (GPIOC) Select (Pin AF5)
Ü	0	AF5 = GPI30
	1	AF5 = GPO30 / GPIOC
5-2	Resei	rvedalways reads 0
1	GPI2	5 / GPO25 (GPIOB) Select (Pin AD5)
	0	
	1	AD5 = GPO25 / GPIOB
0	GPI2	4 / GPO24 (GPIOA) Select (Pin AE5)
	0	1120 0112
	1	AE5 = GPO24 / GPIOA



Watchdog Timer Registers

Offset 1	E B-E8 – '	<u>Watchdog Timer Memory I</u>	BaseRW
31-8 7-0		log Timer Memory Base [31	•
		tchdog Timer Control (00h)	•
7-3	Reserve	ed	always reads 0
2		/ FID Latency Reduce to 5	
1		log Timer	
	0 D	Disable	default
	1 E	Enable (after being set to 1, t	this bit can only
	b	e set to 0 by PCI reset)	-
0	Watchd	log Timer Memory	
	0 D	Disable	default
	1 E	inable	



Power Management I/O-Space Registers

Basic Power Management Control and Status

I/O Off	set 1-0 - Power Management StatusRWC	I/O Off	set 3-2 - Power Management EnableRW
The bits	s in this register are set only by hardware and can be software by writing a one to the desired bit position.		s in this register correspond to the bits in the Power ment Status Register at offset 1-0.
15	Wakeup Status	15	Reservedalways reads 0
14-12	Reserved always reads 0	14-12	Reserved always reads 0
11	Abnormal Power-Off Status default = 0	11	Reserved always reads 0
10	RTC Alarm Status default = 0	10	RTC Alarm Enabledefault = 0
	This bit is set when the RTC generates an alarm (on assertion of the RTC IRQ signal).		This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the RTC Status bit is set.
9	Sleep Button Status default = 0	9	Sleep Button Enable default = 0
	This bit is set when the sleep button is pressed		This bit may be set to trigger either an SCI or SMI
	(SLPBTN# signal asserted low).		when the Sleep Button Status bit is set.
8	Power Button Status default = 0	8	Power Button Enable default = 0
	This bit is set when the PWRBTN# signal is asserted low. If the PWRBTN# signal is held low for more than four seconds and this bit is cleared, the system will transition into the soft off state.		This bit may be set to trigger either an SCI or an SMI (depending on the setting of the SCI Enable bit) to be generated when the Power Button Status bit is set.
7-6	Reserved always reads 0		
5	Global Status default = 0	7-6	Reserved always reads 0
	This bit is set by hardware when the BIOS Release bit is set (typically by an SMI routine to release control of the SCI / SMI lock). When this bit is cleared by software (by writing a one to this bit position) the BIOS Release bit is also cleared at the same time by hardware.	5	Global Enable
4	Bus Master Status default = 0		
	This bit is set when a system bus master requests the system bus. All PCI master, ISA master and ISA DMA devices are included.	4	Reserved always reads 0
3-1	Reserved always reads 0		
0	ACPI Timer Carry Status	3-1	Reserved



I/O Offset 5-4 - Power Management ControlRW

15 Soft Resume

This bit is used to allow a system using an AT power supply to operate as if an ATX power supply were being used. Refer to the BIOS Porting Guide for implementation details.

- 0 Disabledefault
- 1 Enable
- **14 Reserved**always reads 0

12-10 Sleep Type

- 000 Normal On
- 001 Suspend to RAM (STR)
- 010 Suspend to Disk (STD) (also called Soft Off). The VCC power plane is turned off while the VSUS33 and VBAT planes remain on.
- 011 Reserved
- 100 Power On Suspend without Reset
- 101 Power On Suspend with CPU/PCI Reset
- 11x Reserved

In any sleep state, there is minimal interface between powered and non-powered planes so that the effort for hardware design may be well managed.

- 9 Reserved always reads 0
- 8 STD Command Generates System Reset Only
 - 0 Disabledefault
 - 1 Enable (STD command generates a system reset and not STD)
- **7-3 Reserved** always reads 0

1 Bus Master Reload

This bit controls whether bus master requests (PMIO Rx00[4] = 1) transition the processor from C3 to C0 state.

- O Bus master requests are ignored by power management logicdefault
- 1 Bus master requests transition the processor from the C3 state to the C0 state

0 SCI / SMI Select

This bit controls whether SCI or SMI is generated for power management events triggered by the Power Button, Sleep Button, and RTC (when PMIO Rx1-0 bits 8, 9, or 10 equal one).

- 0 Generate SMI default
- 1 Generate SCI

Note that certain power management events can be programmed individually to generate an SCI or SMI independent of the setting of this bit (refer to the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24). Also, Timer Status & Global Status always generate SCI and BIOS Status always generates SMI.

I/O Offset 0B-08 - Power Management Timer.....RW

31-24 Extended Timer Value

This field reads back 0 if the 24-bit timer option is selected (Rx81 bit-3).

23-0 Timer Value

This read-only field returns the running count of the power management timer. This is a 24/32-bit counter that runs off a 3.579545 MHz clock, and counts while in the S0 (working) system state. The timer is reset to an initial value of zero during a reset, and then continues counting until the 14.31818 MHz input to the chip is stopped. If the clock is restarted without a reset, then the counter will continue counting from where it stopped.



Processor Power Management Registers

I/O Offset 13-10 - Processor & PCI Bus Control 31-12 Reserved always reads 0 11 Disable PCISTP# When PCKRUN# is Deasserted 0 Enable default 1 Disable 10 PCI Bus Clock Run Without Stop 0 PCKRUN# is always asserted default 1 PCKRUN# will be de-activated after the PCI

9 Host Clock Stop

This bit controls whether CPUSTP# is asserted in C3 and S1 states. Normally CPUSTP# is not asserted in C3 and S1 states, only STPCLK# is asserted.

- O CPUSTP# will not be asserted in C3 and S1 states (only STPCLK# is asserted).......default
- 1 CPUSTP# will be asserted in C3 and S1 states

8 Assert SLP# for Processor Level 3 Read

bus is idle for 26 clocks

This bit controls whether SLP# is asserted in C3 state.

- 0 SLP# is not asserted in C3 statedefault
- 1 SLP# is asserted in C3 state

Used with Intel CPUs only.

7 Lower CPU Voltage During C3 / S1

This bit controls whether the CPU <u>voltage</u> is lowered when in C3/S1 state. The voltage is lowered using the VRDSLP signal to the voltage regulator. PMIO RxE5[3] must be 0 to enable the voltage change function. Bits 8 and 9 of this register must also be set to 1.

- 0 Disable (normal voltage during C3/S1)def
- 1 Enable (lower voltage during C3/S1)

6-5 Reserved always reads 0

4 Throttling Enable

Setting this bit starts clock throttling (modulating the STPCLK# signal) regardless of the CPU state. The throttling duty cycle is determined by bits 3-0 of this register.

3-0 Throttling Duty Cycle

This field determines the duty cycle of the STPCLK# signal when the system is in throttling mode ("Throttling Enable" bit of this register set to one). The duty cycle indicates the percentage of performance (the lower the percentage, the lower the performance and the higher the power savings). If the Throttling Timer Width (Function 0 Rx8D[6-5]) is set to 3-bit width, bit-0 of this field should be set to 0 (and the performance increment will be 12.5%). If the Throttling Timer Width is set to 2-bit width, bits 1-0 of this field should be set to 0 (and the performance increment will be 25%).

	Thro	ttling Timer V	<u>Vidth</u>
	<u>4-Bit</u>	3-Bit	2-Bit
0000	-reserved-	-reserved-	-reserved-
0001	6.25%	-reserved-	-reserved-
0010	12.50%	12.50%	-reserved-
0011	18.75%	-reserved-	-reserved-
0100	25.00%	25.00%	25.00%
0101	31.25%	-reserved-	-reserved-
0110	37.50%	37.50%	-reserved-
0111	43.75%	-reserved-	-reserved-
1000	50.00%	50.00%	50.00%
1001	56.25%	-reserved-	-reserved-
1010	62.50%	62.50%	-reserved-
1011	68.75%	-reserved-	-reserved-
1100	75.00%	75.00%	75.00%
1101	81.25%	-reserved-	-reserved-
1110	87.50%	87.50%	-reserved-
1111	93.75%	-reserved-	-reserved-

I/O Offset 14 - Processor Level 2.....RO

Reads from this register return all zeros; writes to this register have no effect.

I/O Offset 15 - Processor Level 3.....RO

7-0 Level 3always reads 0
Reads from this register put the processor in the C3
clock state with the STPCLK# signal asserted. If
Rx10[9] = 1 then the CPU clock is also stopped by
asserting CPUSTP#. Wakeup from the C3 state is by
interrupt (INTR, SMI, and SCI).

Reads from this register return all zeros; writes to this register have no effect.



General Purpose Power Management Registers

I/O Off	set 21-20 - General Purpose StatusRWC
15	North Bridge SERR# Status
14	USB Wake-Up Status
	For STR / STD / Soff
13	AC97 Wake-Up Status
	Can be set only in suspend mode
12	Battery Low Status
	Set when the BATLOW# input is asserted low.
11	Notebook Lid Status
	Set when the LID input detects the edge selected by
	Rx2C bit-7 (0=rising, 1=falling).
10	Thermal Detect Status
	Set when the THRM# input detects the edge selected
	by Rx2C bit-6 (0=rising, 1=falling).
9	Internal Mouse Controller PME Status
8	Ring Status
	Set when the RING# input is asserted low.
7	GP3 Timer Timeout Status
6	INTRUDER# Status
	Set when the INTRUDER# pin is asserted low.
5	PME# Status
	Set when the PME# pin is asserted low.
4	EXTSMI# Status
	Set when the EXTSMI# pin is asserted low.
3	Internal LAN PME Status
	Set when the internal LAN PME signal is asserted.
2	Internal Keyboard Controller PME Status
	Set when the internal KBC PME signal is asserted.
1	GPI1 Status
	Set when the GPI1 pin is asserted low.
0	GPI0 Status
	Set when the GPI0 pin is asserted low.
Note that	at the above bits correspond one for one with the bits
	General Purpose SCI Enable and General Purpose SMI

Note that the above bits correspond one for one with the bits of the General Purpose SCI Enable and General Purpose SMI Enable registers at offsets 22 and 24: an SCI or SMI is generated if the corresponding bit of the General Purpose SCI or SMI Enable registers, respectively, is set to one.

The above bits are set by hardware only and can only be cleared by writing a one to the desired bit.

O Off	set 23-22 - General Purpose SCI EnableRW
15	Enable SCI on setting of Rx21-20[15]def=0
14	Enable SCI on setting of Rx21-20[14]def=0
13	Enable SCI on setting of Rx21-20[13]def=0
12	Enable SCI on setting of Rx21-20[12]def=0
11	Enable SCI on setting of Rx21-20[11]def=0
10	Enable SCI on setting of Rx21-20[10]def=0
9	Enable SCI on setting of Rx21-20[9]def=0
8	Enable SCI on setting of Rx21-20[8]def=0
7	Enable SCI on setting of Rx21-20[7]def=0
6	Enable SCI on setting of Rx21-20[6]def=0
5	Enable SCI on setting of Rx21-20[5]def=0
4	Enable SCI on setting of Rx21-20[4]def=0
3	Enable SCI on setting of Rx21-20[3]def=0
2	Enable SCI on setting of Rx21-20[2]def=0
1	Enable SCI on setting of Rx21-20[1]def=0
0	Enable SCI on setting of Rx21-20[0]def=0

These bits allow generation of an SCI using a separate set of conditions from those used for generating an SMI.

<u>/O Off</u>	set 25-24 - General Purpose SMI EnableRW
15	Enable SMI on setting of Rx21-20[15]def=0
14	Enable SMI on setting of Rx21-20[14]def=0
13	Enable SMI on setting of Rx21-20[13]def=0
12	Enable SMI on setting of Rx21-20[12]def=0
11	Enable SMI on setting of Rx21-20[11]def=0
10	Enable SMI on setting of Rx21-20[10]def=0
9	Enable SMI on setting of Rx21-20[9]def=0
8	Enable SMI on setting of Rx21-20[8]def=0
7	Reserved always reads 0
6	Enable SMI on setting of Rx21-20[6]def=0
5	Enable SMI on setting of Rx21-20[5]def=0
4	Enable SMI on setting of Rx21-20[4]def=0
3	Enable SMI on setting of Rx21-20[3]def=0
2	Enable SMI on setting of Rx21-20[2]def=0
1	Enable SMI on setting of Rx21-20[1]def=0
0	Enable SMI on setting of Rx21-20[0]def=0

These bits allow generation of an SMI using a separate set of conditions from those used for generating an SCI.



Generic Power Management Registers

I/O Of	fset 29-28 - Global StatusRWC	I/O Of	fset 21
15	PCS1 Access Status default = 0	15	PCS
14	PCS0 Access Status default = 0	14	PCS
13	GP3 Timer Timeout Status default = 0	13	GP3
12	GP2 Timer Timeout Status default = 0	12	GP2
11	SERIRQ SMI Status default = 0	11	SER
10	Rx5[5] Write SMI Statusdefault = 0	10	SMI
	This bit reports whether Rx5[5] is written. If		
	Rx2B[3] is set to enable SMI, an SMI in generated		
	when this bit $= 1$.		
9	Reserved always reads 0	9	Res
8	PCKRUN# Resume Status default = 0	8	PCF
	This bit is set when PCI bus peripherals wake up the		This
	system by asserting PCKRUN#		whe
7	Primary IRQ/INIT/NMI/SMI Resume Statusdef=0	7	Prin
	This bit is set at the occurrence of primary IRQs as		Post
	defined in Rx85-84 of PCI configuration space		This
6	Software SMI Status default = 0		whe
	This bit is set when the SMI Command port (Rx2F)		Stati
	is written.	6	SMI
5	BIOS Status default = 0		This
	This bit is set when the Global Release bit is set to		whe
	one (typically by the ACPI software to release	5	SMI
	control of the SCI/SMI lock). When this bit is reset		This
	(by writing a one to this bit position) the Global		whe
	Release bit is reset at the same time by hardware.		
4	Legacy USB Status default = 0		
	This bit is set when a legacy USB event occurs. This		
	is normally used for USB keyboards.	4	SMI
3	GP1 Timer Time Out Status default = 0		This
	This bit is set when the GP1 timer times out.		whe
2	GP0 Timer Time Out Status default = 0	3	SMI
	This bit is set when the GP0 timer times out.		This
1	Secondary Event Timer Time Out Status def=0	_	whe
	This bit is set when the secondary event timer times	2	SMI
	out.		This
0	Primary Activity Status default = 0	_	whe
	This bit is set at the occurrence of any enabled	1	SMI
	primary system activity (see the Primary Activity		This
	Detect Status register at offset 30h and the Primary		whe
	Activity Detect Enable register at offset 34h). After	_	is se
	checking this bit, software can check the status bits in	0	SMI
	the Primary Activity Detect Status register at offset		This
	30h to identify the specific source of the primary		whe
	event. Note that setting this bit can be enabled to		
	reload the GP0 timer (see bit-0 of the GP Timer		
	Reload Enable register at offset 38).		

Note that SMI can be generated based on the setting of any of the above bits (see the Rx2A Global Enable register bit descriptions in the right hand column of this page).

The bits in this register are set by hardware only and can only be cleared by writing a one to the desired bit position.

The bits in this register are for SMI's only while the bits in Rx21-20 are for SMI's and SCI's

O Off	set 2B-2A - Global EnableRW
15	PCS1 SMI Enable default = 0
14	PCS0 SMI Enabledefault = 0
13	GP3 Timer Timeout SMI Enable default = 0
12	GP2 Timer Timeout SMI Enable default = 0
11	SERIRQ SMI Enabledefault = 0
10	SMI on Sleep Enable Write default = 0
	•
9	Reservedalways reads 0
8	PCKRUN# Resume Enabledefault = 0
	This bit may be set to trigger an SMI to be generated
	when the PCKRUN# Resume Status bit is set.
7	Primary IRQ/INIT/NMI/SMI Resume Enable In
	Post State default = 0
	This bit may be set to trigger an SMI to be generated
	when the Primary IRQ / INIT / NMI / SMI Resume
	Status bit is set.
6	SMI on Software SMI default = 0
	This bit may be set to trigger an SMI to be generated
	when the Software SMI Status bit is set.
5	SMI on BIOS Status default = 0
	This bit may be set to trigger an SMI to be generated
	when the BIOS Status bit is set.
4	
_	
3	
•	
Z	
1	
1	
	is set
0	is set. SMI on Primary Activity default = 0
0	SMI on Primary Activitydefault = 0
4 3 2	SMI on Legacy USB
2	SMI on CP0 Timer Time Out default = 0
2	
_	
	This bit may be set to trigger an SMI to be generated
1	
-	
	when the Secondary Event Timer Timeout Status bit
	is set.
0	SMI on Primary Activitydefault = 0
0	



I/O Off	set 2D-2C - Global ControlRW
	Reserved always reads 0
11	IDE Secondary Bus Power-Off
	0 Disabledefault
	1 Enable
10	IDE Primary Bus Power-Off
	0 Disabledefault
	1 Enable
9	Reserved always reads 0
8	SMI Active
	0 SMI Inactivedefault
	1 SMI Active. If the SMI Lock bit is set, this bit
	needs to be written with a 1 to clear it before
	the next SMI can be generated.
7	LID Triggering Polarity
	0 Rising Edge default
	1 Falling Edge
6	THRM# Triggering Polarity
	0 Rising Edgedefault
	1 Falling Edge
5	Battery Low Resume Disable
	0 Enable resume default
	1 Disable resume from suspend when
	BATLOW# is asserted
4-3	Reserved always reads 0
2	Power Button Triggering Select
	0 SCI/SMI generated by PWRBTN# rising edge
	default
	1 SCI/SMI generated by PWRBTN# falling
	edge
	Set to zero to avoid the situation where the Power

Set to zero to avoid the situation where the Power Button Status bit is set to wake up the system then reset again by PBOR Status to switch the system into the soft-off state.

1 BIOS Release

This bit is set by legacy software to indicate release of the SCI/SMI lock. Upon setting of this bit, hardware automatically sets the Global Status bit. This bit is cleared by hardware when the Global Status bit cleared by software.

Note that if the Global Enable bit is set (Power Management Enable register Rx2[5]), then setting this bit causes an SCI to be generated (because setting this bit causes the Global Status bit to be set).

0 SMI Enable

- 0 Disable all SMI generationdefault
- 1 Enable SMI generation

I/O Offset 2F - SMI Command.....RW

7-0 SMI Command

Writing to this port sets the Software SMI Status bit. Note that if the Software SMI Enable bit is set (see Global Enable register Rx2A[6]), then an SMI is generated.



I/O Offset 33-30 - Primary Activity Detect Status......RWC

These bits correspond to the Primary Activity Detect Enable bits in Rx37-34. If the corresponding bit is set in that register, setting of a bit below will cause the Primary Activity Status (PACT_STS) bit to be set (Global Status register Rx28[0]). All bits in this register default to 0, are set by hardware only, and may only be cleared by writing 1s to the desired bit.

- 31-11 Reserved always read 0
 10 Audio Access Status (AUD_STS)
 Set if Audio is accessed.
 - 9 Keyboard Controller Access Status (KBC_STS) Set if the KBC is accessed via I/O port 60h.
 - 8 VGA Access Status(VGA_STS)
 Set if the VGA port is accessed via I/O ports 3B03DFh or memory space A0000-BFFFFh.
 - 7 Parallel Port Access Status......(LPT_STS) Set if the parallel port is accessed via I/O ports 278-27Fh or 378-37Fh (LPT2 or LPT1).
 - 6 Serial Port B Access Status(COMB_STS)
 Set if the serial port is accessed via I/O ports 2F82FFh or 2E8-2Efh (COM2 and COM4 respectively).
 - 5 Serial Port A Access Status......(COMA_STS) Set if the serial port is accessed via I/O ports 3F8-3FFh or 3E8-3EFh (COM1 and COM3, respectively).
 - 4 Floppy Access Status(FDC_STS)
 Set if the floppy controller is accessed via I/O ports
 3F0-3F5h or 3F7h.
 - 3 Secondary IDE Access Status(SIDE_STS) Set if the IDE controller is accessed via I/O ports 170-177h or 376h.
 - 2 Primary IDE Access Status......(PIDE_STS) Set if the IDE controller is accessed via I/O ports 1F0-1F7h or 3F6h.
 - Primary Interrupt Activity Status.....(PIRQ_STS)
 Set on the occurrence of a primary interrupt (enabled via the "Primary Interrupt Channel" register at Device 17 Function 0 PCI configuration register offset 84h).
 - O PCI Master Access Status(DRQ_STS) Set on the occurrence of PCI master activity.

Note: Setting of Primary Activity Status (PACT_STS) may be done to enable a "Primary Activity Event": an SMI will be generated if the Primary Activity Enable bit is set (Global Enable register Rx2A[0]) and/or the GP0 timer will be reloaded if the "GP0 Timer Reload on Primary Activity" bit is set (GP Timer Reload Enable register Rx38[0]).

Note: Bits 2-9 above also correspond to bits of GP Timer Reload Enable register Rx38: If bits are set in that register, setting a corresponding bit in this register will cause the GP1 timer to be reloaded.

I/O Offset 37-34 - Primary Activity Detect Enable...... RW

These bits correspond to the Primary Activity Detect Status bits in Rx33-30. Setting of any of these bits also sets the Primary Activity Status (PACT_STS) bit (Rx28[0]) which causes the GP0 timer to be reloaded (if the Primary Activity GP0 Enable bit is set) or generates an SMI (if Primary Activity Enable is set).

Activity	Enab	le is set).	
31-11	Rese	rved always read 0	
10	SMI on Audio Status(AUD_EN)		
	0	Don't set PACT_STS if AUD_STS is set def	
	1	Set PACT_STS if AUD_STS is set	
9	SMI	on Keyboard Controller Status (KBC_EN)	
	0	Don't set PACT_STS if KBC_STS is set def	
	1	Set PACT_STS if KBC_STS is set	
8	SMI	on VGA Status(VGA_EN)	
	0	Don't set PACT_STS if VGA_STS is set def	
	1	Set PACT_STS if VGA_STS is set	
7	SMI	on Parallel Port Status(LPT_EN)	
	0	Don't set PACT_STS if LPT_STS is set def	
	1	Set PACT_STS if LPT_STS is set	
6	SMI	on Serial Port B Status(COMB_EN)	
	0	Don't set PACT_STS if COMB_STS is set. def	
	1	Set PACT_STS if COMB_STS is set	
5		on Serial Port A Status(COMA_EN)	
	0	Don't set PACT_STS if COMA_STS is set. def	
	1	Set PACT_STS if COMA_STS is set	
4		on Floppy Status(FDC_EN)	
	0	Don't set PACT_STS if FDC_STS is set def	
_	1	Set PACT_STS if FDC_STS is set	
3		on Secondary IDE Status(SIDE_EN)	
	0	Don't set PACT_STS if SIDE_STS is set def	
•	1	Set PACT_STS if SIDE_STS is set	
2		on PrimaryIDE Status(PIDE_EN)	
	0	Don't set PACT_STS if PIDE_STS is set def	
	1	Set PACT_STS if PIDE_STS is set	
1		on Primary IRQ Status(PIRQ_EN)	
	0	Don't set PACT_STS if PIRQ_STS is set def	
	1	Set PACT_STS if PIRQ_STS is set	

SMI on PCI Master Status (DRQ_EN)
0 Don't set PACT_STS if DRQ_STS is set def

1 Set PACT STS if DRQ STS is set



I/O Of	fset 3B-38 - GP Timer Reload EnableRW	I/O Of	fset 40 – Extended I/O Trap StatusRWC
All bits	in this register default to 0 on power up.	7-5	Reserved always reads 0
	Reserved always reads 0	4	BIOS Write Access Status
7	GP1 Timer Reload on KBC Access	3	GP3 Timer Second Timeout With No Cycles
	0 Normal GP1 Timer Operationdefault		0 Disabledefault
	1 Setting of KBC STS causes the GP1 timer to		1 Enable (GP3 timer timed out twice with no
	reload.		cycles in between)
6	GP1 Timer Reload on Serial Port Access	2	GP3 Timer Second Timeout Status
	Normal GP1 Timer Operationdefault	1	GPIO Range 3 Access Status
	1 Setting of COMA_STS or COMB_STS causes the GP1 timer to reload.	0	GPIO Range 2 Access Status
	the GP1 timer to reload.	I/O Of	fset 42 – Extended I/O Trap EnableRW
5	Reservedalways reads 0	7-5	Reserved always reads 0
		4	SMI on BIOS Write Access
4	GP1 Timer Reload on VGA Access		This bit controls whether SMI is generated when
	0 Normal GP1 Timer Operationdefault		BIOS Write Access Status $Rx40[4] = 1$.
	1 Setting of VGA_STS causes the GP1 timer to		0 Disabledefault
	reload.		1 Enable (can be reset only by OCI_Reset)
3	GP1 Timer Reload on IDE/Floppy Access	3	Reserved always reads 0
	0 Normal GP1 Timer Operationdefault	2	GP3 Timer Second Timeout Reboot
	1 Setting of FDC_STS, SIDE_STS, or		This bit controls whether the system is rebooted
	PIDE_STS causes the GP1 timer to reload.		when the GP3 timer times out twice $(Rx40[2] = 1)$.
			0 Disabledefault
2	GP3 Timer Reload on GPIO Range 1 Access		1 Enable
	0 Normal GP3 Timer Operationdefault	1	SMI on GPIO Range 3 Access
	1 Setting of GR1_STS causes the GP3 timer to		This bit controls whether SMI is generated when
	reload.		GPIO range 3 is accessed (Rx40[1] = 1)
1	GP2 Timer Reload on GPIO Range 0 Access		0 Disable default
	0 Normal GP2 Timer Operationdefault	0	1 Enable
	1 Setting of GR0_STS causes the GP2 timer to	0	SMI on GPIO Range 2 Access This hit controls whether SMI is generated when
	reload.		This bit controls whether SMI is generated when
0	CDO T' D. l l D. l A . t' - 't-		GPIO range 2 is accessed (Rx40[0] = 1) 0 Disabledefault
0	GP0 Timer Reload on Primary Activity		1 Enable
	0 Normal GP0 Timer Operation		1 Lindoic
	1 Setting of PACT_STS causes the GP0 timer to		
	reload. Primary activities are enabled via the		
	Primary Activity Detect Enable register (offset		

37-34) with status recorded in the Primary Activity Detect Status register (offset 33-30).



General Purpose I/O Registers

I/O Off	set 45 – SMI / IRQ / Resume StatusRO
7-5	Reserved always reads 0
4	Latest PCSn Status
•	0 Latest PCSn was an I/O Read
	1 Latest PCSn was an I/O Write
3	Serial SMI Status
3	This bit is used to report a Serial-IRQ-generated SMI.
2	Reserved
1	SMBus IRQ Status
1	This bit is used to report an SMBus SMI.
0	SMBus Resume Status
U	This bit is used to report an SMBus Resume Event.
	This bit is used to report an Sivibus Resume Event.
	set 4B-48 - GPI Port Input Value (GPIVAL)RO
31-0	GPI[31-0] Input ValueRead Only
1/0 06	Cost 4E 4C CDO Dout Outrout Value (CDOVAL)DW
	Set 4F-4C - GPO Port Output Value (GPOVAL)RW
chip). Since the chip of the c	From this register return the last value written (held on Some GPIO pins can be used as both input and output pins 8-15 and 20-31). The output type of these pins is en drain) so to use one of these pins as an input pin, a st be written to the corresponding bit of this register. Function 0 RxE4[4-3] for I/O control of GPIO pins 8-GPO[31-0] Output Valuedef = FFFFFFFFh
<u>I/O Off</u>	set 50 – GPI Pin Trigger ControlRW
7-4	GPI[27-24] Status
	0 Falling Triggered default = 0
	1 Rising Triggered
3-0	GPI[19-16] Status
	0 Falling Triggered default = 0
	1 Rising Triggered
I/O Off	Set 52 – GPI Pin Change SCI/SMI EnableRW
7-4	GPI[27-24] SCI / SMI Enable
	Dev17 Fun0 RxE1[7:4] determines whether a SCI or
	SMI would be generated
	0 Disable
	1 Enable
3-0	GPI[19-16] SCI / SMI Enable
	Dev17 Fun0 RxE1[3:0] determines whether a SCI or
	SMI would be generated
	0 Disable
	1 Enable

I/O Trap Registers

I/O Off	fset 57-54 – I/O Trap PCI Data RO
31-0	PCI Data During I/O Trap SMI
I/O Off	fset 59-58 – I/O Trap PCI I/O AddressRO
15-0	PCI Address During I/O Trap SMI
I/O Off	fset 5A – I/O Trap PCI Command / Byte Enable RO
7-4	PCI Command Type During I/O Trap SMI
3-0	PCI Byte Enable During I/O Trap SMI
<u>I/O Off</u> 7-1	Set 5C – CPU Performance ControlRW Reserved always reads 0
_	Reservedalways reads 0
7-1	Reservedalways reads 0 Lower CPU Frequency During C3 / S1
7-1	Reservedalways reads 0
7-1	Reserved
7-1	Reserved
7-1	Reserved always reads 0 Lower CPU Frequency During C3 / S1 This bit controls the CPU frequency in C3/S1 state. The frequency is lowered using the GHI# signal (Device 17 Function 0 RxE5[3] must be 0 to enable the frequency change function). 0 Enable (lower voltage / frequency during)
7-1	Reserved
7-1	Reserved
7-1	Reserved



System Management Bus I/O-Space Registers

The base address for these registers is defined in RxD1-D0 of the Device 17 Function 0 PCI configuration registers. The System Management Bus I/O space is enabled for access by the system if Device 17 Function 0 RxD2[0] = 1.

O Of	fset 00 – SMBus Host StatusRWC	I/O Of	fset 01h – SMBus Slave StatusRWC
7	Reserved always reads 0	7-6	Reserved always reads 0
6	SMB SemaphoreRWC	5	Alert StatusRWC
	This bit is used as a semaphore among various		0 SMBus interrupt not caused by SMBALERT#
	independent software threads that may need to use		signaldefault
	the Host SMBus logic and has no effect on hardware.		1 SMBus interrupt caused by SMBALERT#
	After reset, this bit reads 0. Writing 1 to this bit		signal. This bit will be set only if the Alert
	causes the next read to return 0, then all reads after		Enable bit is set in the SMBus Slave Control
	that return 1. Writing 0 to this bit has no effect.		Register at I/O Offset R08[3]. This bit is only
	Software can therefore write 1 to request control and		set by hardware and can be cleared by writing
	if readback is 0 then it will own usage of the host		a 1 to this bit position.
_	controller.	4	Shadow 2 StatusRWC
5	Reserved always reads 0		0 SMBus interrupt not caused by address match
4	Failed Bus TransactionRWC		to SMBus Shadow Address Port 2 default
	0 SMBus interrupt not caused by failed bus		1 SMBus interrupt or resume event caused by
	transactiondefault		slave cycle address match to SMBus Shadow
	1 SMBus interrupt caused by failed bus		Address Port 2. This bit is only set by
	transaction. This bit may be set when the		hardware and can be cleared by writing a 1 to
	KILL bit (I/O Rx02[1]) is set and can be		this bit position.
	cleared by writing a 1 to this bit position.	3	Shadow 1 StatusRWC
3	Bus CollisionRWC		0 SMBus interrupt not caused by address match
	0 SMBus interrupt not caused by transaction		to SMBus Shadow Address Port 1 default
	collisiondefault		1 SMBus interrupt or resume event caused by
	1 SMBus interrupt caused by transaction		slave cycle address match to SMBus Shadow
	collision. This bit is only set by hardware and		Address Port 1. This bit is only set by
	can be cleared by writing a 1 to this bit		hardware and can be cleared by writing a 1 to
	position.		this bit position.
2	Device ErrorRWC	2	Slave StatusRWC
_	0 SMBus interrupt not caused by generation of	_	0 SMBus interrupt not caused by slave event
	an SMBus transaction errordefault		match default
	1 SMBus interrupt caused by generation of an		1 SMBus interrupt or resume event caused by
	SMBus transaction error (illegal command		slave cycle event match of the SMBus Slave
	field, unclaimed host-initiated cycle, or host		Command Register at PCI Function 4
	device timeout). This bit is only set by		Configuration Offset D3h (command match)
	hardware and can be cleared by writing a 1 to		and the SMBus Slave Event Register at
	this bit position.		SMBus Base + Offset 0Ah (data event match).
1			This bit is only set by hardware and can be
1	SMBus InterruptRWC		·
	0 SMBus interrupt not caused by host command	1	cleared by writing a 1 to this bit position.
	completiondefault	1	Reserved always reads 0
	1 SMBus interrupt caused by host command	0	Slave BusyRO
	completion. This bit is only set by hardware		0 SMBus controller slave interface is not
	and can be cleared by writing a 1 to this bit		processing data default
^	position.		1 SMBus controller slave interface is busy
0	Host BusyRO		receiving data. None of the other SMBus
	0 SMBus controller host interface is not		registers should be accessed if this bit is set.
	processing a commanddefault		
	1 SMBus host controller is busy processing a		
	command. None of the other SMBus registers		
	should be accessed if this bit is set.		



1/O Off 7 6	Reserved	I/O Offset 03h – SMBus Host Command
5-2	SMBus Command Protocol Selects the type of command the SMBus host controller will execute. Reads or Writes are determined by Rx04[0]. 0000 Quick default 0001 Byte 0010 Byte Data 0011 Word Data 0100 Process Call 0101 Block 0110 I2C with 10-bit Address	I/O Offset 05h – SMBus Host Data 0
	0111 -reserved- 10xx -reserved- 1100 I2C Process Call 1101 I2C Block 1110 I2C with 7-bit Address 1111 Universal	I/O Offset 06h – SMBus Host Data 1
1	Kill Transaction in Progress 0 Normal host controller operationdefault 1 Stop host transaction currently in progress. Setting this bit also sets the FAILED status bit (Host Status bit-4) and asserts the interrupt selected by the SMB Interrupt Select bit (Function 4 SMBus Host Configuration Register RxD2[3]).	I/O Offset 07h – SMBus Block Data
0	Interrupt Enable 0 Disable interrupt generationdefault 1 Enable generation of interrupts on completion	7-0 SMBUS Block Datadefault = 0

of the current host transaction.



I/O Off	fset 08h – SMBus Slave ControlRW	I/O Offset 0B-0Ah – SMBus Slave EventRW
7-5 4	Reserved always reads 0 SMBus GPIO Slave Enable 0 Disable default 1 Enable generation of a resume event upon an external SMBus master generating a transaction with an address that matches the GPIO Slave Address register (I/O offset 0Fh). SMBus Alert Enable	This register is used to enable generation of interrupt or resume events for accesses to the host controller's slave port. 15-0 SMBus Slave Event
	O Disable	command value matches the value in the SMBus Slave Command register and the access was to SMBus host address 10h.
2	SMBus Shadow Port 2 Enable 0 Disable	This register is used to store data values for external SMBus master accesses to the shadow ports or the SMBus host controller's slave port. 15-0 SMBus Slave Data
1	SMBus Shadow Port 1 Enable O Disable	whose address field matched one of the slave shadow port addresses or the SMBus host controller slave port address of 10h. I/O Offset 0Fh – SMBus GPIO Slave Address (30h) RW 7-1 SMBus GPIO Slave Address
	SMBus Slave Enable 0 Disable	incoming SMBus addresses for a GPIO slave. 0 Reserved always reads 0
	egister is used to store command values for external s master accesses to the host slave and slave shadow	

Shadow Command default = 0 This field contains the command value which was received during an external SMBus master access whose address field matched the host slave address (10h) or one of the slave shadow port addresses.

7-0



Device 17 Function 5 Registers - AC97 Audio Controller

The audio controller interface is hardware compatible with AC97. The PCI configuration registers for the audio controller are located in the function 5 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

Offset 1-0 - Vendor IDRO	Offset 13-10 - Base Address 0 - SGD Control / Status RW
15-0 Vendor ID (1106h = VIA Technologies)	31-16 Reserved always reads 0
Office 4.2.2. Decision DO	15-8 Base Address default = 00h
Offset 3-2 - Device IDRO	7-0 00000001b (256 bytes)
15-0 Device ID (3059h = VT8237R Audio Controller)	
Offset 5-4 - CommandRW	
15-10 Reserved always reads 0	Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)*RO
9 Reserved (fast back-to-back)fixed at 0	15-0 Subsystem Vendor IDdefault = 0
8 SERR# Enablefixed at 0	*This register is RW if function $5 \text{ Rx42}[5] = 1$
7 Reserved (address stepping)fixed at 0	
6 Reserved (parity error response)fixed at 0	Device 0 Offset 2F-2E – Subsystem ID (0000h)*RO
5 Reserved (VGA palette snoop)	15-0 Subsystem ID default = 0
4 Reserved (memory write and invalidate) fixed at 0	*This register is RW if function $5 \text{ Rx}42[5] = 1$
3 Reserved (special cycle monitoring)fixed at 0	
2 Bus Master	Offset 34 - Capture Pointer (C0h)RO
1 Memory Space fixed at 0	
0 I/O Space default=0 (disabled)	Offset 3C - Interrupt LineRW
Offset 7-6 - StatusRO	7-4 Reserved always reads 0
	3-0 Audio Interrupt Routing
15 Detected Parity Error	0000 Disabled default
14 Signalled System Error	0001 IRQ1
13 Received Master Abort	0010 Reserved
12 Received Target Abort fixed at 0	0011 IRQ3
11 Signalled Target Abort fixed at 0	0100 IRQ4
10-9 DEVSEL# Timing	0101 IRQ5
00 Fast 01 Mediumfixed	0110 IRQ6
	0111 IRQ7
10 Slow	1000 IRQ8
11 Reserved	1001 IRQ9
8 Data Parity Error	1010 IRQ10
7 Fast Back-to-Back Capable	1011 IRQ11
6-5 Reserved always reads 0	1100 IRQ12
4 PM 1.1	1101 IRQ13
3-0 Reserved	1110 IRQ14
Offset 8 - Revision ID (nnh)RO	1111 Disabled
7-0 Silicon Revision Code	APIC (See Device 17 Function 0 Rx58[6])
7-0 Sincon Revision Code defauit – iiiiii	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
Offset 9 - Programming Interface (00h)RO	
	x111 IRQ23
Offset A - Sub Class Code (01h=Audio Device)RO	
	Offset 3D - Interrupt Pin (03h)RO
Offset B - Base Class Code (04h=Multimedia Device)RO	000 (400)
	Offset 3E - Minimum Grant (00h)

Offset 3F - Maximum Latency (00h).....RO



Audio-Specific PCI Configuration Registers

Offset 4	0 – AC L	ink Interface StatusRO
7-6	Reserve	l always reads 0
5	Codec C	ID=11b Ready StatusRO
		dec Not Ready
	1 Co	dec Ready (audio ctrlr can access codec)
4	Codec C	ID=10b Ready StatusRO
	0 Co	dec Not Ready
	1 Co	dec Ready (audio ctrlr can access codec)
3	Reserve	lalways reads 0
2	Codec C	ID=01b Ready StatusRO
	0 Co	dec Not Ready
	1 Co	dec Ready (audio ctrlr can access codec)
1	AC97 L	w-Power StatusRO
	0 A	C97 Codecs not in low-power mode
	1 A	C97 Codecs in low-power mode
	Tl	is bit reports 1 when Rx26[12] of the codecs
	is	1. It is used to determine whether the bit-
	cle	ock should be gated.
0	Codec C	ID=00b Ready StatusRO
	0 Co	dec Not Ready
	1 Co	dec Ready (audio ctrlr can access codec)

iset	41 – A(Link Interface ControlRW
7	AC-L	ink Interface
	0	Disabledefault
	1	Enable
6	AC-L	Link Reset
	0Asse	ert AC-Link Reset (used for cold reset) def
	1De-a	assert AC-Link Reset
5	AC-L	Link Sync
	0	recease 5 11 (e defauit
	1	Force SYNC High (used for warm reset)
4	AC-L	ink Serial Data Out
	0	Release SDOdefault
	1	Force SDO High
3	Varia	ble-Sample-Rate On-Demand Mode
	0	Biblioto (Fre Emili Solido duta Cros) indirio) der
	1	Enable (AC Link sends data only when there is
		a request from the codec)
2	3D A	udio Channel Slots 3/4
	0	Disabledefault
	1	Enable
		that slots 7/8 and 6/9 do not have to be selected
		y are not muxed with DXS as are slots 3/4)
1	Free	Running Clock
	0	Dynamic Stop Clockdefault
	1	Free Running Clock
0	Reser	rvedalways reads 0



Offset 4	<u> 2 – Function EnableRW</u>		
7-6	Reserved always reads 0		
5	Function 5 Config Reg Rx2C WritableRW		
	0 Device 17 Function 5 Rx2C-2F ROdefault		
	1 Device 17 Function 5 Rx2C-2F RW		
4-0	Reserved always reads 0)	
	•		
0.664-4	A MC07 Laterfeet Control		
	4 – MC97 Interface ControlRO	-	
Mapped	RO to function 5 (RW in func 6) for status reporting.		
7	AC-Link Interface for Slot-5 (Modem)RO)	
	0 Disabledefault	ţ	
	1 Enable		
6	Secondary Codec SupportRO)	
	0 Disabledefault	ţ	
	1 Enable		
5	Function 6 Config Reg Rx9-B WritableRO		
	0 Device 17 Function 6 Rx9-B ROdefault	ţ	
	1 Device 17 Function 6 Rx9-B RW		
4	Function 6 Config Reg 2Ch WritableRO		
	0 Device 17 Function 6 Rx2C-2F ROdefault	Į	
	1 Device 17 Function 6 Rx2C-2F RW		
3	SyncRO		
	This bit reports whether there is activity in function 6		
	(modem). When function 5 (audio) enters low-power		
	state and wants to gate bit-clock, software needs to		
	check this bit to see whether bit-clock can actually be	,	
	gated, as function 6 shares the same bit-clock.		
	0 Function 6 activity in progress that requires	,	
	bit-clock		
	1 Function 6 does not need bit-clock so bit-clock	Ĺ	
	can be gated		
2	AC97 Supports Modem Power States D1/D2RO		
	0 Can't support D1/D2 power statesdefault		
	1 Can support D1/D2 power states		
1-0	Reserved always reads 0	j	

Offset (C3-C0 – Powe	r Mgmt CapabilityRO
31-0	Power Mgm	t Capabilityalways reads 0602 0001h
Offset (C7-C4 – Powe	er StateRW
31-2	Reserved	always reads (
1-0	Power State	·
	00 D0	defaul
	01 D1	
	10 D2	
	11 D3	



I/O Base 0 Regs - Audio Scatter / Gather DMA

DXS Channel 0-3 SGD Registers (x = 0-3)

7	Set x0 – DXS Channel x SGD StatusRWC SGD ActiveRO				
•	0 SGD has completed or been terminated default				
	1 SGD Active				
6-5	Reserved always reads 0				
4	Current SGD Index Equals Stop IndexRO				
	0 SGD index not equal to stop indexdefault				
	1 SGD index being processed equals the stop				
	index. This bit differs from bit-2 of this				
	register in that this bit becomes 1 as soon as				
	the SGD reaches the index equal to the stop				
	index. Bit-2 becomes 1 after the SGD finishes				
	processing the index equal to the stop index.				
_	So this bit will always turn on before bit-2.				
3	SGD Trigger QueuedRO				
	This bit reports whether the trigger used to restart the				
	SGD operation is queued (I/O Offset $x1[1] = 1$ while				
	the SGD engine is running). 0 SGD trigger not queueddefault				
	1 SGD trigger queued (when SGD reaches EOL,				
	it will restart).				
2	SGD Stop Interrupt StatusRWC				
_	1 SGD finished the index equal to the stop index				
	set in vB-v8[31-24]				
1	SGD EOL (End Of Link)RWC				
_	1 Block is the last of the link. May be used by				
	software as a signal to generate an interrupt				
	request if I/O Offset $x1[1] = 1$.				
0	SGD FlagRWC				
	1 Block complete. May be used by software as a				
	signal to generate an interrupt request if I/O				
	Offset $x1[0] = 1$.				

I/O Off	set x1 – DXS Channel x SGD ControlRW				
7	SGD StartWO (always reads 0)				
	0 No effect				
	1 Start SGD operation				
6	SGD TerminateWO (always reads 0)				
	0 No effect				
	1 Terminate SGD operation				
5	SGD Auto-Start				
	0 Stop at EOL default				
	1 Auto Restart at EOL				
4	Reserved always reads 0				
3	SGD Pause				
	0 Release pause and resume the transfer				
	1 Pause SGD read operation (SGD pointer stays				
	at the current address). SGD will finish				
	transferring the current block before pausing.				
2	Interrupt on Stop Index = Current Index and End				
	of Block				
	Controls whether an interrupt is generated when the				
	current index equals the stop index $(x0[2] = 1)$.				
	0 Disabledefault				
	1 Enable				
1	Interrupt on EOL @ End of Block				
	Controls whether an interrupt is generated on EOL				
	(x0[1] = 1).				
	0 Disable default 1 Enable				
0					
U	Interrupt on FLAG @ End-of-Block Controls whether an interrupt is generated on FLAG				
	controls whether an interrupt is generated on FLAG $(x0[0] = 1)$.				
	$(x_0[0] - 1)$. 0 Disabledefault				
	o Disaoic				

1 Enable



I/O Offset x2 – DXS Left Channel x Volume (3Fh)RW							
I/O Offset x3 – DXS Right Channel x Volume (3Fh)RW							
7-6							
5-0							
	000000 0 db						
	 000111 -10.5 db						
	011111 -46.5 db						
I/O Off	set x7-x4 – DXS Chan x SGD Table Ptr BaseRW						
31-0							
	Current Pointer AddressR						
I/O Offset xB-x8 – StopIndex / DataType / SampleRateRW							
	SGD Stop Index Setting default = FFh						
	Reserved always reads 0						
21-20	PCM Format						
	Selects the format used by the controller to process						
	the incoming sample.						
	00 8-bit Monodefault						
	01 8-bit Stereo						
	10 16-bit Mono						
	11 16-bit Stereo						
19-0	Sample Ratedefault = FFFFFh (48K)						
	This field allows the sample rate converter to know						

the sample rate of an incoming sample so the converter can properly convert the sample into the required 48 KHz sample output. Program as (2^{20})

48.000) * Sample Rate

I/O Offset xF-xC – DXS Chan x SGD Current Count ... RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.

Audio SGD Table Format

<u>63</u>	<u>62</u>	<u>61-56</u>	<u>55-32</u>	<u>31-0</u>
EOL	\overline{FLAG}	-reserved-	Base	Base
			Count	Address
			[23:0]	[31:0]

- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer.
- **FLAG** <u>Block Flag</u>. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.



Multichannel SGD Registers

I/O Off	set 40	- Multichannel SGD StatusRWC
7	SGD	ActiveRO
	0	SGD has completed or been terminated.default
	1	SGD Active
6-5	Reser	vedalways reads 0
4	Curr	ent SGD Index Equals Stop IndexRO
	0	SGD index not equal to stop indexdefault
	1	SGD index being processed equals the stop
		index. This bit differs from bit-2 of this
		register in that this bit becomes 1 as soon as
		the SGD reaches the index equal to the stop
		index. Bit-2 becomes 1 after the SGD finishes
		processing the index equal to the stop index.
2	CCD	So this bit will always turn on before bit-2.
3		Trigger QueuedRO
		on the ports whether the trigger used to restart the
		operation is queued (I/O Offset 41[1] = 1 while GD engine is running).
	0	SGD trigger not queueddefault
	1	SGD trigger queued (when SGD reaches EOL,
	•	it will restart).
2	SGD	Stop Interrupt StatusRWC
	1	SGD finished the index equal to the stop index
		set in 4B-48[31-24]
1	SGD	EOL (End Of Link)RWC
	1	Block is the last of the link. May be used by
		software as a signal to generate an interrupt
		request if I/O Offset $41[1] = 1$.
0	SGD	e
	1	Block complete. May be used by software as a
		signal to generate an interrupt request if I/O
		Offset $41[0] = 1$.

<u> 7 01</u> 7	fset 41 – Multichannel SGD ControlRV SGD StartWO (always reads 0	
,	0 No effect	<i>'</i>
	1 Start SGD operation	
6	SGD TerminateWO (always reads)	U/
U	0 No effect	U)
	1 Terminate SGD operation	
5	SGD Auto-Start	
3	0 Stop at EOLdefau	.14
		ш
4	1 Auto Restart at EOL	
4	Center / LFE Playback Order	
	0 Keep Center & LFE playback ord	
	(3,4,6,9,7,8)	ш
	1 Swap Center & LFE playback ord	er
3	(3,4,9,6,7,8)	
•	SGD Pause	
	0 Release pause and resume the transfer1 Pause SGD read operation (SGD pointer stay	
	at the current address). SGD will finis	
	transferring the current block before pausing.	
,	Interrupt on Stop Index = Current Index and En	
2	of Block	ıu
	Controls whether an interrupt is generated when the	10
	current index equals the stop index $(40[2] = 1)$.	IC
	0 Disable	.1+
	1 Enable	ıιι
1	Interrupt on EOL @ End of Block	
	Controls whether an interrupt is generated on EO	ıΤ
	(40[1] = 1).	L
	0 Disabledefau	.1+
	1 Enable	ıιι
0	Interrupt on FLAG @ End-of-Block	
,	Controls whether an interrupt is generated on FLA	G
	(40[0] = 1).	U
	0 Disabledefau	.14
	U Disaule	

Enable



I/O Off	Set 42 – Multichannel SGD FormatRW
7	PCM Format
	Selects the PCM format used by the controller to
	process the incoming sample.
	0 8-bitdefault
	1 16-bit
6-4	Number of Channels Supported
	001 One Channeldefault
	010 Two Channels
	100 Four Channels
	110 Six Channels
	All the other values are invalid
3-0	Reservedalways reads 0
<u>I/O Off</u>	Set 43 – Multichannel Scratch RegisterRW
7-0	No Hardware Function default = 00h
<u>I/O Of</u>	Set 47-44 – Multichannel SGD Table Ptr Base RW
31-0	
	Current Pointer AddressR

I/O Off	set 4B-48 – Multichannel	SGD Slot Select RW
31-24	SGD Stop Index Setting	default = FFh
23-0	Reserved	always reads 0

I/O Offset 4F-4C - Multichannel SGD Current Count.. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 0 SGD Registers

I/O Of	fset 60 – Write Channel 0 SGD StatusRWC	I/O Of	fset 61 – Write Channel 0 SGD Control
7	SGD ActiveRO	7	SGD StartWO (always)
	0 SGD has completed or been terminated default		0 No effect
	1 SGD Active		1 Start SGD operation
6	SGD PausedRO	6	SGD TerminateWO (always)
	0 SGD not pauseddefault		0 No effect
	1 SGD Paused		1 Terminate SGD operation
5	Reserved always reads 0	5	SGD Auto-Start
4	Current SGD Index Equals Stop IndexRO		0 Stop at EOL
	0 SGD index not equal to stop indexdefault		1 Auto Restart at EOL
	1 SGD index being processed equals the stop	4	Reservedalv
	index. This bit differs from bit-2 of this	3	SGD Pause
	register in that this bit becomes 1 as soon as		0 Release pause and resume the trans
	the SGD reaches the index equal to the stop		1 Pause SGD read operation (SGD p
	index. Bit-2 becomes 1 after the SGD finishes		at the current address). SGD
	processing the index equal to the stop index.		transferring the current block befor
	So this bit will always turn on before bit-2.	2	Interrupt on Stop Index = Current Ind
3	SGD Trigger QueuedRO		of Block
	This bit reports whether the trigger used to restart the		Controls whether an interrupt is generated
	SGD operation is queued (I/O Offset $61[1] = 1$ while		current index equals the stop index (60[2]
	the SGD engine is running).		0 Disable
	0 SGD trigger not queueddefault		1 Enable
	1 SGD trigger queued (when SGD reaches EOL,	1	Interrupt on EOL @ End of Block
	it will restart).		Controls whether an interrupt is generat
2	SGD Stop Interrupt StatusRWC		(60[1] = 1).
	1 SGD finished the index equal to the stop index		0 Disable
	set in 6B-68[31-24].		1 Enable
1	SGD EOL (End Of Link)RWC	0	Interrupt on FLAG @ End-of-Block
	1 Block is the last of the link. May be used by		Controls whether an interrupt is generate
	software as a signal to generate an interrupt		(60[0] = 1).
	request if I/O Offset $61[1] = 1$.		0 Disable
0	SGD FlagRWC		1 Enable
	1 Block complete. May be used by software as a		
	signal to generate an interrupt request if I/O		
	Offset $61[0] = 1$.		

7	fset 61 – Write Channel 0 SGD ControlRW SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOL default
	1 Auto Restart at EOL
4	Reservedalways reads 0
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stays
	at the current address). SGD will finish
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	of Block
	Controls whether an interrupt is generated when the
	current index equals the stop index $(60[2] = 1)$.
	current index equals the stop index (60[2] = 1). 0 Disable
1	current index equals the stop index (60[2] = 1). 0 Disable
1	current index equals the stop index (60[2] = 1). 0 Disable
1	current index equals the stop index (60[2] = 1). 0 Disable
1	current index equals the stop index (60[2] = 1). 0 Disable
	current index equals the stop index (60[2] = 1). 0 Disable
1 0	current index equals the stop index (60[2] = 1). 0 Disable
	current index equals the stop index (60[2] = 1). 0 Disable
	current index equals the stop index (60[2] = 1). 0 Disable
	current index equals the stop index (60[2] = 1). 0 Disable
	current index equals the stop index (60[2] = 1). 0 Disable



I/O Off	set 62	– Write Channel 0 SGD FormatRW
7	Rese	ved (Do Not Program) always write 0
6		rding FIFO
	0	Disabledefault
	1	Enable
5-0	Rese	ved always reads 0
I/O Off	fset 63	– Write Channel 0 Input SelectRW
<u>I/O Off</u> 7-3	fset 63 Resei	
	Rese	
7-3	Rese	ved always reads 0
7-3	Reser	ved always reads 0
7-3	Reser Input 0	ved always reads 0 t Source Select Line In (Slot 3, 4)
7-3	Reser Input 0 1 Recor	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6)
7-3	Reser Input 0 1 Recor 00	t Source Select Line In (Slot 3, 4)
7-3	Reser Input 0 1 Recor 00 01	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default
7-3	Reser Input 0 1 Recor 00 01 10	rved always reads 0 t Source Select Line In (Slot 3, 4) default Mic In (Slot 6) rding Source Select Primary Codex default Secondary Codec 01

I/O Off	fset 67-64 – Wr Channel 0 SGD Table Ptr BaseR	٤W
31-0	SGD Table Pointer Base Address (even addr)	.W
	Current Pointer Address	R

I/O Offs	set 6B-68 – Write Channe	el 0 SGD Stop Index RW
31-24	SGD Stop Index Setting	default = FFh
	•	always reads 0
21-20	PCM Format	
	Selects the PCM format	used by the controller to
	process the incoming sam	ple.
	00 8-bit Mono	default
	01 8-bit Stereo	
	10 16-bit Mono	
	11 16-bit Stereo	
19-16	Reserved	RW
15-0	Reserved	always reads 0

I/O Offset 6F-6C - Wr Channel 0 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Write Channel 1 SGD Registers

I/O Of	fset 70 – Write Channel 1 SGD StatusRWC	I/O Of	fset 71 – W
7	SGD ActiveRO	7	SGD Star
	0 SGD has completed or been terminated.default		0 No
	1 SGD Active		1 Sta
6	SGD PausedRO	6	SGD Ter
	0 SGD not pauseddefault		0 No
	1 SGD Paused		1 Te
5	Reserved always reads 0	5	SGD Aut
4	Current SGD Index Equals Stop IndexRO		0 Sto
	0 SGD index not equal to stop indexdefault		1 Au
	1 SGD index being processed equals the stop	4	Reserved
	index. This bit differs from bit-2 of this	3	SGD Pau
	register in that this bit becomes 1 as soon as		0 Re
	the SGD reaches the index equal to the stop		1 Pai
	index. Bit-2 becomes 1 after the SGD finishes		at
	processing the index equal to the stop index.		tra
	So this bit will always turn on before bit-2.	2	Interrupt
3	SGD Trigger QueuedRO		of Block
	This bit reports whether the trigger used to restart the		Controls
	SGD operation is queued (I/O Offset 71[1] = 1 while		current in
	the SGD engine is running).		0 Dis
	0 SGD trigger not queueddefault		1 En
	1 SGD trigger queued (when SGD reaches EOL,	1	Interrupt
•	it will restart).		Controls
2	SGD Stop Interrupt StatusRWC		(70[1] = 1
	1 SGD finished the index equal to the stop index		0 Dis
1	set in 7B-78[31-24].	0	1 En
1	SGD EOL (End Of Link)RWC 1 Block is the last of the link. May be used by	0	Controls
	1 Block is the last of the link. May be used by software as a signal to generate an interrupt		(70[0] = 1
	request if I/O Offset $71[1] = 1$.		0 Dis
0	SGD FlagRWC		1 En
U	1 Block complete. May be used by software as a		1 EH
	signal to generate an interrupt request if I/O		
	Offset $71[0] = 1$.		
	01150t / 1[0] 1.		

	fset 71 – Write Channel 1 SGD ControlRW
7	SGD StartWO (always reads 0)
	0 No effect
_	1 Start SGD operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD operation
5	SGD Auto-Start
	0 Stop at EOL default
	1 Auto Restart at EOL
4	Reservedalways reads 0
3	SGD Pause
	0 Release pause and resume the transfer
	1 Pause SGD read operation (SGD pointer stays
	at the current address). SGD will finish
	transferring the current block before pausing.
2	Interrupt on Stop Index = Current Index and End
	A TO 1
	of Block
	Controls whether an interrupt is generated when the
	Controls whether an interrupt is generated when the current index equals the stop index $(70[2] = 1)$.
	Controls whether an interrupt is generated when the
	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
1	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
-	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
-	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
-	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable
-	Controls whether an interrupt is generated when the current index equals the stop index (70[2] = 1). 0 Disable



I/O Of	fset 72 –	Write Channel 1 SGD	FormatRW
7	Reserv	ed (Do Not Program)	always write (
6		ling FIFO	•
		Disable	defaul
	1 I	Enable	
5-0	Reserv	ed	always reads 0
I/O Of	fset 73 –	Write Channel 1 Input	SelectRW
I/O Off 7-3			
	Reserv	Write Channel 1 Input ed Source Select	
7-3	Reserv Input S	ed	always reads (
7-3	Reserv Input S	edSource Select	always reads 0
7-3	Reserve Input S 0 I 1 N	edSource Select Line In (Slot 3, 4)	always reads (
7-3	Reserve Input S 0 I 1 N Record	Source Select Line In (Slot 3, 4) Mic In (Slot 6)	always reads (
7-3	Reserve Input S 0 I 1 M Record 00 H	ed Source Select Line In (Slot 3, 4) Mic In (Slot 6) ling Source Select	always reads (
7-3	Reserve Second Record Record Record Record Second Record Record	ed Source Select Line In (Slot 3, 4) Mic In (Slot 6) ling Source Select Primary Codex	always reads 0
7-3	Reserved	Source Select Line In (Slot 3, 4) Mic In (Slot 6) ling Source Select Primary Codex Secondary Codec 01	always reads 0

I/O Off	fset 77-74 – Wr Channel 1 SGD Table Ptr BaseR	W
31-0	SGD Table Pointer Base Address (even addr)	W
	Current Pointer Address	.F

I/O Offset 7B-78 – Write Channel 1 SGD Stop Index RW		
31-24	SGD Stop Index Setting default = FFh	
23-22	Reservedalways reads 0	
21-20	PCM Format	
	Selects the PCM format used by the controller to	
	process the incoming sample.	
	00 8-bit Monodefault	
	01 8-bit Stereo	
	10 16-bit Mono	
	11 16-bit Stereo	
19-16	ReservedRW	
15-0	Reserved always reads 0	

I/O Offset 7F-7C - Wr Channel 1 SGD Current Count. RO

31-24 Current SGD Index

This field reports the index the SGD engine is currently processing.

23-0 Current SGD Count

This field reports the count remaining in the current entry being processed. For example, if 10 bytes of a 30-byte count have been transferred, this field would read 20 to indicate 20 bytes remaining.



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

I/O Offs	<u>set 83-</u>	80 – AC97 Controller Cmd (W) / Status (R)
This reg	ister m	ay be accessed from either function 5 or 6
31-30	Code	- =
	00	Select Codec CID = 00
		Select Codec CID = 01
		Select Codec CID = 10
		Select Codec CID = 11
29	29 Codec 11 Data / Status / Index ValidW	
	-	Not Valid
		Valid (OK to Read bits 0-23)
28		c 10 Data / Status / Index ValidWC
	0	Not Valid
	1	Valid (OK to Read bits 0-23)
27		c 01 Data / Status / Index ValidWC
		Not Valid
2.	1	Valid (OK to Read bits 0-23)
26	Reser	ved always reads 0
25	Codec 00 Data / Status / Index ValidWC	
	0	Not Valid Valid (OK to Read bits 0-23)
24		
24 AC97 Controller Busy		Codec is ready for a register access command
	1	AC97 Controller is sending a command to the
	1	codec (commands are not accepted)
23	Code	c Register Read / Write ModeRW
23	0	Select Codec register write mode
	1	Select Codec register write mode Select Codec register read mode
22-16	-	c Register Index [7:1]RW
10		of the AC97 codec register to access (in the
		ed codec). Data must be written before or at
		me time as Index because writing to the index
		rs the AC97 controller to access the addressed
		register over the AC-link interface.
15-0		c Register DataRW

Note: "WC" in the above bit descriptions indicates "write one to clear".

I/O Off	set 87-84 – Audio SGD Status ShadowRO
31	Audio Record 1 SGD Active Shadow(Rx70[7])
30	Audio Record 1 SGD Stop Shadow(Rx70[2])
29	Audio Record 1 SGD EOL Shadow(Rx70[1])
28	Audio Record 1 SGD Flag Shadow(Rx70[0])
27	Audio Record 0 SGD Active Shadow(Rx60[7])
26	Audio Record 0 SGD Stop Shadow(Rx60[2])
25	Audio Record 0 SGD EOL Shadow(Rx60[1])
24	Audio Record 0 SGD Flag Shadow(Rx60[0])
23-20	Reserved always reads 0
19	MultiChannel SGD Active Shadow(Rx60[7])
18	MultiChannel SGD Stop Shadow(Rx60[2])
17	MultiChannel SGD EOL Shadow(Rx60[1])
16	MultiChannel SGD Flag Shadow(Rx60[0])
1.5	DV CL 12 CCD A C CL 1 (D 2017)
15	DX Channel 3 SGD Active Shadow(Rx30[7])
14	DX Channel 3 SGD Stop Shadow(Rx30[2])
13	DX Channel 3 SGD EOL Shadow(Rx30[1])
12	DX Channel 3 SGD Flag Shadow(Rx30[0])
11	DX Channel 2 SGD Active Shadow (Rx20[7])
10	DX Channel 2 SGD Stop Shadow(Rx20[2])
9	DX Channel 2 SGD EOL Shadow(Rx20[1])
8	DX Channel 2 SGD Flag Shadow(Rx20[0])
7	DX Channel 1 SGD Active Shadow(Rx10[7])
6	DX Channel 1 SGD Stop Shadow(Rx10[7])
5	DX Channel 1 SGD EOL Shadow(Rx10[2])
4	DX Channel 1 SGD Flag Shadow(Rx10[0])
3	DX Channel 0 SGD Active Shadow(Rx00[7])
2	DX Channel 0 SGD Stop Shadow(Rx00[2])
1	DX Channel 0 SGD EOL Shadow(Rx00[1])
0	DX Channel 0 SGD Flag Shadow(Rx00[0])
	· · · · · · · · · · · · · · · · · · ·
	lowing registers 88-8C may be accessed from either
function	1.5 or 6:
I/O Off	set 88 – DX0 FIFO CountRO
7-0	Total Valid Data Bytes in DX0 Engine
	·
I/O Off	set 89 – DX1 FIFO CountRO
7-0	Total Valid Data Bytes in DX1 Engine
I/O Off	set 8A – DX2 FIFO CountRO
7-0	Total Valid Data Bytes in DX2 Engine
7-0	Total Valid Data Dytes in DAZ Eligine
I/O Off	set 8B – DX3 FIFO CountRO
7-0	Total Valid Data Bytes in DX3 Engine
I/O Off	sot 9C 2D Audio FIEO Count BO
	set 8C – 3D Audio FIFO CountRO
7-0	Total Valid Data Bytes in 3D Audio Engine
Offset 9	00-9F – Mapped from Function 5/6 Rx40-4F RO
	



Device 17 Function 6 Registers - AC97 Modem Controller

The modem controller interface is hardware compatible with AC97. The PCI configuration registers for the modem controller are located in the function 6 PCI configuration space. The I/O registers are located in the system I/O space.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h)RO		
15-0	Vendor ID (1106h = VIA Technologies)	
Offset 3	-2 - Device ID (3068h)RO	
15-0	Device ID (3068h = VT8237R Modem Controller)	
	3-4 - Command (0000h)RW	
	Reserved always reads 0	
9	Reserved (fast back-to-back)fixed at 0	
8	SERR# Enable fixed at 0	
7	Reserved (address stepping) fixed at 0	
6	Reserved (parity error response)fixed at 0	
5	Reserved (VGA palette snoop)fixed at 0	
4	Reserved (memory write and invalidate)fixed at 0	
3	Reserved (special cycle monitoring)fixed at 0	
2	Bus Master fixed at 0	
1	Memory Space	
0	I/O Space default=0 (disabled)	
Offset 7	7-6 - Status (0200h)RO	
15	Detected Parity Error always reads 0	
14	Signalled System Error	
13	Received Master Abort	
12	Received Target Abort fixed at 0	
11	Signalled Target Abort fixed at 0	
10-9	DEVSEL# Timing	
	00 Fast	
	01 Medium fixed	
	10 Slow	
	11 Reserved	
8	Data Parity Errorfixed at 0	
7	Fast Back-to-Back Capablefixed at 0	
6-0	Reserved always reads 0	
Offset 8	3 - Revision ID (nnh)RO	
7-0	Silicon Revision Code default = nnh	
Offset 9 - Programming Interface (00h)*RO		
Offset A - Sub Class Code (80h)*RO		
Offset I	3 - Base Class Code (07h)*RO	
*Registers 9-B are RW if function $6 \text{ Rx}44[5] = 1$		

Offset	13-10 - Base Address 0 – SGD Control / Status RW
	Reserved always reads 0
15-8	
7-0	00000001b (256 bytes)
	0 Offset 2D-2C - Subsystem Vendor ID (0000h)*RO
	Subsystem Vendor ID default = 0
*This r	egister is RW if function $6 \text{ Rx}44[4] = 1$
Device	0 Offset 2F-2E – Subsystem ID (0000h)*RO
	Subsystem ID default = 0
*This re	egister is RW if function 6 Rx44[4] = 1
Offset 3	3C - Interrupt Line (00h)RW
7-4	
3-0	Modem Interrupt Routing
	0000 Disabled default
	0001 IRQ1
	0010 Reserved
	0011 IRQ3
	0100 IRQ4
	0101 IRQ5
	0110 IRQ6
	0110 IRQ0 0111 IRQ7
	1000 IRQ8
	1001 IRQ9
	1010 IRQ10
	1011 IRQ11
	1100 IRQ12
	1101 IRQ13
	1110 IRQ14
	1111 Disabled
	APIC (See Device 17 Function 0 Rx58[6])
	x000 IRQ16
	x001 IRQ17
	x010 IRQ18
	x111 IRQ23
Offcot	3D - Interrupt Pin (03h)RO
Onset.	NO
0.02	77 77 77 77 77 77 77 77 77 77 77 77 77
	3E - Minimum Grant (00h)RO
Offset 3	3F - Maximum Latency (00h)RO



Modem-Specific PCI Configuration Registers

iffset 4	<u> 10 – A</u>	<u> C Link Interface StatusRO</u>
7-6	Rese	rvedalways reads 0
5	Code	c CID=11b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
4	Code	c CID=10b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
3	Rese	rvedalways reads 0
2	Code	c CID=01b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)
1	AC9	7 Low-Power StatusRO
	0	AC97 Codecs not in low-power mode
	1	AC97 Codecs in low-power mode
		This bit reports 1 when Rx26[4] of the codecs
		is 1. It is used to determine whether the bit-
		clock should be gated.
0	Code	c CID=00b Ready StatusRO
	0	Codec Not Ready
	1	Codec Ready (modem ctrlr can access codec)

iset -	41 – AC LINK INTERIACE CONTROL KW
7	AC-Link Interface
	0 Disabledefault
	1 Enable
6	AC-Link Reset
	0Assert AC-Link Reset (used for cold reset) def
	1De-assert AC-Link Reset
5	AC-Link Sync
	0 Release SYNCdefault
	1 Force SYNC High (used for warm reset)
4	AC-Link Serial Data Out
	0 Release SDOdefault
	1 Force SDO High
3	Variable-Sample-Rate On-Demand Mode RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disable (AC Link sends data every frame) def
	1 Enable (AC Link sends data only when there is
	a request from the codec)
2	3D Audio Channel Slots 3/4RO
	This bit is controlled through function 5 but may be
	read from function 6.
	0 Disabledefault
	1 Enable
	Note that slots 7/8 and 6/9 do not have to be selected
	as they are not muxed with DXS as are slots 3/4)
1	Free Running Clock
	0 Dynamic Stop Clockdefault
	1 Free Running Clock
0	Reservedalways reads 0



Offset 4	2 – Function EnableRO
	gister is controlled through function 5 but may be read action 6.
7-6 5	Reserved always reads 0 Function 5 Config Reg Rx2C WritableRO 0 Device 17 Function 5 Rx2C-2F ROdefault 1 Device 17 Function 5 Rx2C-2F RW
4-0	Reserved always reads 0
Offset 4	44 – MC97 Interface ControlRW
7	AC-Link Interface for Slot-5 (Modem)
	0 Disabledefault
	1 Enable
6	Secondary Codec Support
	0 Disabledefault
	1 Enable
5	Function 6 Config Reg Rx9-B Writable
	0 Device 17 Function 6 Rx9-B ROdefault
	1 Device 17 Function 6 Rx9-B RW
4	Function 6 Config Reg 2C-2Fh Writable
	0 Device 17 Function 6 Rx2C-2F ROdefault
2	1 Device 17 Function 6 Rx2C-2F RW
3	Sync
	This bit reports whether there is activity in function 6
	(modem). When function 5 (audio) enters low-power
	state and wants to gate bit-clock, software needs to
	check this bit to see whether bit-clock can actually be gated, as function 6 shares the same bit-clock.
	0 Function 6 activity in progress that requires
	bit-clock
	1 Function 6 does not need bit-clock so bit-clock
	can be gated
2	AC97 Supports Modem Power States D1/D2RO
	0 Can't support D1/D2 power statesdefault
	1 Can support D1/D2 power states
1-0	Reserved always reads 0

Offset D3-D0 - Power Mgmt CapabilityRO		
Power Mgm	t Capabilityalways reads 0602 0001h	
D7-D4 – Powe	er StateRW	
Reserved	always reads 0	
Power State	·	
00 D0	default	
01 D1		
10 D2		
11 D3		
	Power Mgm D7-D4 – Power Reserved Power State 00 D0 01 D1 10 D2	



I/O Base 0 Regs - Modem Scatter / Gather DMA

Modem SGD Read Channel Registers

I/O Of	fset 40 – Modem SGD Read Channel StatusRWC	I/O Offset 42 – Modem SGD Read Channel Type RW
7	SGD ActiveRO	7 Auto-Start SGD at EOL
	0 SGD has completed or been terminated default	0 Stop at EOLdefault
	1 SGD Active	1 Auto restart at EOL
6	SGD PausedRO	6-4 Reserved always reads 0
	0 SGD not pauseddefault	3-2 Interrupt Select
	1 SGD Paused	This bit determines the timing of interrupt generation
5-4	Reserved always reads 0	when bit-1 or bit-0 of this register are equal to 1.
3	SGD Trigger QueuedRO	00 Interrupt at PCI Read of Last Line default
	This bit reports whether the trigger used to restart the	01 Interrupt at Last Sample Sent
	SGD operation is queued (I/O Offset $41[1] = 1$ while	10 Interrupt at Less Than One Line to Send
	the SGD engine is running).	11 -reserved-
	0 SGD trigger not queueddefault	1 Interrupt on EOL @ End of Block
	1 SGD trigger queued (when SGD reaches EOL,	0 Disabledefault
	it will restart).	1 Enable
2	SGD Stop Interrupt StatusRWC	0 Interrupt on FLAG @ End-of-Blk
	1 SGD finished the index equal to the stop index	0 Disabledefault
	set in 4B-48[31-24].	1 Enable
1	SGD EOL (End Of Link)RWC	
	1 Block is the last of the link. May be used by	
	software as a signal to generate an interrupt	I/O Offset 47-44 – Modem SGD R Ch Table Ptr Base RW
	request if I/O Offset $41[1] = 1$.	
0	SGD FlagRWC	31-0 SGD Table Pointer Base Address (even addr) W
	1 Block complete. May be used by software as a	Current Pointer Address R
	signal to generate an interrupt request if I/O	
	Offset $41[0] = 1$.	
		I/O Offset 4F-4C – Modem SGD R Ch Current Count RO
		31-24 Current Modem SGD Read Channel Index
I/O Of	fset 41 – Modem SGD Read Channel ControlRW	This field reports the index the SGD engine is
7	SGD Start	currently processing.
,	0 No effect	23-0 Current Modem SGD Read Channel Count
	1 Start SGD read channel operation	This field reports the count remaining in the current
6	SGD Terminate	entry being processed. For example, if 10 bytes of a
Ů	0 No effect	30-byte count have been transferred, this field would
	1 Terminate SGD read channel operation	read 20 to indicate 20 bytes remaining.
5-4	Test (Do Not Program) always write 0	
3	SGD PauseRW	
-	0 Release SGD read channel pause and resume	Modem SGD Table Format
	the transfer from the paused line	<u>63</u> <u>62</u> <u>61</u> <u>60-56</u> <u>55-32</u> <u>31-0</u>
	1 Pause SGD read channel operation (SGD read	63 62 61 60-56 55-32 31-0 EOL FLAG STOP -reserved- Base Base
	channel pointer stays at the current address)	Count Address
2-1	Reserved always reads 0	[23:0] [31:0]
0	Modem SGD Read Reset	[25.0] [31.0]

0 Normal Operationdefault
1 Reset Modem SGD read channel operation



Modem SGD Write Channel Registers

O Off	fset 50 – Modem SGD Write Channel StatusRO
7	SGD ActiveRO
	0 SGD has completed or been terminated default
	1 SGD Active
6	SGD PausedRO
	0 SGD not pauseddefault
	1 SGD Paused
5-4	Reserved always reads 0
3	SGD Trigger QueuedRO
	This bit reports whether the trigger used to restart the
	SGD operation is queued (I/O Offset 51[1] = 1 while
	the SGD engine is running).
	0 SGD trigger not queueddefault
	1 SGD trigger queued (when SGD reaches EOL,
	it will restart).
2	Reserved always reads 0
1	SGD EOL (End Of Link)RWC
	1 Block is the last of the link. May be used by
	software as a signal to generate an interrupt
	request if I/O Offset $51[1] = 1$.
0	SGD FlagRWC
	1 Block complete. May be used by software as a
	signal to generate an interrupt request if I/O
	Offset $51[0] = 1$.

I/O Off	Set 51 – Modem SGD Write Channel ControlRW
7	SGD StartWO (always reads 0)
	0 No effect
	1 Start SGD write channel operation
6	SGD TerminateWO (always reads 0)
	0 No effect
	1 Terminate SGD write channel operation
5-4	Test (Do Not Program) always write 0
3	SGD Pause
	0 Release SGD write channel pause and resume
	the transfer from the paused line
	1 Pause SGD write channel operation (SGD
	write channel pointer stays at current address)
2	Reserved always reads 0
1	Reset Modem SGD Write Operation
0	Reserved always reads 0

I/O Of	fset 52	– Modem SGD Write Cha	nnel Type RW
7	Auto	-Start SGD at EOL	
	0	Stop at EOL	default
	1	Auto restart at EOL	
6-2	Rese		2
1	Inter	rupt on EOL @ End of Bl	ock
	0	Disable	default
	1	Enable	
0	Inter	rupt on FLAG @ End-of-l	
	0	Disable	default
	1	Enable	
I/O Of	foot 57	54 – Modem SGD W Ch T	Table Dir Rose DW
31-0		Table Pointer Base Addre	
	Curr	ent Pointer Address	R

I/O Offset 5F-5C - Modem SGD W Ch Current Count. RO

- 31-24 Current Modem SGD Write Channel Index
 This field reports the index the SGD engine is currently processing.
- 23-0 Current Modem SGD Write Channel Count
 This field reports the count remaining in the current
 entry being processed. For example, if 10 bytes of a
 30-byte count have been transferred, this field would
 read 20 to indicate 20 bytes remaining.
- EOL End Of Link. 1 indicates this block is the last of the link. If the channel "Interrupt on EOL" bit is set, then an interrupt is generated at the end of the transfer
- **FLAG** Block Flag. If set, transfer pauses at the end of this block. If the channel "Interrupt on FLAG" bit is set, then an interrupt is generated at the end of this block.
- **STOP** <u>Block Stop</u>. If set, transfer pauses at the end of this block. To resume the transfer, write 1 to Rx?0[2].



Codec Command / Status SGD Registers

These registers are used to send commands to the codecs

Offset 8	83-80 -	- AC97 Controller Command (W) / Status (R)	
This reg	ister n	nay be accessed from either function 5 or 6	
31-30	Code	c ID RW	
	00	Select Codec CID = 00	
	01	Select Codec CID = 01	
	10	Select Codec CID = 10	
	11	Select Codec CID = 11	
29	Code	c 11 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
28	Code	c 10 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
27	Code	c 01 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
26	Reser	Reserved always reads 0	
25		dec 00 Data / Status / Index ValidRO	
	0	Not Valid	
	1	Valid (OK to Read bits 0-23)	
24	AC97	Controller BusyRO	
	0	Codec is ready for a register access command	
	1	AC97 Controller is sending a command to the	
		codec (commands are not accepted)	
23	Code	c Register Read / Write ModeRW	
	0	Select Codec register write mode	
	1	Select Codec register read mode	
22-16	Code	c Register Index [7:1]RW	
	Index	of the AC97 codec register to access (in the	
		ned codec). Data must be written before or at	
	the sa	ame time as Index because writing to the index	
		ers the AC97 controller to access the addressed	
		register over the AC-link interface.	
15-0	Code	c Register DataRW	

Offset 8	87-84 –	- Modem	SGD Statu	ıs Shadow.	RO
31-30	Reser	rved .			always reads 0
29					(Rx50[7])
28	Mode	em Read	SGD Activ	e Shadow .	($Rx40[7]$)
27-26	Reser	ved .			always reads 0
25	Mode	em Writ	e SGD Stop	Shadow	(Rx50[2])
24	Mode	em Read	SGD Stop	Shadow	(Rx40[2])
23-22	Reser	rved .			always reads 0
21					(Rx50[1])
20	Mode	em Read	SGD EOL	Shadow	(Rx40[1])
19-18	Reser	rved .			always reads 0
17					(Rx50[0])
16	Mode	em Read	SGD Flag	Shadow	(Rx40[0])
15-0	Resei	rved .			always reads 0
			GPI Interruces of the company of the		GPIO RWC
_		-			
31-16	R	GPI[15	-0] Interrupt		RWC
15-0	Code	c GPIO.			RW
	R	Reflect	status of Co	dec GPI[15	[-0]
			s AC-Link s		
Offset 8	F-8C	– Codec	GPI Interr	upt Enable	RW
This reg	ister m	nay be ac	cessed from	either func	tion 5 or 6
31-16		rupt on Disable		Change of S	StatusRW
	-	Enable	;		
15.0	_				always reads 0
13-0	176261	veu .			aiways itaus U



Device 18 Function 0 Registers - LAN

All registers are located in the Device 18 Function 0 PCI configuration space of the VT8237R. These registers are accessed through PCI configuration mechanism #1 via I/O address CF8 / CFC.

PCI Configuration Space Header

Offset 1-0 - Vendor ID = 1106hRO Offset 3-2 - Device ID = 3065hRO	Offset 34 – Capabilities Offset (40h)RO 7-0 Capabilities Offset
	Offset into the LAN function PCI space pointing to
Offset 5-4 - CommandRW	the location of the <u>first</u> item in the function's
15-3 Reserved always reads 0	capability list.
2 Bus Master always reads 0	Office 2C Intermed Line
1 Memory Space always reads 0	Offset 3C - Interrupt Line
0 I/O Space RW, default = 0	7-4 Reserved always reads 0
Offset 7.6 Status (0400h)	3-0 LAN Interrupt Routing
Offset 7-6 – Status (0400h)RO	0000 Disabled default
15 Detected Parity Error always reads 0	0001 IRQ1
14 Signalled System Error always reads 0	0010 Reserved
13 Received Master Abortalways reads 0	0011 IRQ3
 12 Received Target Abort always reads 0 11 Signalled Target Abort always reads 0 	0100 IRQ4 0101 IRQ5
10-9 DEVSEL# Timing fixed at 10 (slow)	0110 IRQ6
8 Data Parity Detected	0111 IRQ7
7 Fast Back-to-Back Capablealways reads 0	1000 IRQ8
6 UDF Support always reads 1	1001 IRQ9
5 66 MHz Capablealways reads 1	1010 IRQ10
4 Capabilities (e.g. PCI Pwr Mgmt) always reads 1	1011 IRQ11
3-0 Reserved	1100 IRQ12
o v reserved	1101 IRQ13
Offset 8 - Revision ID (40h)RO	1110 IRQ14
Offset 9 - Program InterfaceRO	1111 Disabled
Offset A - Sub Class CodeRO	APIC (See Device 17 Function 0 Rx58[6])
Offset B - Class CodeRO	$\overline{\text{x000}}$ IRQ16
Offset D - Class Code	x001 IRQ17
Offset C – Cache Line SizeRW	x010 IRQ18
This register must be implemented by master devices that can	
generate the memory-write-and-invalidate command.	x111 IRQ23
	Offset 3D - Interrupt Pin (01h)RO
Offset D – Latency TimerRW	7-0 Interrupt Routing Mode
This register must be implemented as writable by any master	00h Legacy mode interrupt routing
that can burst more than two data phases.	01h Native mode interrupt routing default
	orn round mode metrupe rounning derdan
Offset E - Header Type (00h)RO	LAN-Specific PCI Configuration Registers
Offset F - BIST (00h)RO	Entropeemer of configuration registers
	Offset 40 – Capability ID (01h)RO
	7-0 Capability IDalways reads 01h
000 (42.40 T/O B A LL (0000 00001)	Identifies the linked list item as being PCI power
Offset 13-10 – I/O Base Address (0000 0000h)RW	management registers
Offset 17-14 – Memory Base Address (0000 0000h)RW	Officet 41 Newt Hom Delinter (001)
Offset 2B-28 - Card Bus CIS Pointer (0000 0000h)RW	Offset 41 – Next Item Pointer (00h)RO
Offset 33-30 - Expansion ROM Base (0000 0000h)RW	7-0 Next Item Pointer always reads 00h
	Offset into the LAN function PCI space pointing to

the location of the next item in the function's

capability list.



Offset 4	43-42 – Power Mgmt Configuration (0002h)RO
15-11	Power State In Which LAN Can Assert PME#
	$\dots default = 0$
	1xxxx PME# can be asserted from D3C
	x1xxx PME# can be asserted from D3H
	xx1xx PME# can be asserted from D2
	xxx1x PME# can be asserted from D1
	xxxx1 PME# can be asserted from D0
10	D2 PM State
	0 Not Supporteddefault
	1 Supported
9	D1 PM State
	0 Not Supporteddefault
	1 Supported
8-6	PCI 3.3V Auxiliary Current Requirements
	always reads 0
5	Device-Specific Initialization always reads 0
4	Reserved always reads 0
3	PME# Operation Uses PCI Clock
	0 No PCI clock req'd for PME# generationdef
	1 PME# generated using PCI clock
2-0	Power Management Interface Revision . reads 010b
	Readback of 010b indicates compliance with revision
	1.1 of the power mangement interface specification

Offset 47-44 - Power Management Control / Status .. RWC

31-0 Control / Status......default = 0000 0000h (see Power Management Specification 1.0)



LAN I/O Registers

Offset 05-00 – Ethernet Address				
Offset (06 – R	eceive Control (00h)RW		
7-5	Rese			
4	Phys	ical Address Packets Accepted		
	0	Packets with a physical destination address are		
		not accepteddefault		
	1	All packets with a physical destination address		
		are accepteddefault		
3	Broa	dcast Packets Accepted		
	0	Broadcast packets are rejecteddefault		
	1	Broadcast packets are accepted		
2	Mult	icast Packets Accepted		
	0	Multicast packets are rejecteddefault		
	1	Multicast packets are accepted		
1	Smal	l Packets Accepted		
	0	Packets smaller than 64 bytes are rejecteddef		
	1	Packets smaller than 64 bytes are accepted		
0	Erro	r Packets Accepted		
	0	Packets with receive errors are rejecteddef		
	1	Packets with receive errors are accepted		

Offset 07 – Transmit Control (08h)RW				
7-3	Reserved Do not program			
2-1	Transmit Loopback Mode			
	00 Normaldefault			
	01 Internal loopback (signal is looped back to the			
	host from the MAC)			
	10 MII loopback (signal is looped back to the host			
	from the PHY)			
	11 -reserved- (do not program)			
0	Reserved always reads 0			



ffset	08 – Command 0 (00h)R	W Offse	et 09
7	Reserved always reads	s 0 7	S
6	Receive Poll Demand default =		
	If this bit is set to 1, the Receive Descriptor (RD) w	rill	
	be polled once (this bit will be cleared by hardwa	ire 6	F
	after the polling is complete)		Τ
5	Transmit Poll Demand default =	= 0	c
	If this bit is set to 1, the Transmit Descriptor (T		c
	will be polled once (this bit will be cleared	*	1
	hardware after the polling is complete)	•	Τ
4	Transmit Process		c
	0 Transmit engine disableddefar	ult	c
	1 Transmit engine enabled (transmit may occur		F
3	Receive Process	3	T
	0 Receive disableddefar	ult	
	1 Receive enabled		
2	Stop NIC		
	0 NIC enableddefa	ult 2	F
	1 NIC disabled (transmit/receive cannot occur)		
1	Start NIC		
	0 No command entereddefar	ult 1- 0	0 F
	1 Start the NIC		
0	Reserved Do not progra	ım	

ffset (09 – Command 1 (00h)RW
7	Software Reset
	0 No resetdefault
	1 Reset the MAC
6	Receive Poll Demand 1 default = 0
	This bit functions the same as Rx8[6]. The function
	can be enabled by setting either bit (for backward
	compatibility).
5	Transmit Poll Demand 1 default = 0
	This bit functions the same as Rx8[5]. The function
	can be enabled by setting either bit (for backward
	compatibility).
4	Reserved always reads 0
3	TD / RD Auto Polling
	0 Enable (polling interval is determined by
	Rx6F[2:0])default
	1 Disable
2	Full Duplex
	0 Set MAC to half duplex modedefault
	1 Set MAC to full duplex mode
1-0	Reserved Do not program



Offset (OC – Interrupt Status 0 (00h)RW	Offset 0E – Interrupt Mask 0 (00h)RW
7	CRC or Miss Packet Tally Counter Overflow Set if either counter overflows (both counters are 16 bits)	Bits correspond to the bits in Interrupt Status Register 0. An interrupt is generated when corresponding bits in both registers equal 1.
6	PCI Bus Error	C · · · · · ·
	Set if PCI bus error occurred.	Offset 0F – Interrupt Mask 1 (00h)RW
5	Receive Buffer Link Error	Bits correspond to the bits in Interrupt Status Register 1. An
	Set when there is not enough buffer space for a	interrupt is generated when corresponding bits in both
	packet requiring multiple buffers.	registers equal 1.
4	Reserved Do not program	. Comment of the comm
3	Transmit Error (Packet Transmit Aborted)	
	Set due to excessive collisions (more than 16),	
	transmit underflow, or transmit data linking error	Offset 17-10 – Multicast Address RW
2	Receive Error	The value in this register determines which Multicast
	Set due to CRC error, frame alignment error, FIFO	addresses are received.
	overflow, or received data linking error	
1	Packet Transmitted Successfully	
0	Packet Received Successfully	
Offset (0D – Interrupt Status 1 (00h)RW	Offset 1B-18 – RX AddressRW
7	General Purpose Interrupt This bit is set when there is a general purpose	This register reports the receive transcriptor address that is being accessed.
	interrupt event (Rx84). This bit is set when any bit in	
	Rx84 equals one and when its corresponding mask	Offset 1F-1C – TX AddressRW
	bit in Rx86 also equals one.	This register reports the transmit transcriptor address that is
6	Port State Change (PHY)	being accessed.
5	Transmit Abort Due to Excessive Collisions	
	Set when there is a transmit error that is due to	
	excessive collisions. Alternatively, Rx0C[3] is set	
	for all transmit errors.	
4	Receive Buffer Full	
	Set when there is no more buffer space available in	
	system memory.	
3	Receive Packet Race	
	Set when there is not enough room in the FIFO to receive an additional packet.	
2	Receive FIFO Overflow	
1-0	Reserved Do not program	



Offset 2	3-20 – Receive Status (0000 0400h)RW
31	Descriptor Owner
	0 Descriptor Owned By Host (NIC cannot
	access descriptor)
	1 Descriptor Owned by NIC (NIC can access
	descriptor)
	This bit has no default so must be set by the driver at
	initialization.
	Reserved always reads 0
26-16	Received Packet Length RO , $def = 0$
15	Received Packet SuccessfullyRO, $def = 0$
14	Reserved always reads 0
13	NIC Accepted Multicast PacketRO, def = 0
12	NIC Accepted Broadcast PacketRO, def = 0
11	NIC Accepted Physical Address PacketRO, $def = 0$
10	Chain Buffer always reads 1
	Set if packet too large to occupy a single receive
	descriptor.
9-8	Buffer Descriptor Start / EndRO
	For packets too large to fit into a single receive
	descriptor and thus occupy multiple RD's, this field
	reports whether this RD is the start, middle or end.
	00 Chain Buffer Middle Descriptordefault
	01 Chain Buffer End Descriptor
	10 Chain Buffer Start Descriptor
	11 Single Buffer Descriptor (packet accupies only
7	one descriptor) Reserved Do not program
6	Reserved Do not program System Error RO, default = 0
5	Runt Packet (< 64 bytes)
3 4	Long Packet ($> 2500 \text{ bytes}$)
3	FIFO Overflow Error
2	Frame Alignment Error
1	CRC Error
0	Receiver Error
U	Receiver Error NO, ucraunt – 0

Offset 2B-28 -					
31-0 Rx D				·SS	RO
Offset 2F-2C - 31-0 Rx D				dress	RO
Note: Rx20-2	Freflect val	ues from t	the RD be	eing accesse	ed.



Offset 4	13-40 – Transmit Status (0000 0000h)RW	Offset 4	7-44 – Tx Data Buffer Control (0000 0000h) RO
31	Descriptor Owner	31-24	Reserved always reads 0
	0 Descriptor Owned By Host (NIC cannot	23	Send-Complete Interrupt
	access descriptor)		0 Interrupt not generated default
	1 Descriptor Owned by NIC (NIC can access		1 Interrupt generated after send complete
	descriptor)	22	End of Transmit Packet
	This bit has no default so must be set by the driver at		For packets too large to fit into a single transmit
	initialization.		descriptor and thus occupy multiple TD's, this bit
30-16	Reserved always reads 0		reports whether this TD is the End TD.
15	Transmit Error RO , default = 0		0 This TD is not the End TDdefault
	0 Transmit Successfuldefault		1 This TD is the End TD
	1 Excessive Collisions During Transmit Attempt	21	Start of Transmit Packet
14	Reserved always reads 0		For packets too large to fit into a single transmit
13	System Error RO , default = 0		descriptor and thus occupy multiple TD's, this bit
12	Invalid TD Format or Structure or TD Overflow		reports whether this TD is the Start TD.
	$\mathbf{RO, default} = 0$		0 This TD is not the Start TD default
11	Reserved Do not program		1 This TD is the Start TD
10	Carrier Sense Lost During Transmit RO, def = 0		Reserved always reads 0
9	Out of Window CollisionRO, $def = 0$	16	Disable CRC Generation default = 0
	(collision outside initial 64 bytes)	15	Chain Buffer default = 0
8	Transmit Abort (Excessive Collisions). RO, $def = 0$		Reserved always reads 0
7	CD Heartbeat Issued ($10BaseT Only$) RO, $def = 0$	10-0	Tx Data Buffer Size default = 0
6-5	Reserved always reads 0		The transmit data buffer size for this descriptor. The
4	Collision Detected During Transmit RO , $def = 0$		total byte count of the entire frame will be stored in
3-0	Collision Retry CountRO, $def = 0$		the last descriptor.
			B-48 – Tx Data Buffer Start AddressRO
		31-0	Tx Data Buffer Start Address
		Offset 4	F-4C – Tx Data Buffer Branch AddressRO

31-4 Tx Data Buffer Branch Address

1 No interrupt generated

Tx Interrupt Enable

3-1 Reserved

.....always reads 0

0 Issue interrupt for this packet default



Offset (6C – PHY Address (01h)RW	Offset (6E – Buffer Control 0 (00h)RW
7-6	MII Management Polling Timer Interval (Polling	7-3	Reserved
	PHY)	2-0	DMA Length
	00 1024 MDC Clock Cyclesdefault		000 32 bytes 8 DWdefault
	01 512 MDC Clock Cycles		001 64 bytes 16 DW
	10 128 MDC Clock Cycles		010 128 bytes 32 DW
	11 64 MDC Clock Cycles		011 256 bytes 64 DW
	MDC is an internal clock with a 960 ns cycle time.		100 512 bytes 128 DW
5	Accelerate MDC Speed		101 1024 bytes 256 DW
	0 Normaldefault		11x Store & Forward
	1 4x Accelerated	0.00	CE D 60 C (14 (001)
4-0	Extended PHY Device Address default = 01h		6F – Buffer Control 1 (00h)RW
	Stored from EEPROM during power-up or EEPROM	7-3	Reserved Do not program
	auto-reload but can be programmed by software	2-0	Polling Interval Timer
O.CC 4	CD MH C((121)		This field determines the polling interval when TX /
	6D - MII Status (13h)RW		RX Auto-Polling is enabled (LAN I/O Rx09[3]=0).
7	PHY Reset		000 2 ¹³ V-Link Clocks
	0 PHY reset not asserteddefault		001 2 ¹⁵ V-Link Clocks
	1 PHY reset asserted		001 2 ¹⁴ V-Link Clocks
6-5	Reserved always reads 0		001 2 ¹² V-Link Clocks
4	PHY Option		001 2 ¹¹ V-Link Clocks
	0 PHY address updated from EEPROM		001 2 ¹⁰ V-Link Clocks
2	1 Use default PHY address of 0001hdefault		001 29 V-Link Clocks
3	PHY Device Received Error		001 28 V-Link Clocks
	0 No MII errordefault		
•	1 MII Error		
2	Reserved always reads 0		
1	Link Failure		
	0 Link successful		
0	1 Link unsuccessful (no connection)default		
0	PHY Speed		
	0 100 Mb		
	1 10 Mbdefault		



7 MII (PHY) Auto Polling 0 Disable	 7 MII (PHY) Auto Polling 0 Disable	Offset '	70 – MII Management Port Command (00h)RW	Offset	74 – EEPROM Command / Status (00h)RW
O Disable default 1 Enable (polling interval determined by Rx6C[7:6]) 6 PHY Read Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. O Disable default 1 Enable 5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. O Disable default 1 Enable 5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. O Disable default 1 Enable 6 PHY Direct Programming Mode O Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (rad), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. O Phy Direct Programming Clock 1 Phy Direct Programming Read Data InRO During direct programming (rad), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit.	Set when EEPROM loading is complete. Enable (polling interval determined by Rx6C[7:6])				
1 Enable (polling interval determined by Rx6C[7:6]) 6 PHY Read Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	Enable (polling interval determined by RX6C[7:6]	,		,	
Rx6C[7:6]) 6 PHY Read Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	When this bit is set, configuration data (in Rx6E, 6F, 74, 78, 79, 7A, and 7B) will start to be programmed into the EEPROM. Second of the programmed of the programming of the EEPROM of the programming Clock This bit as as the clock during direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. Reproductive to the programming of th				
6 PHY Read Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	Fig. 2. Fig. 3. Fig. 7.4, 78, 79, 7A, and 7B) will start to be programmed into the EEPROM. 7. Folling mechanism is idle (polling can be Fig. 2. Fig. 79, 7A, and 7B) will start to be programmed into the EEPROM Content		• •	0	
Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	Every time this bit is set to one, the Phy is read once. The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable				
The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	The address read is determined by Rx71[4:0] and the data is stored in Rx73-72. 0 Disable	6	PHY Read		74, 78, 79, 7A, and 7B) will start to be programmed
data is stored in Rx73-72. 0 Disable	data is stored in Rx73-72. 0 Disable		Every time this bit is set to one, the Phy is read once.		into the EEPROM.
data is stored in Rx73-72. 0 Disable	data is stored in Rx73-72. 0 Disable		The address read is determined by Rx71[4:0] and the	5	Dynamically Reload EEPROM Content def = 0
o Disable	reloaded from EEPROM. 1 Enable Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable dists 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 4 PHY Direct Programming Mode 0 Disable (bits 3-0 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator Phy Direct Programming Write Data Out During direct programming Write Data Out During direct programming Write Data Out During direct programming (read), every time bit-2 of this register (the "clock") toggles. 1 Phy Direct Programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 9 Phy Direct Programming Clock This bit acts as the clock for direct programming of the EEPROM Direct Programming Write Data During direct programming Write Data Out During direct programming Write Data Out EEPROM Direct Programming Write Data During direct programming Write Data During direct programming Write Data During direct programming (write), the value in this bit is written to the EEPROM Data In pin and written to the EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. 5 PHY Direct Programming (clock This bit acts as the clock for direct programming of the EEPROM Direct Programming Write Data During direct programming Read Data InRO During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. 6 EEPROM Direct Programming Read DataRO During direct programming (read), every time bit-2 of this register (the "clock") toggles. 7 Polling Status 1 Polling status 1 Enable (allow EEPROM control (00h)				
1 Enable 5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	1 Enable 5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable				
5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	5 PHY Write Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable			4	
Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. O Disable	Every time this bit is set to one, the PHY is written once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	_		4	
once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	once. The address written is determined by Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	5			
Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable	Rx71[4:0] and the value in Rx73-72 will be written to the PHY. 0 Disable				
the PHY. 0 Disable	the PHY. 0 Disable		once. The address written is determined by	3	EEPROM Direct Programming Chip Select
the PHY. 0 Disable	the PHY. 0 Disable		Rx71[4:0] and the value in Rx73-72 will be written to		This bit must be set to allow proramming of the
 0 Disable	2 PHY Direct Programming Mode 3 Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 1 Phy Direct Programming Clock This bit acts as the clock during direct programming (write), the value in this bit is presented to the EEPROM Data In pin and written to the EEPROM Direct Programming Read DataRO During direct programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 1 Phy Direct Programming Clock This bit acts as the clock during in this bit is presented to the EEPROM Data In pin and written to the EEPROM Direct Programming Read DataRO During direct programming (read), every time the "clock" (bit-0) toggles, the value on the EEPROM Data Out pin is stored in this bit. 2 Phy Direct Programming Clock This bit acts as the clock during in this bit is presented to the EEPROM During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. 3 Phy Direct Programming Clock This bit acts as the clock during in this bit is presented to the EEPROM During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. 4 Phy Direct Programming Clock This bit acts as the clock "During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. 5 EEPROM Embedded & Direct Programming (Planta Data Data Data Data Data Data Data				
1 Enable 4 PHY Direct Programming Mode O Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data In	1 Enable 4 PHY Direct Programming Mode O Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock for direct programming of the EEPROM. 1 EEPROM Direct Programming (write), the value in this bit is presented to the EEPROM Data In pin and written to the EEPROM every time bit-2 of this register (the "clock") toggles. 0 EEPROM Direct Programming Read DataRO During direct programming Read DataRO During direct programming Read DataRO During direct programming Clock This bit acts as the clock for direct programming of the EEPROM. 1 EEPROM Direct Programming (write), the value in this bit is presented to the EEPROM every time bit-2 of this register (the "clock") toggles. 0 EEPROM Direct Programming Read DataRO During direct programming Read DataRO During direct programming Clock This bit acts as the clock for direct programming of the EEPROM. O EPROM Direct Programming (write), the value in this bit is presented to the EEPROM overy time bit-2 of this register (the "clock") toggles. O EEPROM Direct Programming Read DataRO During direct programming (read), every time bit-2 of this register (the "clock") toggles. O EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. O EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. O Disable (EEPROM control (00h)			2	
4 PHY Direct Programming Mode 0 Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data In	 4 PHY Direct Programming Mode 0 Disable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time bit-2 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 0 Pfiset 71 – MII Management Port Address (81h)RW 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be the EEPROM Direct Programming Write Data During direct programming (read), every time bit-2 of this register (the "clock") toggles. EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. Offset 78 – EEPROM Control (00h)			2	
 Disable (bits 3-0 are ignored, see bits 6-5)def Enable (bits 6-5 are ignored, see bits 2-0) MDIO Output Enable Indicator Phy Direct Programming Write Data Out	1 Enable (bits 3-0 are ignored, see bits 6-5)def 1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 0 Phylling Status 0 Polling Status 1 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be				
1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock During direct programming (write), the value in this bit is presented to the EEPROM Data In pin and written to the EEPROM every time bit-2 of this register (the "clock") toggles. During direct programming Read DataRO During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit.	1 Enable (bits 6-5 are ignored, see bits 2-0) 3 MDIO Output Enable Indicator 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming Read Data InRO During direct programming Read Data InRO During direct programming Read DataRO During direct programming (write), the value in this bit is presented to the EEPROM every time bit-2 of this register (the "clock") toggles. 0 Phy Direct Programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be	4			
 MDIO Output Enable Indicator Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. Phy Direct Programming Clock During direct programming Clock 	 MDIO Output Enable Indicator Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Poffset 71 – MII Management Port Address (81h)RW Polling Status Polling mechanism is busy (polling can't be initiated) Polling mechanism is idle (polling can be 		0 Disable (bits 3-0 are ignored, see bits 6-5)def	1	
 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock written to the EEPROM every time bit-2 of this register (the "clock") toggles. During direct programming (read), every time bit-2 of this register (the "clock") toggles. 0 EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. 0 EEPROM Data Out pin is stored in this bit.	2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be		1 Enable (bits 6-5 are ignored, see bits 2-0)		During direct programming (write), the value in this
 2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock written to the EEPROM every time bit-2 of this register (the "clock") toggles. During direct programming (read), every time bit-2 of this register (the "clock") toggles. 0 EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. 0 EEPROM Data Out pin is stored in this bit.	2 Phy Direct Programming Write Data Out During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be	3	MDIO Output Enable Indicator		bit is presented to the EEPROM Data In pin and
During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 1 Phy Direct Programming Clock O Phy Direct Programming Clock Tegister (the "clock") toggles. EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles. During direct programming (read), every time bit-2 of this register (the "clock") toggles. EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles.	During direct programming (write), the value in this bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be				
bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock EEPROM Direct Programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit.	bit is written to the Phy every time bit-0 of this register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be During direct Programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. Offset 78 – EEPROM Control (00h)	_			
register (the "clock") toggles. During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the BEPROM Data Out pin is stored in this bit. EEPROM Data Out pin is stored in this bit. Phy Direct Programming Clock Phy Direct Programming Clock	register (the "clock") toggles. 1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be During direct programming (read), every time bit-2 of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. Offset 78 – EEPROM Control (00h)RW 7 EEPROM Embedded & Direct Programming 0 Disable (EEPROM cannot be programmed) def 1 Enable (allow EEPROM to be programmed) 6 Extension Clock 0 Disable			0	
1 Phy Direct Programming Read Data InRO During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. 0 Phy Direct Programming Clock	of this register (the "clock") toggles, the value on the EEPROM Data Out pin is stored in this bit. Original direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Original Physical Physic			U	
During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. O Phy Direct Programming Clock EEPROM Data Out pin is stored in this bit.	During direct programming (read), every time the "clock" (bit-0) toggles, the value from the Phy is stored in this bit. O Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Offset 71 – MII Management Port Address (81h)RW Polling Status O Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be				
"clock" (bit-0) toggles, the value from the Phy is stored in this bit. O Phy Direct Programming Clock	"clock" (bit-0) toggles, the value from the Phy is stored in this bit. O Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Offset 71 – MII Management Port Address (81h)RW Polling Status O Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be	1			
stored in this bit. O Phy Direct Programming Clock	stored in this bit. Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Offset 71 – MII Management Port Address (81h)RW Polling Status O Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be Offset 78 – EEPROM Control (00h)RW EEPROM Embedded & Direct Programming O Disable (EEPROM cannot be programmed) def 1 Enable (allow EEPROM to be programmed) Extension Clock O Disable		During direct programming (read), every time the		EEPROM Data Out pin is stored in this bit.
stored in this bit. O Phy Direct Programming Clock	stored in this bit. Phy Direct Programming Clock This bit acts as the clock during direct reads from and direct writes to the Phy. Offset 71 – MII Management Port Address (81h)RW Polling Status O Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be Offset 78 – EEPROM Control (00h)RW EEPROM Embedded & Direct Programming O Disable (EEPROM cannot be programmed) def 1 Enable (allow EEPROM to be programmed) Extension Clock O Disable		"clock" (bit-0) toggles, the value from the Phy is		
0 Phy Direct Programming Clock	Offset 71 – MII Management Port Address (81h)RW Polling Status O Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be				
U Thy Direct Togramming Clock	This bit acts as the clock during direct reads from and direct writes to the Phy. 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be	n			
	7 EEPROM Embedded & Direct Programming 0 Disable (EEPROM cannot be programmed) def 1 Enable (allow EEPROM to be programmed) 1 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be	U		Offset	78 – EEPROM Control (00h)RW
This bit acts as the clock during direct reads from and	Offset 71 – MII Management Port Address (81h)RW 7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be 0 Disable (EEPROM cannot be programmed) def 1 Enable (allow EEPROM to be programmed) 6 Extension Clock 0 Disable				
	Offset 71 – MII Management Port Address (81h)RW7Polling Status6Extension Clock0Polling mechanism is busy (polling can't be initiated)0Disable		direct writes to the Phy.	,	
· · · · · · · · · · · · · · · · · · ·	7 Polling Status 0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be 6 Extension Clock 0 Disable	0.00	71 MILM 4 D. 4 A.I (011) DW		` ' '
	0 Polling mechanism is busy (polling can't be initiated) 1 Polling mechanism is idle (polling can be 0 Disable		_	_	
	initiated) 1 Enable (the clock to the EEPROM is sent prior to the start of data to allow more time for the	7	Polling Status	6	
	initiated) 1 Polling mechanism is idle (polling can be 1 Enable (the clock to the EEPROM is sent prior to the start of data to allow more time for the		0 Polling mechanism is busy (polling can't be		
initiated) 1 Enable (the clock to the EEPROM is sent prior	1 Polling mechanism is idle (polling can be to the start of data to allow more time for the		initiated)		1 Enable (the clock to the EEPROM is sent prior
					to the start of data to allow more time for the
'	'	(5.0	
·	(Dalling Thurs Share Sall Recorded Salvaya reads ()	0		3-0	Reservedarways reads 0
U POIL One Cycledefault	6 Polling Type 5-0 Reservedalways reads 0				
	0 Poll One Cycledefault		1 Auto polling – close the pause function at bit-5		
1 Auto polling – close the pause function at bit-5	0 Poll One Cycledefault	5	Polling Complete		
1 Auto polling – close the pause function at bit-55 Polling Complete	0 Poll One Cycledefault 1 Auto polling – close the pause function at bit-5 5 Polling Complete				
1 Auto polling – close the pause function at bit-55 Polling Complete	0 Poll One Cycledefault 1 Auto polling – close the pause function at bit-5 5 Polling Complete				
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault	0 Poll One Cycle	4_0			
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault 1 Polling complete (auto polling data ready)	0 Poll One Cycle	7-0			
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault 1 Polling complete (auto polling data ready) 4-0 MII Management Port Address Bits 4-0def = 01h	0 Poll One Cycle				
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not complete	0 Poll One Cycle		be read or written.		
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault 1 Polling complete (auto polling data ready) 4-0 MII Management Port Address Bits 4-0def = 01h	0 Poll One Cycle	Offact	72 77 MII Managament Dout Data Data DW		
1 Auto polling – close the pause function at bit-5 Polling Complete 0 Polling not complete	0 Poll One Cycle				
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not complete	O Poll One Cycle				
·	C D. II 'I'	0		3-0	Reserveuaiways ieaus 0
0 Poll One Cycledefault	· - ·8 - / F ·		0 Poll One Cycledefault		
	· - ·8 - / F ·				
	0 Poll One Cycledefault	5			
1 Auto polling – close the pause function at bit-5	0 Poll One Cycledefault 1 Auto polling – close the pause function at bit-5	3			
1 Auto polling – close the pause function at bit-55 Polling Complete	0 Poll One Cycledefault 1 Auto polling – close the pause function at bit-5 5 Polling Complete				
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault	0 Poll One Cycle	4.0			
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault 1 Polling complete (auto polling data ready)	0 Poll One Cycle	4-0			
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not completedefault 1 Polling complete (auto polling data ready) 4-0 MII Management Port Address Bits 4-0def = 01h	0 Poll One Cycle		This field contains the address of the PHY register to		
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not complete	0 Poll One Cycle		be read or written.		
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not complete	0 Poll One Cycle				
1 Auto polling – close the pause function at bit-5 Polling Complete 0 Polling not complete	0 Poll One Cycle	<u>Utiset</u>	13-12 – MIII Management Port Data DataRW		
1 Auto polling – close the pause function at bit-5 5 Polling Complete 0 Polling not complete	O Poll One Cycle	After a	Phy read, the data read from the PHY is stored in this		
1 Auto polling – close the pause function at bit-5 Polling Complete 0 Polling not complete	O Poll One Cycle		For writing to the Dhy, the data to be written is placed		

in this register.

register. For writes to the Phy, the data to be written is placed



Offset	79 – Configuration 1 (00h)RW	Offset	7A – Configuration 2 (00h)RW
7	Transmit Frame Queueing	7	Reservedalways reads 0
	0 Enable (frames from the PCI bus can be	6	Unused BootROM Address MA
	queued in the transmit FIFO - a maximum of		This bit controls whether unused BootROM memory
	2 packets may be queued)default		address bits are tied high.
	1 Disable		0 Not tied highdefault
6	Data Parity Generation and Checking		1 Tied high
	This bit controls whether PCI parity is enabled.	5	Delayed Transactions for BootROM Memory
	0 Enabledefault		Read
	1 Disable		This bit controls whether PCI delayed transactions
5	Memory-Read-Line Supported		are enabled.
	This bit controls whether PCI Memory-Read-Line is		0 Disabledefault
	supported.		1 Enable
	0 Enabledefault	4-0	Reserved always reads 0
	1 Disable		·
4	Transmit FIFO DMA Interleaved to Receiving		
	FIFO DMA After 32 DW Transaction	0.00	T D C (* 4 4 4 (001)
	This bit controls whether during a transmit, priority	Offset	7B – Configuration 3 (00h)RW
	can be given to a receive transaction.	7	Memory Mapped I/O Access
	0 Disabledefault		0 Disabledefault
	1 Enable (during a transmit, if a receive request		1 Enable
	is seen, the transmit is paused after 32 DW's	6-4	Reserved (Do Not Program) default = 0
	and priority is given to the receive)	3	Backoff Algorithm
3	Receive FIFO DMA Interleaved to Transmitting		0 Fixeddefault
_	FIFO DMA After 32 DW Transaction		1 Random
	This bit controls whether during a receive, priority	2-1	Reserved (Do Not Program) default = 0
	can be given to a transmit transaction.	0	Backoff Algorithm Optional
	0 Disabledefault		0 Disabledefault
	1 Enable (during a receive, if a transmit request		1 Enable
	is seen, the receive is paused after 32 DW's		
	and priority is given to the transmit)		
2	Memory Read Wait States (for ISA only)		
_	0 Nonedefault		
	1 Insert one wait state 2222		
1	Memory Write Wait States s (for ISA only)		
-	0 Nonedefault		
	1 Insert one wait state 2222		
0	Latency Timer		
v	This bit controls whether PCI Delayed Transactions		

are enabled.

Enable

0 Disabledefault



Offset 8	<u>80 – Miscellaneous 1 (00h)RW</u>
7-4	Reserved always reads 0
3	Full Duplex Flow Control
	0 Disabledefault
	1 Enable
2	Half Duplex Flow Control
	0 Disabledefault
	1 Enable
1	Soft Timer 0 Status / Start
	0 Timer Countingdefault
	(write 0 after time out to start timer counting)
	1 Timer Timed Out
0	Soft Timer 0 Enable
	0 Disabledefault
	1 Enable timer to count
Official	91 Missallanssons 2 (00L)
	81 – Miscellaneous 2 (00h)RW
7	Reserved always reads 0
6	Force Software Reset
	Setting this bit resets the MAC. This bit functions
	differently from Rx09[7] in that when Rx09[7] is set,
	the MAC will reset only after all state machines are
	in idle mode (all on-going transactions have been
	completed). When this bit is set, the MAC will be
	reset regardless of the status of the state machines.
	This bit is used when Rx09[7] cannot force a reset
	due to issues with the state machines.
	0 Normal
5	1 10100110001
5 4-1	Reserved (Do Not Program) default = 0 Reserved always reads 0
4-1 0	=======================================
v	
ŭ	Soft Timer 1 Enable
ŭ	O Disable

Offset	83 – Sticky Hardware Control (00h) RW
7	Legacy WOL Status (for software reference) RO
	This bit reports whether legacy WOL is supported.
	0 Disabledefault
	1 Enable
6-4	Reserved always reads 0
3	Legacy WOL StatusRO
	This bit is set when there is a legacy WOL event.
	0 No legacy WOL event occurred default
	1 Legacy WOL event occurred
2	Legacy WOL Enable
	This bit controls whether legacy WOL is a wake
	event.
	0 Disable (if a wake event is detected (bit- $3 = 1$),
	PME# will not be asserted)default
	1 Enable (if a wake event is detected (bit- $3 = 1$),
	PME# will be asserted)
1-0	Sticky DS Shadow
	This field reports the current power management
	state of the device.
	00 D0 State default
	01 D1 State
	10 D2 State
	11 D3 State



Offset 84 – MII Interrupt Status (00h)	Offset 8D-8C – Flash Address
(will be set by transmit shutdown) 2 Reserved	7-2 Reserved
7 Interrupt on MII Interrupt Status (Rx84) Bit-7 6 Interrupt on MII Interrupt Status (Rx84) Bit-6 5 Reserved	Offset 91 – Flash Write Data In



Offset 95-94 - Suspend Mode MII Address (0000h)RW

Offset 96 - Suspend Mode PHY Address (00h).....RW

Offset 9	99-98 – Pause Timer (0000h)RW
	Pause Timer Valuedef = 0
	This field is used for full duplex flow control. When
	the Receive FIFO is nearly full, The transmitter can
	send a pause frame to the transmitting side (generally
	a switch) to request a pause. The length of pause
	time is determined by this field.
Offset 9	9A – Pause Status (00h)RW
7-1	Reserved always reads 0
0	Pause Status
	0 Not paused default
	1 Paused
	1 1 duscu
Officet (PD-9C – Soft Timer 0 (0000h)RW
7-0	Soft Timer 0 Count Value default = 0
	This field reports the count value of soft timer 0.
Offset 9	9F-9E – Soft Timer 1 (0000h)RW
7-0	Soft Timer 1 Count Value default = 0
	This field reports the count value of soft timer 1.
	ī



Offset A0 – Wake On LAN Control Set (00h).....RW Offset A4 – Wake On LAN Control Clear (00h)....RW

- 7 **Link Off Detected** (determines whether the system wakes up from link off detection)
- **6 Link On Detected** (determines whether the system wakes up from link <u>on</u> detection)
- 5 Magic Packet Filter (determines whether the system wakes up when a Magic Packet is detected)
- 4 Unicast Filter (determines whether the system wakes up when a Unicast Packet is detected)
- 3 CRC3 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC3 pattern is detected)
- 2 CRC2 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC2 pattern is detected)
- 1 CRC1 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC1 pattern is detected)
- **O** CRC0 Pattern Match Filtering (determines whether the system wakes up when packet matching CRC0 pattern is detected)

All bits above:

0 Disabledefault

1 Enable

Offset A1 – Power Configuration Set (00h)RW Offset A5 - Power Configuration Clear (00h).....RWalways reads 0 Reserved 7-6 WOL Type 5 0 Driven by Level default 1 Driven By Pulse Legacy WOL 4 0 Disabledefault Enable always reads 0 Reserved 3-2 **Reserved (Do Not Program)**.....default = 0

Offset A3 – Wake On LAN Configuration Set (00h)..... RW Offset A7 – Wake On LAN Configuration Clear (00h). RW

- 7 Force Power Management Enable over PME Enable Bit (Legacy Use Only)
- **6** Full Duplex During Suspend
- 5 Accept Multicast During Suspend

This bit controls whether multicast packets are accepted during suspend state. Whether a multicast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

4 Accept Broadcast During Suspend

This bit controls whether broadcast packets are accepted during suspend state. Whether a broadcast packet will actually wake up the system depends on whether the packet is a type of packet set to wake up the system, as determined by RxA0[5:0].

3 MDC Acceleration

1

Enable

2 Extend Clock During Suspend

When enabled, the clock to the PHY is sent prior to the start of data to allow more time for the PHY to return to ready state.

1-0 Reserved always reads 0
All bits above:
0 Disable default

 Offset BF-BC – Pattern CRC3
 RW

 127-0 CRC3 Pattern
 default = 0



FUNCTIONAL DESCRIPTIONS

Power Management

Refer to ACPI Specification v2.0 and APM specification v1.2 for additional information.

Power Management Subsystem Overview

The power management function of the VT8237R is indicated in the following block diagram:




Figure 5. Power Management Subsystem Block Diagram



Processor Bus States

The VT8237R supports the complete set of C0 to C3 processor states as specified in the Advanced Configuration and Power Interface (ACPI) specification (and defined in ACPI I/O space Registers 10-15):

- C0: Normal Operation
- C1: CPU Halt (controlled by software).
- C2: Stop Clock. Entered when the Processor Level 2 register (PMIO Rx14) is read. The STPCLK# signal is asserted to put the processor in the Stop Grant State. The CPUSTP# signal is not asserted so that host clocks remain running. To exit this state, the chip negates STPCLK#.
- C3: Suspend. Entered when the Processor Level 3 register (PMIO Rx15) is read. In addition to STPCLK# assertion as in the C2 state, the SUSST1# (suspend status 1) signal is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz suspend clock (SUSCLK) provided by the VT8237R. If the Host Stop bit is enabled, then CPUSTP# is also asserted to stop clock generation and put the CPU into Stop Clock State. To exit this state, the chip negates CPUSTP# and allows time for the processor PLL to lock. Then the SUSST1# and STPCLK# signals are negated to resume to normal operation.

During normal operation, two mechanisms are provided to modulate CPU execution and control power consumption by throttling the duty cycle of STPCLK#:

- a. Setting the Throttle Enable bit to 1, the duty cycle defined in Throttle Duty Cycle (PMIO Rx10) is used.
- THRM# pin assertion enables automatic clock throttling with duty cycle pre-configured in THRM# Duty Cycle (PCI configuration Rx4C).

System Suspend States and Power Plane Control

There are three power planes inside the VT8237R. The first power plane (VSUS33) is always on unless turned off by the mechanical switch. The second power plane (VCC) is controlled by chip output SUSC# (also called "PSON"). The third plane (VCCRTC) is powered by the combination of the VSUS33 and the external battery (VBAT) for the integrated real time clock. Most of the circuitry inside the VT8237R is powered by VCC. The amount of logic powered by VSUS33 is very small; its main function is to control the supply of VCC and other power planes. VCCRTC is always on unless both the mechanical switch and VBAT are removed.

The VT8237R supports multiple system suspend states by configuring the SLP_TYP field of ACPI I/O space register Rx4-5:

- a) POS (Power On Suspend): Most devices in the system remain powered. The host bus is put into an equivalent of the C3 state. In particular, the CPU is put into the Stop Grant State or Stop Clock State depending on the setting of the Host Stop bit. SUSST1# is asserted to tell the north bridge to switch to "Suspend DRAM Refresh" mode based on the 32KHz SUSCLK provided by the VT8237R. As to the PCI bus, setting the PCLK Run bit to 0 enables the CLKRUN protocol defined in the PCI Mobile Design Guide. That is, the PCKRUN# pin will be de-activated after the PCI bus is idle for 26 clocks. Any PCI bus masters including the north bridge may resume PCI clock operation by pulling the PCKRUN# pin low. During the PCKRUN# deactivation period, the PCISTP# pin may be activated to disable the output of the PCI clock generator if the PCI STP bit is enabled. When the system resumes from POS, the VT8237R can optionally resume without resetting the system, can reset the processor only, or can reset the entire system. When no reset is performed, the chip only needs to wait for the clock synthesizer and processor PLL to lock before the system is resumed, which typically takes 20ms.
- b) STR (Suspend to RAM): Power is removed from most of the system except the system DRAM. Power is supplied to the suspend refresh logic in the north bridge (e.g., VSUS25 or equivalent) and the suspend logic of the VT8237R (VSUS33).
- c) STD (Suspend to Disk, also called Soft-off): Power is removed from most of the system except the suspend logic of VT8237R (VSUS33).
- **d) Mechanical Off:** This is not a suspend state. All power in the system is removed except the RTC battery.



The suspend state is entered by setting the Sleep Enable bit to 1. Three power plane control signals (SUSA#, SUSB# and SUSC#) are provided to turn off more system power planes as the system moves to deeper power-down states, i.e., from normal operation to POS (only SUSA# asserted), to STR (both SUSA# and SUSB# asserted), and to STD (all three SUS# signals asserted). In particular, the assertion of SUSC# can be used to turn off the VCC supply to the VT8237R.

One additional suspend status indicator (SUSST1#) is provided to inform the north bridge and the rest of the system of the processor and system suspend states. SUSST1# is asserted when the system enters the suspend state or the processor enters the C3 state. SUSST1# is connected to the north bridge to switch between normal and suspend-DRAM-refresh modes.

General Purpose I/O Ports

As ACPI compliant hardware, the VT8237R includes PWRBTN#, SLPBTN#, and RI# pins to implement power button, sleep button, and ring indicator functionality, respectively. Furthermore, the VT8237R offers many general-purpose I/O ports with the following capabilities:

- I²C / SMB Support
- Thermal Detect
- Notebook Lid Open / Close Detect
- Battery Low Detect
- Twelve General Purpose Input Ports (multiplexed with other functions).
- Nineteen General Purpose Output Ports (1 dedicated and 18 multiplexed with other functions)
- Four General Purpose Input / Output Ports (multiplexed with other functions)

In addition, the VT8237R provides an external dedicated SMI pin (EXTSMI#). The external SMI input can be programmed to trigger an SCI or SMI at both the rising and falling edges of the corresponding input signal. Software can check the status of the input pin and take appropriate actions.

Power Management Events

Three types of power management events are supported:

- 1) **ACPI-required Fixed Events** defined in the PM1a Status and PM1a Enable registers. These events can trigger either SCI or SMI depending on the SCI Enable bit:
 - PWRBTN# Triggering
 - RTC Alarm
 - · Sleep Button
 - ACPI Power Management Timer Carry (always SCI)
 - BIOS Release (always SCI)
- 2) ACPI-aware General Purpose Function Events defined in the GP Status and GP SCI Enable, and GP SMI Enable registers. These events can trigger either SCI or SMI depending on the setting of individual SMI and SCI enable bits:
 - · External SMI triggering
 - USB Resume
 - Ring Indicator (RI#)
 - Battery Low Detect (BATLOW#)
 - Notebook Lid Open/Close Detect (LID)
 - Thermal Detect (THRM#)



- 3) **Generic Global Events** defined in the Global Status and Global Enable registers. These registers are mainly used for SMI:
 - · PCI Bus Clock Run Resume
 - Primary Interrupt Occurance
 - · GP0 and GP1 Timer Time Out
 - Secondary Event Timer Time Out
 - Occurrence of Primary Events (defined in the Primary Activity Status and Primary Activity Enable registers)
 - Legacy USB accesses (keyboard and mouse)
 - Software SMI

System and Processor Resume Events

Depending on the system suspend state, different features can be enabled to resume the system. There are two classes of resume events:

- a) VSUS-based events. Event logic resides in the VSUS plane and thus can resume the system from any suspend state. Such events include PWRBTN#, RI#, BATLOW#, LID, SMBus resume event, RTC alarm, EXTSMI#, and GP1 (EXTSMI1#).
- b) VCC-Based Events. Event logic resides in the VCC plane and thus can only resume the system from the POS state. Such events include the ACPI PM timer, USB resume, and EXTSMIn#.




Figure 6. System Block Diagram Using the PT800 North Bridge



Legacy Power Management Timers

In addition to the ACPI power management timer, the VT8237R includes the following four legacy power management timers:

GP0 Timer: general purpose timer with primary event **GP1 Timer**: general purpose timer with peripheral event reload

Secondary Event Timer: to monitor secondary events **Conserve Mode Timer**: Hardware-controlled return to standby

The normal sequence of operations for a general purpose timer (GP0 or GP1) is to

- 1) First program the time base and timer value of the initial count (register GP Timer Count).
- 2) Then activate counting by setting the GP0 Start or GP1 Start bit to one: the timer will start with the initial count and count down towards 0.
- 3) When the timer counts down to zero, an SMI will be generated if enabled (GP0 Timeout Enable and GP1 Timeout Enable in the Global Enable register) with status recorded (GP0 Tomeout Status and GP1 Timeout Status in the Global Status register).
- 4) Each timer can also be programmed to reload the initial count and restart counting automatically after counting down to 0. This feature is not used in standard VIA BIOS.

The GP0 and GP1 timers can be used just as the general purpose timers described above. However, they can also be programmed to reload the initial count by system primary events or peripheral events thus used as primary event (global standby) timer and peripheral timer, respectively. The secondary event timer is solely used to monitor secondary events.

System Primary and Secondary Events

Primary system events are distinguished in the Primary Activity Status and Primary Activity Enable registers:

Bit Event
7 Keyboard Access
6 Serial Port Access
5 Parallel Port Access
4 Video Access
7 I/O ports 3F8h-3FFh, 2F8h-2FFh, 3E8h-3EFh, or 2E8h-2EFh
7 I/O ports 378h-37Fh or 278h-27Fh 1/O ports 3B0h-3DFh or memory A/B segments
7 IDE/Floppy Access
8 I/O ports 1F0h-1F7h, 170h-177h, or 3F5h

2 Reserved

1 **Primary Interrupts** Each channel of the interrupt

controller can be programmed to be a primary or secondary

interrupt

0 ISA Master/DMA Activity

Each category can be enabled as a primary event by setting the corresponding bit of the Primary Activity Enable register to 1. If enabled, the occurrence of the primary event reloads the

GP0 timer if the Primary Activity GP0 Enable bit is also set to 1. The cause of the timer reload is recorded in the corresponding bit of Primary Activity Status register while the timer is reloaded. If no enabled primary event occurs during the count down, the GP0 timer will time out (count down to 0) and the system can be programmed (setting the GP0 Timeout Enable bit in the Global Enable register to one) to trigger an SMI to switch the system to a power down mode.

The VT8237R distinguishes two kinds of interrupt requests as far as power management is concerned: the primary and secondary interrupts. Like other primary events, the occurrence of a primary interrupt demands that the system be restored to full processing capability. Secondary interrupts, however, are typically used for housekeeping tasks in the background unnoticeable to the user. The VT8237R allows each channel of interrupt request to be declared as either primary, secondary, or ignorable in the Primary IRQ Channel and Secondary IRQ Channel registers. Secondary interrupts are the only system secondary events defined in the VT8237R.

Like primary events, primary interrupts can be made to reload the GP0 timer by setting the PIRQ Enable bit to 1. Secondary interrupts do not reload the GP0 timer. Therefore the GP0 timer will time out and the SMI routine can put the system into power down mode if no events other than secondary interrupts are happening periodically in the background.

Primary events can be programmed to trigger an SMI (setting of the Primary Activity Enable bit). Typically, this SMI triggering is turned off during normal system operation to avoid degrading system performance. Triggering is turned on by the SMI routine before entering the power down mode so that the system may be returned to normal operation at the occurrence of primary events. At the same time, the GP0 timer is reloaded and the count down process is restarted.

Peripheral Events

Primary and secondary events define system events in general and the response is typically expressed in terms of system events. Individual peripheral events can also be monitored by the VT8237R through the GP1 timer. The following four categories of peripheral events are distinguished (via the GP Reload Enable register):

Bit-7 Keyboard Access
Bit-6 Serial Port Access
Bit-4 Video Access
Bit-3 IDE/Floppy Access

The four categories are subsets of the primary events as defined in Primary Activity Enable and the occurrence of these events can be checked through a common register Primary Activity Status. As a peripheral timer, GP1 can be used to monitor one (or more than one) of the above four device types by programming the corresponding bit to one and the other bits to zero. Time out of the GP1 timer indicates no activity of the corresponding device type and appropriate action can be taken as a result.

-168-



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Comment
T_{S}	Storage Temperature	-55	125	°C	
T_{C}	Case Operating Temperature	0	85	°C	
V _{CC}	Core Voltage	-0.5	2.625	Volts	2.5V
V _{SUS25}	Suspend Voltage – 2.5V	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSUSB}	Suspend Voltage – USB	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{SUSMII}	Suspend Voltage – LAN	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCVK}	V-Link Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCPLL}	PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCUPLL}	USB PLL Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V _{CCLAN}	LAN Power Voltage	-0.5	$V_{CC} + 0.3$	Volts	2.5V
V_{CC33}	I/O Voltage	-0.5	3.6	Volts	3.3V
V_{SUS33}	Suspend Voltage – 3.3V	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCUSB}	USB Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V _{CCMII}	LAN Voltage	-0.5	$V_{CC33} + 0.3$	Volts	3.3V
V_{BAT}	Battery Voltage	$V_{CC33} - 0.9$	$V_{CC33} + 0.3$	Volts	3.3V
V _{VLVREF}	Reference Voltage – V-Link	-0.5	V _{CCVK} * 0.38	Volts	0.9V
V _{SDVREF}	Reference Voltage – Secondary IDE	-0.5		Volts	
	Input voltage (3.3V only inputs)	-0.5	$V_{CC33} + 0.3$	Volts	FERR#, USBCLK, PWRBTN#, EXTSMI#, BATLOW#, SMBCK1-2, SMBDT1-2

Note: Stress above the conditions listed may cause permanent damage to the device.

Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

$$T_C = 0 - 85$$
°C

$$V_{\text{CC}} = V_{\text{SUS25}} = V_{\text{SUSUSB}} = V_{\text{SUSMII}} = V_{\text{CCVK}} = V_{\text{CCPLL}} = V_{\text{CCUPLL}} = V_{\text{CCLAN}} = 2.5 \text{V} \pm 5\%,$$

$$V_{CC33} = V_{SUS33} = V_{CCUSB} = V_{CCMII} = 3.3V \pm 5\%, \ V_{BAT} = 3.3V + 0.3 \ / \ -0.9V, \ V_{SDVREF} = V_{VLVREF} = 0.9V \pm 5\%, \ GND = 0V + 0.000 \ A_{CCMII} = 0.000 \ A_{CCMII}$$

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input low voltage	-0.5	0.8	V	
V_{IH}	Input high voltage	2.0	$V_{CC33} + 0.3$	V	
V_{OL}	Output low voltage	_	0.45	V	$I_{OL} = 4.0 \text{mA}$
V_{OH}	Output high voltage	2.4		V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input leakage current	_	±10	uA	$0 < V_{\rm IN} < V_{\rm CC33}$
I_{OZ}	Tristate leakage current	_	±20	uA	$0.45 < V_{OUT} < V_{CC33}$



Register Bits Powered by VBAT

Register	Description
RTC Rx0D[7]	VBAT Voltage OK
F0 Rx96[3:0]	CPU Frequency Strapping Value
PMIO Rx20[0]	GPI0 Status
PMIO Rx20[6]	INTRUDER# Status
PMIO Rx22[2]	Enable SCI on KBC PME Asserted

Register Bits Powered by VSUS25

Register	Description			
F0 Rx81[2]	RTC Enable Gated During Soft Off			
F0 Rx94[7:0]	Power Well Control Register			
F0 Rx95[3:0]	Misc Power Well Control Register			
PMIO Rx00[15,11,10,8]	Wake, Abnormal PowerOff, RTC Alarm, and Power Button Status bits			
PMIO Rx02[10,8]	RTC Alarm and Power Button Enables			
PMIO Rx04[12:10]	Sleep Type			
PMIO Rx20[13,11,9:8,5:2]	AC97 Wakeup, LID, USB Resume, Ring, PME#, EXTSMI#, LAN PME, and KBC PME Status bits			
PMIO Rx22[13,11,8,6:3,1:0]	SCI on corresponding bits of PMIO Rx20			
PMIO Rx24[13,11,8,6:3,1:0]	SMI on corresponding bits of PMIO Rx20			
PMIO Rx2C[7,5,2]	LID polarity, Battery Low Resume Disable, Power Button triggering select			
PMIO Rx4C[4:0]	GPO 4:0 Output Value			



Power Requirements

$$T_{\rm C} = 0 - 85^{\circ}{\rm C}$$

$$V_{CC} = V_{SUS25} = V_{SUSUSB} = V_{SUSMII} = V_{CCVK} = V_{CCPLL} = V_{CCUPLL} = V_{CCLAN} = 2.5V \pm 5\%$$

$$\begin{split} &V_{CC}=V_{SUS25}=V_{SUSUSB}=V_{SUSMII}=V_{CCVK}=V_{CCPLL}=V_{CCUPLL}=V_{CCLAN}=2.5V~\pm5\%,\\ &V_{CC33}=V_{SUS33}=V_{CCUSB}=V_{CCMII}=3.3V~\pm5\%,~V_{BAT}=3.3V~\pm0.3~/~-0.9V,~V_{SDVREF}=V_{VLVREF}=0.9V~\pm5\%,~GND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V,~V_{SDVREF}=0.9V~\pm5\%,~CND=0V~+0.3~/~-0.9V~+$$

Symbol	Parameter	Тур	Max	Unit	Condition
I _{CC33} Power Supply Current – I/	Power Supply Current – I/O (3.3V)	50	140	mA	Normal operation
		_	50	uA	STR / STD
		_	<1	uA	Soft Off
I _{CC} Power	over Supply Correct Core (2.5V)	425	534	mA	Normal operation
	Power Supply Current – Core (2.5V)		<1	uA	STR / STD / SoftOff
I _{CCVK}	Power Supply Current – V-Link (2.5V)	34	62	mA	Normal operation
		120	160	uA	STR / STD / SoftOff
I _{SUS33} Po	Power Supply Current – Suspend (3.3V)	13	110	mA	Normal operation
		_	1920	uA	STR / STD / SoftOff
I _{SUS25} Pov	Power Supply Current – Suspend (2.5V)	4.1	4.5	mA	Normal operation
		_	254	uA	STR / STD / SoftOff
I _{SUSUSB} Po	Power Supply Current – Suspend (2.5V) USB	4		mA	Normal operation
		_		uA	STR / STD / SoftOff
I _{SUSMII} Power Suj	Device Complet Company Company (2.5V) I ANI			mA	Normal operation
	ower Supply Current – Suspend (2.5V) LAN	_		uA	STR / STD / SoftOff
I _{CCUSB} Power Supply	Decree County County HCD I/O (2.23)	9		mA	Normal operation
	Power Supply Current – USB I/O (3.3V)	_		uA	STR / STD / SoftOff
I _{CCUPLL} Power	ower Supply Current – USB PLL (2.5V)	63		mA	Normal operation
		_		uA	STR / STD / SoftOff
I _{CCMII}	Power Supply Current – LAN MII (3.3V)			mA	Normal operation
		_		uA	STR / STD / SoftOff
I _{CCLAN}	Power Supply Current – LAN Power (2.5V)			mA	Normal operation
		_		uA	STR / STD / SoftOff
I _{CCA33}	Power Supply Current – SATA (3.3V)			mA	Normal operation
		_		uA	STR / STD / SoftOff
I _{CCAS+ATS}	D 0 1 0 4 04TH (25T)			mA	Normal operation
	Power Supply Current – SATA (2.5V)			uA	STR / STD / SoftOff
I_{CCAO}	Power Supply Current – SATA Oscillator (2.5V)	-		uA	Normal operation
I_{VLVREF}	Power Supply Current – V-Link Reference (0.9V)	_		uA	Normal operation
I_{SDVREF}	Power Supply Current – IDE Reference (0.9)	_		uA	Normal operation
I_{BAT}	Power Supply Current – RTC Battery (3.3V)	_	5	uA	Normal operation
P_D	Demon Dissipation	1.1	2.5	W	Normal operation
	Power Dissipation			W	STR / STD / SoftOff

Note: If there is a possibility that both SATA ports and all eight USB 2.0 ports will have devices attached and transferring data simultaneously, a heat spreader is recommended on the chip (see Design Guide for additional information).



PACKAGE MECHANICAL SPECIFICATIONS




Figure 7. Mechanical Specifications – 539 Pin Ball Grid Array Package






Figure 8. Lead-Free Mechanical Specifications – 539 Pin Ball Grid Array Package