



Data Sheet

PN800 Mobile North Bridge

with Integrated UniChrome Pro 3D / 2D Graphics Controller

Revision 1.04 June 11, 2004

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2003-2004 VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2003-2004, S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Trademark Notices:

VT8235, VT8237, PT800, PT880, PM800, PM880, PN800 and PN880 may only be used to identify products of VIA Technologies

Intel™, Pentium™, MMX™ and SpeedStep™ are registered trademarks of Intel Corporation Windows XP™. Windows 2000™. Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corporation AGP™ is a trademark of the AGP Implementors Forum PCI™ is a registered trademark of the PCI Special Interest Group VESA™ is a trademark of the Video Electronics Standards Association All trademarks are the properties of their respective owners

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated **USA Office:** 940 Mission Court Fremont, CA 94539 **USA** Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com

VIA Technologies Incorporated Taiwan Office: 8th Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453

Home page: http://www.via.com.tw

S3 Graphics Incorporated **USA Office:**

1045 Mission Court Fremont, CA 94539 USA

Tel: (510) 687-4900 Fax: (510) 687-4901

Home Page: http://www.s3graphics.com



REVISION HISTORY

Document Release	Date	Revision	Initials
1.0	3/25/04	Initial external release – same as internal release 0.73 published 2/19/04 except for fix of	DH
		DVP0 strap definitions	
1.01	5/18/04	Fixed DVP0D8,6-4 strap definitions; Fixed VIA logo shape in marking specs	DH
1.02	5/23/04	Fixed positioning of figures 1 & 2; regenerated pdf with change tracking turned off	DH
1.03	6/8/04	Moved GTVCLKIN from GDVP1DET to FPDET	DH
		Updated D0F3Rx52-53 & D0F7Rx57 register definitions	
1.04	6/11/04	Fixed AB and AG pin numbers in "CRT Interface" pin description table	DH
		Fixed GADSTB1F pin name typo in "Flat Panel Interface" pin description table	



TABLE OF CONTENTS

REVISION HISTORY	l
TABLE OF CONTENTS	II
LIST OF FIGURES	IV
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	
HOST CPU INTERFACE	
AGP INTERFACE	
MEMORY CONTROLLER	
ULTRA V-LINK	
SYSTEM POWER MANAGEMENT	
3D Graphics Engine	
128-BIT 2D GRAPHICS ENGINE	
MPEG PLAYBACK	
VIDEO CAPTURE	
LCD, DVI MONITOR AND TV OUTPUT DISPLAY SUPPORT	
HIGH SCREEN RESOLUTION DISPLAY SUPPORT	
PINOUTS	
PIN DIAGRAMS	
PIN LISTS	
PIN DESCRIPTIONS	
CPU Interface Pin Descriptions DDR SDRAM Memory Controller Pin Descriptions	
Accelerated Graphics Port Pin Descriptions	
Ultra V-Link Pin Descriptions	
CRT and Serial Bus Pin Descriptions Dedicated Digital Video Port 0 (DVP0) Pin Descriptions	
AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions	
AGP-Multiplexed Flat Panel Display Port (FPDP) Pin Descriptions	27
Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions	
Compensation and Reference Voltage Pin Descriptions	
Strap Pin Descriptions	
REGISTERS	32
REGISTER OVERVIEW	32
MISCELLANEOUS I/O	40
CONFIGURATION SPACE I/O	40
DEVICE 0 FUNCTION 0 REGISTERS - AGP	41
Device 0 Function 0 Header Registers	
Device 0 Function 0 Device-Specific Registers	
AGP Miscellaneous Control	



AGP Power Management Control	
AGP GART / Graphics Aperture	
AGP 3.0 Registers	
DEVICE 0 FUNCTION 1 REGISTERS – ERROR REPORTING	
Device 0 Function 1 Header Registers	
Device 0 Function 1 Device-Specific Registers	
V-Link Error Reporting	
AGP Error Reporting	
DEVICE 0 FUNCTION 2 REGISTERS - HOST CPU	52
Device 0 Function 2 Header Registers	
Device 0 Function 2 Device-Specific Registers	
Host CPU Control	
Host CPU AGTL+ I/O Control	
DEVICE 0 FUNCTION 3 REGISTERS – DRAM	
Device 0 Function 3 Header Registers	59
Device 0 Function 3 Device-Specific Registers DRAM Control	
ROM Shadow Control	
DRAM Above 4G Control	70
UMA Control	
GMINT Control	
AGP Controller Interface Control	
DEVICE 0 FUNCTION 4 REGISTERS – POWER MANAGEMENT	
Device 0 Function 4 Header Registers	
Device 0 Function 4 Device-Specific Registers	
Power Management Control	
BIOS Scratch	
DEVICE 0 FUNCTION 7 REGISTERS - V-LINK	76
Device 0 Function 7 Header Registers	76
Device 0 Function 7 Device-Specific Registers	
V-Link Control	
PCI Bus Control Graphics Aperture Control	
V-Link CKG Control	
V-Link Compensation / Drive Control.	
DRAM Above 4G Support	
DEVICE 1 REGISTERS – PCI-TO-PCI BRIDGE	84
Device 1 Header Registers	
Device 1 Device-Specific Registers	
AGP Bus Control	
LECTRICAL SPECIFICATIONS	89
ABSOLUTE MAXIMUM RATINGS	89
DC CHARACTERISTICS	89
PACKAGE WEIGHT SPECIFICATIONS	89
POWER CHARACTERISTICS	90
AC TIMING SPECIFICATIONS	91
MECHANICAL ODECIEICATIONS	0.2



LIST OF FIGURES

FIGURE 1. SYSTEM BLOCK DIAGRAM	6
FIGURE 2. INTEGRATED UNICHROME PRO GRAPHICS CONTROLLER INTERNAL BLOCK DIAGRAM	
FIGURE 3. BALL DIAGRAM (TOP VIEW) – FLAT PANEL / DIGITAL VIDEO OUTPUT ENABLED (NO	
EXTERNAL AGP INTERFACE)	10
FIGURE 4. BALL DIAGRAM (TOP VIEW) - EXTERNAL AGP INTERFACE ENABLED ON DISPLAY PINS	11
FIGURE 5. GRAPHICS APERTURE ADDRESS TRANSLATION	45
FIGURE 6. MECHANICAL SPECIFICATIONS – HSBGA-829 BALL GRID ARRAY PACKAGE WITH HEAT	
SPREADER	93

LIST OF TABLES

TABLE 1. SUPPORTED CRT AND PANEL SCREEN RESOLUTIONS	
TABLE 2. SIGNAL PIN LIST (NUMERICAL ORDER) - DISPLAY FUNCTIONS ENABLED	12
TABLE 3. SIGNAL PIN LIST (ALPHABETICAL ORDER) - DISPLAY FUNCTIONS ENABLED	
TABLE 4. SIGNAL PIN LIST (NUMERICAL ORDER) - EXTERNAL AGP INTERFACE ENABLED ON DISPI	LAY
PINS	14
TABLE 5. SIGNAL PIN LIST (ALPHABETICAL ORDER) - EXTERNAL AGP INTERFACE ENABLED ON D	ISPLAY
PINS	15
TABLE 6. POWER, GROUND, AND VOLTAGE REFERENCE PIN LIST	16
TABLE 7. REGISTERS	32
TABLE 8. SYSTEM MEMORY MAP	
TABLE 9. DIMM MA SETTING	60
TABLE 10. MA MAP TYPE ENCODING	61
TABLE 11. 1X BANDWIDTH (64-BIT DDR) MEMORY ADDRESS MAPPING TABLE	68
TABLE 12. VGA/MDA MEMORY/IO REDIRECTION	86
TABLE 13. ABSOLUTE MAXIMUM RATINGS	
TABLE 14. DC CHARACTERISTICS	
TABLE 15. PACKAGE WEIGHT SPECIFICATIONS	
TABLE 16. POWER CHARACTERISTICS – INTERNAL AND INTERFACE DIGITAL LOGIC	
TABLE 17. POWER CHARACTERISTICS – ANALOG AND REFERENCE VOLTAGES	91
TABLE 18. AC TIMING MIN / MAX CONDITIONS	
TABLE 19. AC TIMING - CPU INTERFACE	
TABLE 20. AC TIMING – MEMORY INTERFACE	
TABLE 21. AC TIMING – V-LINK INTERFACE	92
TARLE 22 AC TIMING – AGP INTERFACE	92



PN800 MOBILE NORTH BRIDGE

800 / 533 / 400 MHz Intel Pentium 4 Front Side Bus
Integrated UniChrome Pro 3D / 2D Graphics & Video Controllers
Advanced DDR400 SDRAM Controller
1 GB / sec Ultra V-Link Interface
and External 8x / 4x AGP Bus

PRODUCT FEATURES

Defines Highly Integrated Solutions for Full Featured Value PC Mobile Designs

- High Performance UMA North Bridge: Integrated Pentium 4 North Bridge with 800 MHz FSB support and UniChrome Pro 3D / 2D Graphics & Video Controllers in a single chip
- Advanced 64-bit memory controller supporting DDR400 / 333 / 266 SDRAM
- Combines with VIA VT8235-CE / VT8237 South Bridge for integrated 10/100 LAN, Audio, ATA133 IDE, LPC, USB 2.0 and Serial ATA (VT8237)
- 1.5V Core and Pentium 4 AGTL+ I/O
- 37.5 x 37.5mm HSBGA (Ball Grid Array with Heat Spreader) package with 829 balls and 1mm ball pitch
- Pin compatible with PM800, PM880, PN880, PT800A and PT880 Pentium 4 North Bridges

• High Performance CPU Interface

- Supports Intel 800 / 533 / 400 MHz FSB Pentium 4 and Pentium M processors
- Supports Intel Hyper-Threading Technology
- Supports DBI (Dynamic Bus Inversion) and Data, Address, Response Parity
- Twelve outstanding transactions (twelve level In-Order Queue (IOQ))
- Built-in Phase Lock Loop circuitry for optimal skew control within and between clocking regions

-1-

Full Featured Accelerated Graphics Port (AGP) Controller

- AGP v3.0 compliant 8x / 4x transfer modes with Fast Write support
- 1.5V AGP I/O interface
- Pipelined split-transaction long-burst transfers up to 2.1 GB/sec
- Supports Side Band Addressing (SBA) mode
- Supports Flush / Fence commands
- Supports DBI (Dynamic Bus Inversion)
- Asynchronous AGP and CPU interface
- Thirty-two level request queue for read and write
- One-hundred-twenty-eight level (quadwords) of read data FIFO
- Sixty-four level (quadwords) of write data FIFO
- Graphics Address Relocation Table (GART)
 - One level TLB structure
 - Sixteen entry fully associative page table
 - LRU replacement scheme



Advanced High-Performance DDR400 SDRAM Controller

- Supports DDR400 / 333 / 266 memory types with 2.5V SSTL-2 DRAM interface
- Supports mixed 64 / 128 / 256 / 512 / 1024Mb DDR SDRAMs in x8 and x16 configurations
- Supports CL 2 / 2.5 for DDR266 / 333 and CL 2.5 / 3 for DDR400
- Supports 4 unbuffered or registered double-sided DIMMs and up to 8 GBytes of physical memory
- Two sets of memory data, address and control signals each of which drives up to 2 DIMMs
- Programmable timing / drive for memory address, data and control signals independently for each signal set
- DRAM interface pseudo-synchronous with host CPU for optimal memory performance
- Concurrent CPU, AGP / integrated graphics controller and V-Link access for minimum memory access latency
- Bank interleave and up to 16-bank page interleave (i.e., 16 pages open simultaneously) based on LRU to effectively reduce memory access latency
- Seamless DRAM command scheduling for maximum DRAM bus utilization
 - (e.g., precharge other banks while accessing the current bank)
- CPU Read-Around-Write capability for non-stalled operation
- Speculative DRAM read before snoop result to reduce PCI master memory read latency
- Supports Burst Read and Write operations with burst length of 4 or 8
- Twelve cache lines (96 quadwords) of integrated CPU-to-DRAM write buffers and twelve separate cache lines of CPU-to-DRAM read prefetch buffers
- Optional dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports self-refresh and CAS-before-RAS DRAM refresh with staggered RAS timing

• High Bandwidth 1 GB / Sec 16-Bit "Ultra V-Link" Host Controller

- Supports 66 MHz, 4x and 8x transfer modes, Ultra V-Link Host interface with 1 GB/sec total bandwidth
- Full duplex transfers with separate command / strobe for 4x and 8x modes
- Request / Data split transaction
- Transaction assurance for V-Link Host-to-Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to eliminate data wait-states and throttle transfer latency to avoid data overflow
- Highly efficient V-Link arbitration with minimum overhead

Advanced System Power Management Support

- ACPI 2.0 and PCI Bus Power Management 1.1 compliant
- Supports Suspend-to-DRAM (STR) and DRAM self-refresh
- Supports dynamic Clock Enable (CKE) control for DRAM power reduction during normal system state (S0)
- Supports SMI, SMM, and STPCLK mechanisms
- Supports Enhanced Intel Speedstep™ Technology
- Low-leakage I/O pads



• Integrated Graphics with 2D / 3D / Video Controllers

- Optimized Unified Memory Architecture (UMA)
- Supports 16 / 32 / 64 MB Frame Buffer sizes
- 200 MHz Graphics Engine Clock
- Two independent 128-bit data paths between North Bridge and graphics core to improve video performance, one for frame buffer access and one for texture / command access
- PCI v2.2 compliant (for control and configuration)
- AGP v3.0 compliant (for control and data transfer)

2D Acceleration

- 128-bit 2D graphics engine
- Hardware 2D rotation
- Supports ROP3, 256 operations
- Supports 8bpp, 15/16bpp and 32bpp color depth modes
- BitBLT (Bit BLock Transfer) functions including alpha BLTs
- True-color hardware cursor (64x64x32bpp) with 256-level blending effect
- Color expansion, source Color Key and destination Color Key
- Bresenham line drawing / style line function
- Transparency mode
- Window clipping
- Text function

3D Acceleration

3D Graphics Processor

- 128-bit 3D graphics engine
- Dual pixel rendering pipes
- Dual texture units
- Floating-point setup engine
- Internal full 32-bit ARGB format for high rendering quality
- 8K Texture Cache

Capability

- Supports ROP2
- Supports various texture formats including 16/32bpp ARGB, 8bpp Palletized (ARGB), YUV 422/420 and compressed texture (DXTC)
- Texture sizes up to 2048x2048
- Microsoft DirectX texture compression
- High quality texture filter for Nearest, Linear, Bi-linear, Tri-linear, and Anisotropic modes
- Flat and Gouraud shading
- Vertex Fog and Fog Table
- Z-Bias, LOD-Bias, Polygon offset, Edge Anti-aliasing and Alpha Blending
- Bump mapping and cubic mapping
- Hardware back-face culling
- Specular lighting

Performance

- Two textures per pass
- Triangle rate up to 4.5 million triangles per second
- Pixel rate up to 200 million pixels per second for 2 textures each
- Texel bilinear fill rate up to 400 million texels per second
- High quality dithering



Video Acceleration

High Quality Video Processor

- RGB555, RGB565, RGB8888 and YUV422 video playback formats
- High quality 5-tap horizontal and 5-tap vertical scaler (up or down) for both horizontal and vertical scaling (linear interpolation for horizontal and vertical p-scaling and filtering for horizontal and vertical down-scaling)
- Independent graphics and video gamma tables
- 2 sets of Color and Chroma Key support
- Color enhancement for contrast, hue, saturation and brightness
- YUV-to-RGB color space conversion
- Display rotation in clockwise and counter-clockwise directions
- Bob, Weave, Median-filter and Adaptive de-interlacing modes
- 3:2 / 2:2 pull-down detection
- De-blocking mode support
- Combining of many special effects such as filter, scaling up or down, sub-picture blending, de-interlacing and deblocking to one pass process
- Tear-free double / triple buffer flipping
- Input video vertical blanking or line interrupt
- Video gamma correction

Video Overlay

- Simultaneous graphics and TV video playback overlay
- Supports video window overlays
- Supports both YUV and RGB format Chroma Key
- Supports 16 operations for Color and Chroma Key
- Hardware sub-picture blending

MPEG Video Playback

- MPEG-2 hardware VLD (Various Length Decode), iDCT, and motion compensation for full speed DVD and MPEG-2 playback at full D1 resolution
- MPEG-4 ASP (Advanced Simple Profile) Level 5 with GMC (Global Motion Compensation) L0/L1 and ¼ pixel
 MC support for high video quality and performance
- High quality DVD and streaming video playback
- DVD playback auto-flipping
- DVD sub-picture playback overlay

Video Capture Capability

- 8-bit capture port following ITU-R BT656, VIP 1.1 and VIP 2.0 standards supporting 16 / 32-bit RGB and YUV422 video capture formats
- Video capture and playback tear free auto flipping
- Multiplexed on Digital Video Port 0 (DVP0 selectable as Capture-In or TV-Out)
- External Hsync / Vsync support

• Advanced Graphics Power Management Support

- Built-in reference voltage generator and monitor sense circuits
- Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down
- External I/O signal controls enabling of graphics accelerator into standby / suspend-off state
- Dynamic clock gating for inactive functions to achieve maximum power savings
- I²C Serial Bus and DDC / E-DDC Monitor Communications for Plug-and-Play configuration



Extensive Display Support for External Video Output

- CRT display interface
- Digital Video Port with support for TV Out or Video Capture In
- Digital Video Port with support for TV Out or external TMDS transmitter
- 24-bit / Dual-12-Bit FPD interface to external LVDS transmitter

Two Display Engines

- Provides two independent display engines, each of which can display completely different information at different resolutions, pixel depths, and refresh rates (supports different images on different displays simultaneously)
- CRT, FPD, DVI monitor and TV refresh rates are independently programmable for optimum image quality
- Improved display flexibility with simultaneous FPD / CRT, FPD / TV, FPD / DVI and other combined operations

CRT Display

- CRT display interface with 24-bit true-color RAMDAC up to 350 MHz pixel rate with gamma correction capability
- Supports CRT resolutions up to 1920 x 1440

TV-Out Interface

- 12-bit interface to external TV encoder for ATSC, NTSC or PAL TV display
- Selectable to use either Digital Video Port 0 (DVP0) or Digital Video Port 1 (GDVP1)
- Supports 3.3V signaling on DVP0 and 1.5V signaling on GDVP1

12-Bit TMDS Transmitter Interface

- Option of AGP-multiplexed digital video port 1 (GDVP1) when that port is not being used for TV out
- Supports external TMDS transmitter for a driving a DVI monitor
- Double-data-rate data transfer with clock rates up to 165 MHz
- Built-in digital phase adjuster to fine-tune signal timing between clock and data bus

24-Bit Flat Panel Display (FPD) Interface

- Multiplexed with external AGP port pins
- Supports 18/24-bit FPD interface with external LVDS transmitter chip using single or double-data rate data transfer
- Supports panel resolutions up to 1600x1200

Dual 12-Bit Flat Panel Display (FPD) Interface

- Alternate operating mode of FPD interface with external LVDS transmitters
- Single or separate sets of clock and sync signals
- Supports panel resolutions up to 1600x1200

Full Software Support

- Microsoft DirectX 7.0, 8.0 and 9.0 compatible
- Microsoft DirectX Texture Compression (DXTC / S3TC)
- Supports OpenGLTM
- Drivers for major operating systems and APIs: Windows[®] 9x/ME, Windows 2000, Windows XP, Direct3D[™],
 DirectDraw[™], DirectShow[™], and OpenGL[™] ICD for Windows 9x/ME and XP
- Windows NT 4.0 Standard VGA driver

• DuoView+TM Dual Image Capability

- WinXP, WinME and Win98 multi-monitor, extended desktop support
- Independent resolution, refresh rate and color depth for secondary desktop



OVERVIEW

The PN800 is a high performance, cost-effective and energy efficient UMA North Bridge with integrated UniChrome Pro graphics / video controllers used for the implementation of mobile personal computer systems based on 800 / 533 / 400 MHz FSB Intel Pentium 4 and Pentium M super-scalar processors.




Figure 1. System Block Diagram

The complete mobile chipset consists of the **PN800** North Bridge (829 pin HSBGA) and the **VT8235-CE** V-Link South Bridge (539-pin BGA). The PN800 integrates VIA's PT800 system controller with high-performance UniChrome Pro 3D/2D graphics accelerator plus flat panel, DVI monitor and TV out interfaces. The PN800 provides superior performance between the CPU, DRAM, V-Link bus and internal AGP 8x graphics controller bus with pipelined, burst, and concurrent operation. The VT8235-CE is a highly integrated peripheral controller which includes V-Link-to-PCI / V-Link-to-LPC controllers, Ultra DMA IDE controller, USB2.0 host controller, 10/100Mb networking MAC, AC97, and system power management controllers.

Host CPU Interface

The PN800 supports 800 / 533 / 400 MHz FSB Intel Pentium 4 and Pentium M super-scalar processors. It implements a twelve level In-Order-Queue and supports Intel Hyper-Threading Technology to maximize system performance for multi-threaded software applications. DBI and Pentium M bus protocol, as well as Intel SpeedStep Technology, are supported which effectively reduce overall system power consumption.

AGP Interface

The PN800 AGP controller is AGP 3.0 compliant with up to 2.1 GB / second data transfer rate capability. It supports asynchronous AGP and CPU interfaces for flexible system configuration. Deep read (1024 byte) and write (512 byte) FIFOs are integrated for optimal bus utilization and minimum data transfer latency.

Memory Controller

The PN800 SDRAM Controller supports two sets of 64-bit memory data, address and control signals to minimize signal loading and up to 4 double-sided DDR400 / 333 / 266 DIMMs for 8 GB maximum physical memory. The DDR DRAM interface allows zero wait-state data transfer bursting between the DRAM and the memory controller's data buffers. The different banks of DRAM can be composed of an arbitrary mixture of 64 / 128 / 256 / 512 / 1024Mb DRAMs in x8 and x16 configurations. The DRAM controller can run either synchronous or pseudo-synchronous with the host CPU bus. The PN800 North Bridge is pin compatible with the PN880 North Bridge which connects to the memory modules in exactly the same manner while supporting true 128-bit operation (simultaneous memory access on both sets of 64-bit memory data / address / control signals).

Ultra V-Link

The PN800 North Bridge interfaces to the South Bridge through a high speed (up to 1 GB/sec) 8x, 66 MHz Data Transfer interconnect bus called "Ultra V-Link". Deep pre-fetch and post-write buffers are included to allow for concurrent CPU and V-Link operation. The combined PN800 North Bridge and VT8235-CE South Bridge system supports enhanced PCI bus commands such as "Memory-Read-Line", "Memory-Read-Multiple" and "Memory-Write-Invalid" commands to minimize snoop overhead. In addition, advanced features are supported such as CPU write-back forward to PCI master, and CPU write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

System Power Management

For sophisticated power management, the PN800 supports dynamic CKE control to minimize DDR SDRAM power consumption during normal system state (S0). A separate suspend power plane is implemented for the memory control logic for Suspend-to-DRAM state. Enhanced Intel SpeedStepTM Technology enables minimization of CPU power consumption while sustaining processing power. The PN800 graphics accelerator implements dynamic clock gating for inactive functions to achieve maximum power savings. The system can also be switched to standby or suspend states to further reduce power consumption when idle. Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down are supported. Coupled with the VT8235-CE South Bridge chip, a complete power conscious PC main board can be implemented with no external glue logic.

3D Graphics Engine

Featuring an integrated 128-bit 3D graphics engine, the PN800 North Bridge utilizes a highly pipelined architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including two pixel rendering pipes, single-pass multitexturing, bump and cubic mapping, texture compression, edge anti-aliasing, vertex fog and fog table, hardware back-face culling, specular lighting, anisotropic filtering, and an 8-bit stencil buffer. The chip also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering — enabling stunning image quality without performance loss. Image quality is further enhanced with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. The advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications. The 3D engine is optimized for AGP texturing from system memory.

128-bit 2D Graphics Engine

The PN800 North Bridge's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. The enhanced 2D architecture with direct access frame buffer capability optimizes UMA performance and provides acceleration of all color depths.

MPEG Playback

The PN800 North Bridge provides the ideal architecture for high quality MPEG-2 based video applications. For MPEG video playback, the integrated video engine offloads the CPU by performing planar-to-packed format conversion and motion video compensation tasks, while its enhanced scaling algorithm delivers incredible full-screen video playback.

Video Capture

The PN800 North Bridge implements an optional Video Capture Port which supports various video capture standards, including ITU-R BT656, VIP 1.1 and VIP 2.0 and is compliant with the most common video capture formats: 16 / 32-bit RGB and

YUV422. With the integrated video capture feature, the PN800 can provide high performance video effects for video capturing and playback.




Figure 2. Integrated UniChrome Pro Graphics Controller Internal Block Diagram

LCD, DVI Monitor and TV Output Display Support

The PN800 provides three "Digital Video Port" interfaces: FPDP, GDVP1, and DVP0. The Flat Panel Display Port (FPDP) implements a 24-bit / dual 12-bit interface which is designed to drive a Flat Panel Display via an external LVDS transmitter chip (such as the VIA VT1631, NSC DS90C387R or Chrontel CH7017). The PN800 can be connected to the external LVDS transmitter chip in either 24-bit or dual-12-bit modes. A wide variety of LCD panels are supported including VGA, SVGA, XGA, SXGA+ and up to UXGA-resolution TFT color panels, in either SDR (1 pixel / clock) or DDR (2 pixels / clock) modes. UXGA and higher resolutions require dual-edge data transfer (DDR) mode which is supported by the VIA VT1631 LVDS transmitter chip

Digital Video Port 0 (DVP0) is normally used for interfacing to a TV encoder (such as the VIA VT1622A or VT1622AM using 3.3V signal levels), however if DVP0 is used for video capture, Digital Video Port 1 (GDVP1) may be configured for support of

an external TV encoder (VIA VT1623 or VT1623M using low-voltage 1.5V signal levels). If GDVP1 is not being used for TV out, it can optionally be used to drive a DVI monitor via an external TMDS transmitter chip (such as the VIA VT1632)

The flexible display configurations of the PN800 allow support of a flat panel (LVDS interface) or flat panel monitor (TMDS / DVI interface), TV display, and CRT display at the same time. Internally the PN800 North Bridge provides two separate display engines, so if two display devices are connected, each can display completely different information at different resolutions, pixel depths and refresh rates. If more than two display devices are connected, the additional displays must have the same resolution, pixel depth, and refresh rate as one of the first two. The maximum display resolutions supported for one display device are listed in the table below. If more than one display is implemented (i.e., if both display engines are functioning at the same time), then available memory bandwidth may limit the display resolutions supported on one or both displays. This will be dependent on many factors including primarily clock rates and memory speeds (contact VIA for additional information).

High Screen Resolution Display Support


Resolutions	Resolution	Pixel Depths	System Me	mory Frame l	Buffer Size
Supported	Name	Supported	16 MB	32 MB	64 MB
640x480 (4:3)	VGA	8 / 16 / 32	~	~	~
800x600 (4:3)	SVGA	8 / 16 / 32	~	~	~
1024x768 (4:3)	XGA	8 / 16 / 32	~	~	V
1280x1024 (5:4)	SXGA	8 / 16 / 32	~	~	V
1400x1050 (4:3)	SXGA+	8 / 16 / 32	~	~	~
1600x1200 (4:3)	UXGA, UXGA+	8 / 16 / 32	'	V	~
1920x1440 (4:3)	n/a	8 / 16	~	~	~

Table 1. Supported CRT and Panel Screen Resolutions

₽Q A5 A5 80 M ÐΥ

DOM

NC $_{\rm BII}^{\rm MA}$ MD A20 MAT7



 $^{A}_{A}$ SC

AE E AE 8E 8E A24 A29 ₩ ₩

SC

Pin Diagram

GND

VCC25 MEM



GND VCC25 MEM ₽Q V ₽Ş Ş DOM A0 $^{\rm NC}$ DOM MD AL3 ATA ATA NC MABII A20 MA MA ¥¥ 88 S $\frac{8}{4}$ A24 B25 AEA EEA AL8 A30 - CKE GND GND GND GND GND GND DOS A0# GND A3D GND GND $_{
m B2M}^{
m DOM}$ GND GND A27 ¥Ψ 35 88 28 GND $\tilde{\lambda}_{\Delta}$ DOS B2# A6D A6D NC DOS BI# $\frac{1}{2}$ SKE A3E MD A15 MB B18 MD B22 D095 A2# DOS B3# ₹8 DOS A3# Āζ MD B39 A36 NC MA 12 A25 83E MA B10 MD B37 34 ₩ 232 DOS A4# POM SK ₩21 A22 DOM B33 A28 A3A MD B36 DOS B4# ¥8 8 A37 ₽≅ ₽\$ NC MD BI3 EE EE MA A8 ₽ F MD B21 NC NC MD B29 MD B26 ₩ 830 ₽£ 33 GND GND GND GND GND GND GND GND GND NC ₽8 28 SK E MD B16 MD BI7 MD B28 NC ₩ ₩ GND DOS AI# MA B8 ₩ BE S A35 25 MA B12 NC MD B24 MD B27 AC $^{\rm N}$ ₽₹ SWE ## BA A0 $_{
m B9}^{
m MA}$ S NC 630 GND MD B20 GND GND $^{\rm NC}$ MD B19 $_{\rm B3}^{\rm MA}$ $\frac{M}{B}$ GND S MD B31 835 B35 30 GND GND GND H29 GND GND GND GND VTT \$2S CS B2# ΨH DOM B5 A31# A34# H A35# AB 28 **3**28 AA AC **P** AE ĀF AGA. AK DOS BS# Σ ⊻ Z EAS BAS Figure 4. Ball Diagram (Top View) - External AGP Interface Enabled on Display Pins GND A27# GND GND GND VIT A 29# 27 27 ₩ ₩ 846 器 GND AF26 $\mathbf{A}\mathbf{D}$ SRAS A# GND A25# AB \mathbf{AC} **AE** $_{\rm A\#}^{\rm SWE}$ GND H A23# 7 AA A22# 26 26 A45 Z 64-Bit DDR400 DRAM Interface H A26# A21# NC 5. 15. 7 15 GND 25 A3#S AL* 25 25 55 55 250 55 252 55 55. 25 VCC25 MEM VCC25 MEM VCC25 MEM VCC25 MEM VCC25 MEM VCC25 MEM GND GND 7 SC 24 7 . 555 DOM 7 VCC25 MEM GND GND NC 23 ₩ GND 23 23 2 13 13 . 2€ 23 ₩ 88 MA B13 A47 ₩ 84 VCC25 MEM VCC25 MEM 22 GND GND GND GND GND GND VCC 15 22 22 DOM B6 DOS B6# 22 7 15 NC MD B54 GND GND VCC25 MEM GND GND GND GND A14# A12# 21 25. 25. AA88 H₄ 21 VCC 15 21 MD BSS MD B50 ₽S2 S2D GND GND GND GND GND VCC25 MEM GND GND 20 GND VTT 20 20 VCC 15 20 20 DOM A MA A13 DOS A6# MD A53 HREQ 3# HREQ VCC25 MEM GND 19 GND GND GND 19 VII 7CC 15 19 19 $_{\rm B61}^{\rm MD}$ MD B57 MD A55 A50 A54 A54 OCK# VCC25 MEM RS1# GN D GND GND GND GND GND GND VIT DOS B7# **18** 18 % 55 18 18 ₩ 862 VCCIS #LIH GND GND SND SND S GND S VIT 17 MD BS9 AMD A60 A61 MD A56 P4 Host CPU Bus 17 H D16# DOS A7# H D17# GND VIT GNB GND GND GNB GND GND GNB GND Ħ# GND 16 16 . S≅ 16 16 A62 POM PA VCCIS OHR OMP GND GND GND GND 15 15 VIT 15 15 A63 GND 252 GND GND GND GND H D21# VTT PWR OK H D22# 題 4 7 . 5€ 14 4 DBI 1# H DS1# AGP A H D25# VTT DSI 13 VIT VII VII چ چ 5≈ 13 13 13 55 Bus to SB V-Link VCC 15 VCC 15 VCC 15 D26# H D31# H D24# VCC 15 VCC 15 . 5€ VCC 15 7 15 15 15 VCC 15 12 55 15 55 15 7 15 15 VCC 15 12 12 52 12 H D29# GND GND GND GND Ξ AB AC Ξ A $^{\rm VD}_{7}$ ζ Σ Interface D30# STB+ GND 豊 10 10 Port 0 VD 2 CRT \mathbf{p} Ext Bus AGP 8x H D2# H DI# H D STB+ SE SE HE D3# GND GND GND AB AC **AD** ΑE Ā GND ESO DSU GND $\frac{8}{1}$ Z Ы ≥ 90 δ-~ HL VREF3 H D14# DI0# VREF2 AGP REF0 ΨH A.J AK7 #80 D8# ΑĞ H[±]C VD 12 TCLK H D32# 표왕 CPU RST# PEL22 OVP0 D11 NC DVP0 GST0 35 GND GND GND GND GND GND GST1 GND GD24 GND GND GD3 VCCA33 DAC2 SP DAT1 GDBIL SP DAT2 H D50# H D54# H D39# H D38# H D34# GND SYNC DVP0 D5 GD28 GD18 GD22GD11 H D55# REQ GSBA 6# GD4 S GD2 GD7 ±946 GC# BE0 VCAIS SYNC H DBI2# GD23 GAD STB0S $_{\rm CLK2}^{\rm SP}$ $C_{\rm Kl}^{\rm Sp}$ GAD STBIF GD16 TRDY GD29 GAD GSBA $^{
m CD9}$ $_{
m DS2}^{
m H}$ 西西 $^{\mathrm{AB}}$ NC GSB STBF GC# BE1 $_{
m PAR}^{
m G}$ GNDA INTA# GND GD12 GND GND GND GCK GCK GD27GD21 GND GD13 GND DS2# DVP0 NC GND GND GD GD0GND AG GD17 SERR GD10 H D62# D42# 西野 GD31 GD5 H DS3# 五 SESS GSBA GD8 #19Q $\frac{1}{2}$ Key Ą ΑF **A AL** Σ AC \mathbf{z} \simeq ⋛

-11-

Pin Diagram



Pin Lists

Table 2. Signal Pin List (Numerical Order) - Display Functions Enabled

Pin#		Pin Name	Pin#		Pin Name	Pin#	T	Pin Name	Pin#) - Display Fund Pin Name	Pin#		Pin Name	Pin#		Pin Name
A04	Ю	HD52#	D32	ī	DFTIN#	J34	Ю	MDB10	Y02	О	DVP0D04 / TVD04	AH02	0	FPCLK	AN31	0	SWEB#
A05	IO	HDBI3#	D33	IO	MDB01	J35	0	CKEB3	Y03	О	DVP0D03 / TVD03	AH03	О	FPD15	AN32	О	DQMA4
A06		HDBI0#	D34	IO	MDA01	J36	IO		Y04	O	DVP0CLK / TVCLK		O	GDVP1D07	AP01	O	FPD20
A07 A08		HD15# HD12#	D35 D36	IO	DQSA0# DQMA0	K01 K03	IO IO	HD40# HD47#	Y05 Y06	O	DVP0D06 / TVD06 DVP0D07 / TVD07	AH05 AH30	OIO	GDVP1D10 MDB35	AP02 AP03		FPD11 FP1HS
A09	IO	HD06#	E01	IO	HDSTBN3#	K04	IO	HD46#	Y07	O	DVP0D08 / TVD08	AH31	_	NC	AP04		FP1CLK
A10	IO	HD30#	E02	IO	HD56#	K06	О	CPURST#	Y30	O	MAB05	AH32	IO	MDB38	AP05	_	NC
A19 A20	IO IO	ADS# HA04#	E03 E04	IO IO	HD57# HD55#	K31 K32	0	CKEB2 CKEB0	Y31 Y33	ō	NC DQMB3	AH33 AH34	IO O	MDB34 MAA02	AP06 AP07	- IO	NC VAD05
A21		HA06#	E06	_	NC	K33	Ю	MDA08	Y34	ĭŏ	DQSB3#	AH35	ŏ	MAA01	AP08		VAD00
A22	IO	HADSTB0#	E07	IO	HD08#	K34	IO	MDA12	Y36	-	NC	AH36	_	NC EDD17	AP09	O	DNSTB-
A31 A32	O	MCLKOB MCLKIA	E09 E13	IO IO	HD09# HDSTBP1#	K35 K36	IO	MDA09 MDA13	AA02 AA03	- 1	NC NC	AJ01 AJ03	0	FPD17 FPD18	AP10 AP11	O IO	DNCMD VAD07
A33	IO	DQSB0#	E14	IÖ	HD22#	L31	IO	DQSA1#	AA04	О	DVP0D05 / TVD05	AJ04	0	FPD16	AP12	ĬŎ	VAD07 VAD10
A34		DQMB0	E15	IO	HD20#	L33	O	DQMA1	AA05	O	DVP0D02 / TVD02	AJ06	-	NC	AP13	Ю	VAD15
A35 A36		MDB02 MDB06	E16 E17	IO IO	HD17# DEFER#	L34 L36	O	CKEA3 MDA14	AA06 AA30	0	DVP0D11 / TVD11 MAB03	AJ33 AJ34	O IO	MAA00 MDB39	AP14 AP15	I IO	PWROK MDA63
B04	ĬŎ	HD50#	E18	О	BREQ0#	M05	I	HCLK+	AA31	IO	MDB24	AJ36	O	BAB0	AP16	IO	MDA62
B06	-	NC	E19	IO	HREQ3#	M06	I	HCLK-	AA32	IO	MDB25	AK01	0	FPVS	AP17		MDA60
B07 B09		HD05# HD03#	E21 E22	IO IO	HA14# HA11#	M30 M31	ō	NC MAB12	AA33 AA34	IO	MDB26 NC	AK02 AK03	0	FPD19 NC	AP18 AP19	IO IO	DQSB7# MDA55
B10		HD27#	E23	IO	HA08#	M32	iŏ	MDB16	AA35	_	NC	AK04	О	FPD13 GDVP1D11	AP20	ŏ	DQMA6
B11		HD29#	E24	IO	HA20#	M33	IO	MDA11	AA36	О	MAB04	AK05	O	GDVP1D11	AP21	IO	MDA48
B12 B13	IO IO	HD26# HDBI1#	E25 E26	IO IO	HA21# HA25#	M34 M35	IO	MDA15 CKEA1	AB01 AB02	ō	NC FPCLK#	AK06 AK21	O IO	FPDE MDR51	AP22 AP23	O IO	DQMB6 MDA47
B14	IO	HD18#	E27	IÖ	HA27#	M36	IO	MDA10	AB03	ĂΙ	AGPCOMPN	AL01	О	MDB51 FPD21 FPD00	AP24	ő	DQMA5
B17	IO	RS2#	E28	IO	HA34#	N03	I	DISPCLKI	AB04	_	NC	AL02	O	FPD00	AP25	Ö	DQMA5 CSA3#
B18 B19		RS0# DBSY#	E33 E34	IO IO	MDA02 MDA06	N04 N05	O	DISPCLKO XIN	AB05 AB06	0	DVP0D09 / TVD09 DVP0D10 / TVD10	AL03 AL04	IO O	SBPLDAT FPHS	AP26 AP27	O IO	SRASA# MDB46
B21	IO	HA07#	E36	IO	MDA07	N07	I	GCLK	AB30	IO	MDB31	AL05	Ю	SBPLCLK	AP28	0	CSB3#
B22	IO	HA03#	F01	IO	HD61#	N30	IO	MDB20	AB31	IO	MDB27	AL14	O	AGPBUSY#	AP29		CSA2#
B23 B26	IO	HA24# HA23#	F02 F03	IO IO	HD63# HD58#	N31 N32	O IO	MAB09 MDB17	AB32 AB33	- IO	NC MDB30	AL17 AL18	IO IO	MDB58 MDB56	AP30 AP31	- IO	NC MDA39
B31	O	MCLKOA	F04	IO	HD59#	N33	IO	MDB17 MDB21	AB34	O	MDB30 MAA05	AL19	Ю	MDB60	AP32	Ю	MDA34
B33	IO	MDB05	F07	IO	HD10#	N34	IO	DQSB2#	AB35	O	MAA06	AL20	IO	MDA51	AP33	IO	MDA33
B34 B36	IO IO	MDB07 MDA00	F08 F09	IO IO	HDSTBP0# HD07#	N35 N36	O	DQMB2 NC	AB36 AC01	OI	MDA24 GDVP1VS	AL21 AL22	IO IO	MDB55 MDB52	AR01 AR03	00	FPD01 FPD02
C02		HD60#	F10	IÖ	HD04#	P30	Ю	MDB19	AC03	ŏ	GDVP1D00	AL23	ΙÖ	MDB48	AR04	О	FPD08
C03		HD48#	F15	ĄΙ	HRCOMP	P31	О	MAB08	AC04	O	GDVP1DE	AL27	IO	MDB47	AR06	IO	VAD13
C04 C05		HD49# HD53#	F16 F18	I	HITM# HLOCK#	P33 P34	ĪŌ	NC MDB18	AC06 AC33	AI IO	AGPCOMPP MDA28	AL28 AL29	IO O	MDB42 SRASB#	AR07 AR08	IO IO	VAD04 VAD01
C06	_	NC	F19	IO	HREQ4#	P36	О	MAB11	AC33 AC34 AC36	IO	MDA25	AL30	Ю	MDB40	AR11	IO	VAD03
C07		HD11# HD13#	F20 F21	IO IO	HA05# HA12#	R01 R02		AR	AC36	O	MDA29 GDVP1D02	AM01 AM03	I	FP1DET FP1CLK#	AR16 AR17	IO	DQSA7# MDA61
C08 C09		HD02#	F21	IO	HA16#	R03	AO AO		AD01 AD02	ŏ	GDVP1D02 GDVP1HS	AM04	Ó	FPD23	AR19		MDA50
C11	IO	HD28#	F23	_	NC	R30	IO	MDB23	AD03	O	GDVP1D01	AM06	ΑI	VLCOMPP	AR20	Ю	MDA53
C12 C13	IO IO	HD31# HD25#	F24 F25	_	NC NC	R31 R32	ō	NC MAB07	AD04 AD05	IO IO	SBDDCCLK SBDDCDAT	AM07 AM09	IO	VAD08 UPSTB-	AR22 AR23	IO IO	DQSB6# MDA43
C14	IO	HD21#	F26	Ю	HA22#	R33	_	NC NC	AD06	ŏ	ENAVEE	AM10	I	UPSTB+ VAD06	AR25		CSA1#
C15	IO	HD23#	F27	IO	HA29#	R34	IO	MDB22	AD32	IO	MDA26	AM11	IO	VAD06	AR26	О	SWEA#
C16 C17	IO	BPRI# HIT#	F28 F32	IO –	HA35# NC	R35 R36	O IO	CKEA2 MDA20	AD33 AD34	O IO	MAA03 DOSA3#	AM12 AM13	IO	VAD11 RESET#	AR28 AR29	0	DQMB5 CSB2#
C18	IO	BNR#	F33	_	NC	T03	IO	SPCLK2	AD35	õ	DQSA3# DQMA3	AM13 AM17	IÒ	RESET# MDB59	AR31	IO	MDA35
C19 C20	IO	DRDY# HREQ1#	F34 F35	- IO	NC MDA03	T04 T33	IO	SPDAT2	AD36 AE01	0	MAA04	AM19	IO	MDB61	AR33 AR34	IO IO	MDA37 MDA32
C20		HA09#	F36	-	NC	T34	0	CKEA0 MAA12	AE01 AE02	0	GDVP1CLK# GDVP1D05	AM20 AM22	IO IO	MDA49 MDB53	AT01	0	FPD07
C21 C22	IO	HA13#	G01		HD62#	T35	IO	MDA16	AE03	O	GDVP1D03	AM23	Ю	MDB49	AT02	0	FPD10
C23		HA28# HA18#	G03 G04	IO IO	HD37# HD39#	T36 U02	IO	MDA17 INTA#	AE04 AE05	O	GDVP1CLK ENAVDD	AM25 AM28	IO IO	MDA41 MDB45	AT03 AT04	0	FPD04 FPD05
C24 C25	IO	HA17#	G06	IO	HD35#	U03	О	VSYNC	AE06	ŏ	ENABLT	AM29	IO	MDB41	AT05	О	FPD09
C26		HADSTB1#	G07	IO	HD33#	U04	O	HSYNC	AE07	_	NC	AM31	IO	MDB44	AT06	IO	VAD12
C27 C28	IO IO	HA32# HA33#	G10 G15	IO O	HD00# DPWR#	U33 U34	IO IO	MDA21 DQSA2#	AE30 AE31	0	MAB02 NC	AN01 AN02	o	FP1DE FPD22	AT07 AT15		VPAR MDA58
C31	I	TESTIN#	G18	IO	HTRDY#	U36	О	MÀA11	AE32	-	NC	AN03	О	FPD22 FP1VS	AT16	0	DQMA7
C32 C33		MDB00 MDB04	G31 G32	IO IO	MDB08 MDB09	V01 V02	O	DVP0VS / TVVS DVP0DET/TVCKI	AE33 AE34	0	MAB00 MDA31	AN04 AN05	O	FPD03 FPD06	AT17 AT18	IO	MDA56 MDB62
C34	IO	MDB03	G33	-	NC	V02 V03	IO	SPCLK1	AE34 AE35	IO	MDA31 MDA27	AN06	Ю	VAD09	AT19		MDA54
C35	IO	MDB03 MDA04 MDA05	G34	-	NC	V04	IO	SPCLK1 SPDAT1	AE36	IO	MDA30	AN07	Ю	VBE#	AT20	О	MAA13
C36 D01	10	MDA05 HDSTBP3#	G35 G36	_	NC NC	V05 V06	O	GPO0 BISTIN	AF01 AF03	O	GDVP1DET GDVP1D06	AN09 AN10	O IO	DNSTB+ VAD02	AT21 AT22	IO IO	MDA52 MDB54
D03	Ю	HD51#	H01	IO	HD42# HDSTBN2#	V07	ΑI	RSET	AF04	ō	NC	AN12	I	VAD02 UPCMD VAD14 SUSST# MDA59 MDA57	AT23	10	MDA46
D04 D06	Ю	HD54#	H02 H03	IO	HDSTBN2# HDSTBP2#	V32 V33	OIO	RSET MAA07 MDA22 DQMA2	AF30 AF31		MAB01	AN13 AN14	IO	VAD14	AT24 AT25	IO	DQSA5# CSA0# MDA45
D06 D07	IO	NC HD14#	H03 H04	IO IO	HD38#	V33 V34	O	DOMA2	AF31 AF33	- IO	NC MDB36	AN14 AN15	IO	MDA59	AT26	Ю	MDA45
D08	Ю	HDSTBN0#	H05	ĬŎ	HD36#	V35	U	MAA09	AF34	O	MAB10	AN16	Ю	MDA57	AT27	Ю	MDA44 DQSB5#
D09 D12	IO	HD01# HD24# HDSTBN1#	H06 H31	IO IO	HD36# HD32# MDB12	V36 W01	IO	MDA18 DVP0D00 /TVD00	AF36 AG01	O	BAB1 FPDET	AN17 AN18	IO O	MDB63 DQMB7	AT28 AT29	IO O	DQSB5# CSB1#
D13	IO	HDSTBN1#	H33	Ю	MDB13	W02	О	DVP0D01/TVD01	AG02	Ô	GDVP1D04	AN19	IO	MDB57	AT30	O	CSB0#
D15	Ю	HD19#	H34	IO	DOSB1#	W03	О	DVP0DE / TVDE	AG03	O	FPD12	AN20	Ю	DOSA6#	AT31	О	BAA0
D16 D18	IO	HD16# RS1#	H36 J01	IO	DQMB1 HD44#	W04 W05	0	DVP0HS / TVHS GPOUT	AG04 AG05	ō	NC GDVP1D09	AN21 AN22	IO	MĎB50 NC	AT32 AT33	IO IO	MDA38 DQSA4#
D19	IO	HREQ0#	J02	IO	HD45# HDBI2#	W06	I	TCLK	AG06	O	GDVP1D08	AN23	ō	MAB13	AT34	IO	MĎA36
D20 D21	Ю	HREQ2# HA10#	J03 J04	IO IO	HDBI2# HD34#	W30 W31	ō	NC MAB06	AG31 AG32	ō	NC DQMB4	AN24 AN25	IO O	MAB13 MDA42 SCASA#	AT35 AT36	0	BAA1 MAA10
D22	IO	HA15#	J04 J05	IO	HD41#	W32	Ю	MDB28	AG33	IO	DQSB4#	AN26	Ю	MDA40	A130	J	MAAIU
D22 D24 D25	IO	HA19#	J06	IO	HD41# HD43#	W32 W33	IO	MDB28 MDB29	AG33 AG34 AG35	IO	MDB37	AN26 AN27 AN28	Ю	MDB43			
D25 D27	IO IO	HA26# HA30#	J31 J32	IO IO	MDB11 MDB14	W34 W35	IO IO	MDA23 MDA19	AG35 AG36	IO IO	MDB33 MDB32	AN28 AN29	O	SCASB# NC			
D28		HA31#	J33	ŏ	CKEB1	W36	ő	MAA08	AH01	Õ	FPD14	AN30	_	NC			



Table 3. Signal Pin List (Alphabetical Order) - Display Functions Enabled

Pin#	Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#	Pin Name
R03	AO AB	W04	О	DVP0HS / TVHS DVP0VS / TVVS	D27	Ю	HA30#	F15		HRCOMP	AM20	Ю	MDA49	F36	- NC
A19	IO ADS#	V01		DVP0VS / TVVS	D28	IO	HA31#	D19		HREQ0#	AR19	IO		G33	- NC
R02 AL14	AO AG O AGPBUSY#	AE06 AE05	0	ENABLT ENAVDD	C27 C28	IO IO	HA32# HA33#	C20 D20	IO IO	HREQ1# HREQ2#	AL20 AT21	IO IO	MDA51 MDA52	G34 G35	- NC - NC
AB03	AI AGPCOMPN	AD06	Ŏ	ENAVEE FP1CLK	E28	Ю	HA34#	E19	IO	HREQ3# HREQ4#	AR20	IO	MDA53	G36	- NC
AC06 R01	AI AGPCOMPP	AP04 AM03	0	FP1CLK FP1CLK#	F28 A22	IO	HA35# HADSTB0#	F19 U04	O	HREQ4# HSYNC	AT19 AP19	IO IO	MDA54 MDA55	M30 N36	- NC - NC
AT31	AO AR O BAA0	AN01	ö	FP1DE	C26	IO		G18	Ю	HTRDY#	AT17	IO	MDA56	P33	- NC
AT35	O BAA1	AM01	I	FP1DET	M05	I	HCLK+	U02	О	INTA#	AN16	IO	MDA56 MDA57 MDA58	R31	- NC
AJ36 AF36	O BAB0 O BAB1	AP03 AN03	0	FP1HS FP1VS	M06 G10	IOI	HCLK- HD00#	AJ33 AH35	0	MAA00 MAA01	AT15 AN15	IO	MDA58 MDA59	R33 W30	- NC - NC
V06	I BISTIN	AH02	ŏ	FPCLK	D09	IO	HD01#	AH34	0	MAA02 MAA03	AP17	IO	MDA60	Y31	- NC
C18	IO BNR#	AB02	0	FPCLK#	C09	IO	HD02#	AD33	ŏ	MAA03	AR17	IO	MDA61	Y36	- NC
C16 E18	IO BPRI# O BREQ0#	AL02 AR01	0	FPD00 FPD01	B09 F10	IO IO	HD03# HD04#	AD36 AB34	0	MAA04 MAA05	AP16 AP15	IO IO	MDA62 MDA63	AA02 AA03	- NC - NC
T33	O CKEÂ0	AR03	O	FPD02	B07	Ю	HD05#	AB35	О	MAA05 MAA06	C32	IO	MDB00	AA34	- NC
M35 R35	O CKEA1 O CKEA2	AN04 AT03	0	FPD03 FPD04	A09 F09	IO IO	HD06# HD07#	V32 W36	0	MAA07	D33 A35	IO IO	MDB01 MDB02	AA35 AB01	- NC - NC
L34	O CKEA2	AT04	ŏ	FPD05	E07	IO	HD08#	V35	ŏ	MAA08 MAA09	C34	IO	MDR03	AA04	- NC - NC
K32	O CKEB0	AN05	O	FPD06	E09	IO	HD09#	AT36	О	IMAA10	C33	IO	MDB04	AB32	- NC
J33	O CKEB1 O CKEB2	AT01 AR04	0	FPD07 FPD08	F07 C07	IO IO	HD10# HD11#	U36 T34	0	MAA11 MAA12	B33	IO IO	MDB05 MDB06	AE07 AE31	- NC - NC
K31 J35	O CKEB2 O CKEB3	AT05	ŏ	FPD08 FPD09	A08	IO	HD12#	AT20	ŏ	MAA12 MAA13	A36 B34	IO	MDB00 MDB07	AE31 AE32	- NC - NC
K06	O CPURST#	AT02	O	FPD10	C08	Ю	HD13#	AE33	О	MAB00	G31	IO	MDB08	AF04	- NC
AT25 AR25	O CSA0# O CSA1#	AP02 AG03	0	FPD11 FPD12	D07 A07	IO IO	HD14# HD15#	AF30 AE30	O	MAB01 MAB02	G32 J34	IO IO	MDB09 MDB10	AF31 AG04	- NC - NC
AP29	O CSA1# O CSA2#	AG03 AK04	ö	FPD12 FPD13	D16	IO	HD15# HD16#	AA30	ő	MAB03	J34 J31	IO	MDB10 MDB11	AG04 AG31	- NC - NC
AP25	O CSA3#	AH01	Ó	FPD14	E16	Ю	HD17#	AA36	О	MAB03 MAB04	H31	Ю	MDB12	AH31	- NC
AT30	O CSB0#	AH03	0	FPD15	B14 D15	IO	HD18#	Y30 W31	0	MAR05	H33	IO	MDB13	AH36	- NC
AT29 AR29	O CSB1# O CSB2#	AJ04 AJ01	Ö	FPD16 FPD17	E15	IO IO	HD19# HD20#	R32	O	MAB06 MAB07 MAB08 MAB09 MAB10	J32 J36	IO IO	MDB14 MDB15	AJ06 AK03	- NC - NC
AP28	O CSB3#	AJ03	Ó	FPD18	C14	Ю	HD21#	P31	О	MAB08	M32	IO	MDB16	AN22	- NC
B19	IO DBSY#	AK02	0	FPD19	E14	IO	HD22#	N31	0	MAB09	N32	IO	MDB16 MDB17 MDB18	AN29	- NC
E17 D32	IO DEFER# I DFTIN#	AP01 AL01	0	FPD20 FPD21	C15 D12	IO IO	HD23# HD24#	AF34 P36	O	MAB10 MAB11	P34 P30	IO IO	MDB18 MDB19	AN30 AP05	- NC - NC
N03	I DISPCLKI	AN02	O	FPD22	C13	Ю	HD25#	M31	О	MAB12	N30	Ю	MDB20	AP06	- NC
N04	O DISPCLKO	AM04	0	FPD23	B12	IO	HD26#	AN23	Q	MAB13	N33 R34	IO	MDB21	AP30	- NC
AP10 AN09	O DNCMD O DNSTB+	AK06 AG01	O	FPDE FPDET / GTVCLKIN	B10 C11	IO IO	HD27# HD28#	A32 B31	0	MCLKIA MCLKOA	R30	IO	MDB22 MDB23	AP14 AM13	I PWROK I RESET#
AP09	O DNSTB-	AL04	Ó	FPHS	B11	Ю	HD29#	A31	0	MCLKOB	AA31	IO	MDB23 MDB24 MDB25	B18	IO RS0#
G15 D36	O DPWR# O DQMA0	AK01 N07	Q	FPVS GCLK	A10 C12	IO IO	HD30# HD31#	B36 D34	IO	MDA00 MDA01	AA32 AA33	IO IO	MDB25 MDB26	D18 B17	IO RS1# IO RS2#
L33	O DQMA0 O DQMA1	AE04	O	GDVP1CLK / GTVCLK	H06	IO	HD31# HD32#	E33	IO	MDA01 MDA02	AB31	IO	MDB27	V07	AI RSET
V34	O DQMA2	AE01	O	GDVP1CLK#/GTVCLK#	G07	Ю	HD33#	F35	IO	MDA03	W32	IO	MDB28	AD04	IO SBDDCCI K
AD35	O DQMA3	AC03	o	GDVP1D00 / GTVD00	J04 G06	IO	HD34#	C35	IO	MDA04 MDA05	W33	IO	MDB27 MDB28 MDB29 MDB30	AD05	IO SBDDCDAT
AN32 AP24	O DQMA4 O DQMA5	AD03 AD01	0	GDVP1D01 / GTVD01 GDVP1D02 / GTVD02	H05	IO IO	HD35# HD36#	C36 E34	IO IO	MDA05 MDA06	AB33 AB30	IO	IMDB31	AL05 AL03	IO SBPLCLK IO SBPLDAT
AP20	O DQMA6	AE03	O	GDVP1D03 / GTVD03	G03	Ю	HD37#	E36	IO	MDA07	AG36	Ю	MDB32 MDB33	AN25	O SCASA#
AT16	O DOMA7	AG02	Ö	GDVP1D04 / GTVD04	H04 G04	IO	HD38# HD39#	K33	IO	MDA08	AG35	IO	MDB33	AN28	O SCASB#
A34 H36	O DQMB0 O DQMB1	AE02 AF03	0	GDVP1D05 / GTVD05 GDVP1D06 / GTVD06	K01	IO IO	HD40#	K35 M36	IO IO	MDA09 MDA10	AH33 AH30	IO IO	MDB34 MDB35	V03 T03	IO SPCLK1 IO SPCLK2
N35	O DQMB2	AH04	O	GDVP1D07 / GTVD07	J05	Ю	HD41#	M33	IO	MDA11	AF33	Ю	MDB35 MDB36	V04	IO SPDAT1
Y33 AG32	O DQMB3 O DQMB4	AG06 AG05	0	GDVP1D08 / GTVD08 GDVP1D09 / GTVD09	H01 J06	IO IO	HD42# HD43#	K34 K36	IO IO	MDA12 MDA13	AG34 AH32	IO IO	MDB37	T04	IO SPDAT2
AR28	O DQMB5	AH05	ŏ	GDVP1D09/GTVD09 GDVP1D10/GTVD10	J01	IO	HD44#	L36	IO	MDA14	AJ34	IO	MDB30 MDB37 MDB38 MDB39 MDB40 MDB41 MDB42 MDB43	AP26 AL29	O SRASA# O SRASB#
AP22	O DQMB6	AK05		GDVP1D11 / GTVD11	J02	Ю	HD45#	M34	IO	MDA15	AL30	IO	MDB40	AN14	I SUSST#
AN18 D35	O DQMB7 IO DQSA0#	AC04 AF01	O	GDVP1DE / GTVDE GDVP1DET	K04 K03	IO IO	HD46# HD47#	T35 T36	IO	MDA16 MDA17	AM29 AL28	IO IO	MDB41 MDB42	AR26 AN31	O SWEA# O SWEB#
L31	IO DQSA1#	AD02	Ó	GDVP1HS / GTVHS	C03	Ю	HD48#	V36	IO	MDA18	AN27	IO	MDB43	W06	I TCLK
U34	IO DQSA2#	AC01	0	GDVP1VS / GTVVS	C04	IO	HD49#	W35	IO	MDA19	AM31	IO	MDB44	C31	I TESTIN#
AD34 AT33	IO DQSA3# IO DQSA4#	V05 W05	0	GPO0 GPOUT	B04 D03	IO IO	HD50# HD51#	R36 U33	IO IO	MDA20 MDA21 MDA22	AM28 AP27	IO IO	MDB44 MDB45 MDB46 MDB47 MDB48 MDB49	AM10	I UPCMD I UPSTB+
AT24	IO DQSA5#	B22	Ю	HA03#	A04	Ю	HD52#	V33	IO	MDA22	AL27	ĬŎ	MDB47	AM09	I UPSTB-
AN20	IO DQSA6#	A20	IO	HA04#	C05	IO	HD53#	W34	IO	MDA23	AL23	IO	MDB48	AP08	IO VD00
AR16 A33	IO DQSA7# IO DQSB0#	F20 A21	IO IO	HA05# HA06#	D04 E04	IO IO	HD54# HD55#	AB36 AC34	IO IO	MDA24 MDA25	AM23 AN21	IO	MDR50	AR08 AN10	IO VD01 IO VD02
H34	IO DQSB1#	B21	Ю	HA07#	E02	Ю	HD56#	AC34 AD32	IO	MDA26	AK21	ĬŎ	IMDB51	ARII	IO VD03
N34	IO DOSB2# IO DOSB3#	E23 C21	IO	HA08#	E03 F03	IO IO	HD57#	AE35	IO	MDA27	AL22 AM22	Ю	MDB52 MDB53 MDB54	AR07	IO VD04 IO VD05
Y34 AG33	IO DQSB3# IO DQSB4#	D21	IO	HA09# HA10#	F03 F04	IO	HD58# HD59#	AC33 AC36	IO	MDA28 MDA29	AM22 AT22	IO IO	MDB54	AP07 AM11	IO VD05 IO VD06
AT28 AR22	IO DQSB5#	E22	Ю	HA11#	C02	IO	HD60#	AE36	IO	MDA30	AL21	IO	MDB55	AP11	IO VD07
AR22	IO DOSB6#	F21 C22	IO	HA12#	F01	IO	HD61#	AE34	IO	MDA31	AL18	IO	MDB56	AM07	IO VD08
AP18 C19	IO DQSB7# IO DRDY#	E21	IO	HA13# HA14#	G01 F02	IO IO	HD62# HD63#	AR34 AP33	IO IO	MDA32 MDA33	AN19 AL17	IO IO	MDB57 MDB58	AN06 AP12	IO VD09 IO VD10
Y04	O DVP0CLK / TVCLK	D22	Ю	HA15#	A06	Ю	HDBI0#	AP32 AR31	IO IO	MDA34 MDA35	AM17	IO	MDB59	AM12	IO VD11
W01 W02	O DVP0D00 / TVD00 O DVP0D01 / TVD01	F22 C25 C24	IO	HA16# HA17#	B13 J03	IO IO	HDBI1# HDBI2#	AR31 AT34	IO	MDA35 MDA36	AL19 AM19	IO	MDB60 MDB61	AT06 AR06	IO VD12 IO VD13
AA05	O DVP0D02 / TVD02	C24	IO	HA18#	A05	IO	HDBI3#	AR33	IO	MDA36 MDA37	AT18	IO	MDB62	AN13	IO VD14
Y03	O DVP0D03 / TVD03	D24	Ю	HA19#	D08	IO	HDSTBN0#	AT32	IO	MDA38	AN17	Ю	MDB63	AP13	IO VD15
Y02 AA04	O DVP0D04 / TVD04 O DVP0D05 / TVD05	E24 E25	IO	HA20# HA21#	D13 H02	IO IO	HDSTBN1#	AP31	IO IO	MDA39 MDA40	B06 C06	_	NC NC	AN07 AM06	IO VBE# AI VLCOMPP
Y05	O DVP0D03 / TVD03 O DVP0D06 / TVD06	F26	IO	HA21# HA22#	E01	IO	HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3#	AM25	IO	MDA40 MDA41	D06	_	NC NC	AT07	IO VPAR
Y06	O DVP0D07 / TVD07	B26	Ю	HA23#	F08	IO	HDSTBP0# HDSTBP1# HDSTBP2#	AN24	IO	MDA42	E06	_ _ _ _	NC	U03	O VSYNC
Y07 AB05	O DVP0D08 / TVD08 O DVP0D09 / TVD09	B23 E26	IO	HA24# HA25#	E13 H03	IO	HDSTBP1# HDSTRP2#	AR23 AT27	IO IO	MDA43 MDA44	F23 F24	_	NC NC	N05	I XIN
AB06	O DVP0D10 / TVD10	D25	Ю	HA26#	D01	Ю	HDSTBP3#	AT26	IO	MDA45	F25	_	NC		
AA06	O DVP0D11 / TVD11	E27	IO	HA27#	C17	IO	HIT#	AT23	IO	MDA46	F32	_	NC		
W03 V02	O DVP0DE / TVDE I DVP0DET/TVCLKIN	C23 F27	IO	HA28# HA29#	F16 F18	I	HITM# HLOCK#	AP23 AP21	IO IO	MDA47 MDA48	F33 F34	_	NC NC		
. 02													1	11	



Table 4. Signal Pin List (Numerical Order) - External AGP Interface Enabled on Display Pins

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Nama	Pin#		Pin Name
A04	Ю		D32		DFTIN#	J34	IO	MDB10	Y02	0	DVP0D04 / TVD04	AH02	Ю	Pin Name GD21	AN31	0	
A05	IO	HDRI3#	D33	IO	MDB01	J35	O	CKEB3	Y03	ŏ	DVP0D04 / TVD04 DVP0D03 / TVD03	AH03	ĬŎ	GD21 GD23 GD28 GD26 MDB35	AN32	ŏ	SWEB# DQMA4
A06	IO	HDBI0#	D34	IO	MDA01 DQSA0#	J36	IO	MDB15	Y04 Y05	0	DVP0CLK / TVCLK	AH04	IO	GD28	AP01	Ю	GD15
A07 A08	IO IO	HDBI0# HD15# HD12#	D35 D36	()	DOMA0	K01 K03	IO IO	HD40# HD47#	Y05 Y06	ő	DVP0D07 / TVD06 DVP0D07 / TVD07	AH30	IO	MDB35	AP02 AP03	IO	GD1 GD9
A09	Ю	HD06#	E01	IO	HDSTBN3#	K04	ĬŎ	HD46# CPURST#	Y07	ŏ	DVP0D03 / TVD03 DVP0CLK / TVCLK DVP0D06 / TVD06 DVP0D07 / TVD07 DVP0D08 / TVD08 MAB05 NC	ADJI			AP04	IO	GD2
A10 A19	IO IO	HD30# ADS#	E02 E03	IO IO	HD56# HD57#	K06 K31			Y30 Y31	O	MAB05 NC	AH32 AH33	IO IO	MDB38	AP05 AP06	_	NC NC
A19 A20	IO	HA04#	E04	IO	HD55#	K31 K32	ŏ	CKEB0	Y33	ō	DQMB3 DQSB3#	AH34	0	MDB38 MDB34 MAA02 MAA01	AP07	IO	VAD05 VAD00
A21	IO	HA06#	E06	- IO	NC HD08#	K33	IO	MDA08	Y34	IO	DQSB3#	AH35	О	MAA01	AP08	IO	VAD00
A22 A31	O	HADSTB0# MCLKOB	E07 E09	IO	NC HD08# HD09# HDSTBP1# HD22# HD20# HD17# DEFER# BREQ0#	K34 K35	IO	CKEB2 CKEB0 MDA08 MDA12 MDA09 MDA13 DQSA1# DQMA1	Y36 AA02	=	NC NC	AH36 A I01	IO	NC GD17 GD16 GD18 GD25 MAA00 MDB39 BAB0 GDEVSEL GC#BE2 GTRDY	AP09 AP10	0	DNSTB- DNCMD
A32	Ĭ	MCLKOB MCLKIA DQSB0# DQMB0	E13	įŏ	HDSTBP1#	K36	iŏ	MDA13	AA03	1 1	NC	AJ01 AJ03	ĬŎ	GD16	AP11	io	DNCMD VAD07 VAD10 VAD15 PWROK
A33 A34	O	DOMPO	E14 E15	IO	HD22#	L31 L33	IO	DQSA1#	AA04 AA05	0	DVP0D05 / TVD05 DVP0D02 / TVD02	AJ04 AJ06	IO	GD18	AP12 AP13	IO IO	VAD10
A35	Ю	MDB02	E16	IO	HD17#	L33	ŏ	CKEA3	AA06	ŏ	DVP0D02 / TVD02 DVP0D11 / TVD11	AJ33	Ö	MAA00	AP14	I	PWROK
A36	Ю	MDB06	E17	IO	DEFER#	L36	ΙŌ	CŘEA3 MDA14	AA30	Ŏ	MAB03	AJ34	IO	MDB39	AP15	10	MDAGS
B04 B06	-OI	HD50# NC	E18 E19	IO	HREQ3#	M05 M06	I I	HCLK+ HCLK–	AA31 AA32	IO IO	DVP0D11 / TVD11 MAB03 MDB24 MDB25	AJ36 AK01	Ю	GDEVSEL.	AP16 AP17	IO IO	MDA62 MDA60
B07	Ю	IID05#	E21	I IO	HA14#	M30	_	NC	AA33	10	MDB26	AK02	ĬŎ	GC#BE2	AP18	ĬŎ	DQSB7#
B09 B10	IO IO	HD03# HD03# HD27# HD29# HD26# HDBI1#	E22 E23	IO IO	HA11# HA08# HA20#	M31 M32	OIO	MAB12 MDB16	AA34 AA35	_ _ O	NC NC	AK03 AK04	IO	GTRDY	AP19 AP20	IO O	MDA55
B11	IO	HD29#	E24	IO	HA20#	M33	IO	MDA11	AA36	ō	MAB04	AK05	IO	GC#BE3	AP21	Ю	MDA48
B12	IO	HD26#	E25	1 (()	HA21#	M34	IO	MDA15	AB01	I	AGP8XDET#	AK06	IO	GD19	AP22	O	DQMB6
B13 B14			E26 E27	IO IO	HA25# HA27#	M35 M36	io	CKEA1 MDA10	AB02 AB03	I AI	GWBF AGPCOMPN	AK21 AL01	IO	MDB51 GD14	AP23 AP24	IO O	MDA47 DOMA5
B17	ĬŎ	RS2# RS0# DBSY#	E28	ĬŎ	HA34# MDA02	N03	I	DISPCLKI	AB04 AB05	_	NC	AL02 AL03	ĬŎ	GC#BE2 GTRDY GD22 GC#BE3 GD19 MDB51 GD14 GD12 GC#BE1 GFRAME	AP25	ŏ	MDA62 MDA60 DQSB7# MDA55 DQMA6 MDA48 DQMB6 MDA47 DQMA5 CSA3# SRASA# MDB46
B18 B19	IO IO	RS0# DRSV#	E33 E34	IO IO	MDA02 MDA06	N04 N05	O	DISPCLKO XIN	AB05 AB06	0	DVP0D09 / TVD09 DVP0D10 / TVD10	AL03 AL04	IO	GC#BE1	AP26 AP27	O IO	SRASA# MDB46
B21	10	H A 0.7#	E36	IO	MDA07	N07	I	GCLK	AB30 AB31	IO	MDB31 MDB27	ALUJ	10	GIRDY AGPBUSY#	AP28 AP29		
B22	IO	HA03# HA24#	F01	IO	HD61#	N30	IO	MDB20	AB31	IO	MDB27	AL14	O	AGPBUSY#	AP29	О	CSB3# CSA2#
B23 B26	IO IO	пА24# НА23#	F02 F03	IO	HD63# HD58#	N31 N32	O IO	MAB09 MDB17	AB32 AB33	- IO	NC MDB30	AL17 AL18	IO IO	MDB56	AP30 AP31	IO	NC MDA39
B31	0	HA23# MCLKOA	F04	IO	HD59#	N33	IO	MDB21 DQSB2# DQMB2	AB34	O	MDB30 MAA05	AL19	IO	MDB60	AP32	IO	MDA39 MDA34
B33 B34	IO IO	MDB05 MDB07	F07 F08	IO IO	HD10# HDSTBP0#	N34 N35	IO	DOSB2# DOMB2	AB35	O IO	MAA06 MDA24	AL20 AL21	IO IO	MDA51 MDR55	AP33 AR01	10	MDA33 GD10
B36	IO	MDB05 MDB07 MDA00	F09	IO	HD07#	N36	_	NC	AB36 AC01 AC03	I	GSBA0# GSBA2#	AL22	IO	MDB52	AR03	Ю	GADSTB0S
C02	IO	HD60# HD48# HD49# HD53#	F10	IO	HD04#	P30	Ю	MDB19	AC03	Ī	GSBA2#	AL22 AL23	IO	AGPBUSY# MDB58 MDB56 MDB60 MDA51 MDB55 MDB52 MDB42 MDB47 MDB42 SRASB# MDB40	AR04	Ю	GD4
C03 C04	IO IO	HD48# HD49#	F15 F16	AI I	HRCOMP HITM#	P31 P33	o	MAB08 NC	AC04 AC06 AC33 AC34 AC36	I AI	GSBA1# AGPCOMPP	AL27 AL28	IO IO	MDB47 MDB42	AR06 AR07	IO IO	VAD13 VAD04
C05	ĬŎ	HD53#	F18	İ	HITM# HLOCK#	P34	Ю	MDB18	AC33	IO	MDA28	AL29	Ö	SRASB#	AR08	IO	LVAD01
C06 C07	- IO	NC HD11#	F19 F20		HREQ4# HA05#	P36 R01	O AO	MAB11 AR	AC34	IO IO	MDA25 MDA29	AL30 AM01	IO	GD8	AR11 AR16	IO IO	VAD03 DQSA7#
C08	IO	HD13#	F21	IO	HA12#	R02	AO	AG	AD01	1	GSRSTRS	AM03	IO	GD8 GSTOP	AR17	IO	DQSA/# MDA61 MDA50 MDA53 DQSB6# MDA43 CSA1# SWEA# DQMB5 CSB2# MDA35 MDA37
C09	IO	HD02# HD28# HD31#	F22	IO	HA16#	R03	AO	AB	AD01 AD02 AD03	I	GSBA3# GSBSTBF GREQ GGNT	AM04	IO	GD11	AR19	IO	MDA50
C11 C12	IO IO	HD31#	F23 F24	_ _ _	NC NC	R30 R31	IO	MDB23 NC	I AD04	I	GREO	AM06 AM07	IO	VAD08	AR20 AR22	IO IO	DOSB6#
C13 C14	IO	HD25# HD21# HD23# BPRI# HIT#	F25	-	NC HA22#	R32	O	MAB07	AD05	0	GGNT	AM09	Ĭ	UPSTB-	AR23 AR25	ĬŎ	MDA43
C14 C15	IO IO	HD21# HD23#	F26 F27	IO IO	HA22# HA29#	R33 R34	- IO	NC MDB22	AD06 AD32	Ŏ IO	GST0 MDA26	AM10 AM11	I	UPSTB+ VAD06	AR25 AR26	0	CSA1# SWEA#
C16 C17	IO	BPRI#	F28	IO	HA35#	R35	Ö	CKEA2	AD33 AD34	O	MAA03	AM12	ĬŎ	VAD11	AR28 AR29	ŏ	DQMB5
C17 C18	IO IO	HIT# BNR#	F32 F33	_ 	NC NC	R36 T03	IO	MDA20 SPCLK2	AD34 AD35	IO O	GST0 MDA26 MAA03 DQSA3# DQMA3	AM13 AM17	I	RESET#	AR29 AR31	O IO	CSB2# MDA35
C19	Ю	DRDY#	F34	_	NC	T04	IO	SPDAT2	AD36	ŏ	MAA04	AM19	IO	GSTOP GD11 VLCOMPP VAD08 UPSTB- UPSTB+ VAD06 VAD11 RESET# MDB59 MDB61 MDA49 MDB53 MDB49 MDB44 MDB44 MDB44 MDB44 GSERR GD13 GPBE0	AR33		
C19 C20 C21	IO	HREQ1#	F35	IO	MDA03	T33	U	CKEAU	AE01	I	GSRA7#	AM20	IO	MDA49	AR34	Ю	MDA32
C21	IO IO	HA09# HA13#	F36 G01	IO	NC HD62#	T34 T35	O IO	MAA12 MDA16	AE02 AE03	I I	GSBA4# GSBA5# GSBA6#	AM22 AM23	IO IO	MDB33	AT01 AT02	IO	GD5 GD0
C22 C23 C24 C25 C26 C27 C28 C31 C32	ĬŎ	HA13# HA28# HA18#	G03	ĬŎ	HD62# HD37# HD30#	T36	IO	MDA17	AE04	I	GSBA6#	AM25 AM28 AM29 AM31	ĬŎ	MDA41	AT03	Ю	GADSTB0F
C24 C25	IO IO	HA18# HA17#	G04 G06	IO	HD39# HD35#	U02 U03	0	INTA# VSYNC HSYNC	AE05 AE06	0	GST1 GST2	AM28 AM29	IO IO	MDB45 MDB41	AT04 AT05	IO	GD7 GD3
C26	IO	HADSTR1#	G07	IO	HD33#	U04	ŏ	HSYNC	AE07	I	GRBF	AM31	IO	MDB44	AT06	ĬŎ	VAD12 VPAR MDA58 DQMA7
C27 C28	IO IO	HA32# HA33# TESTIN#	G10 G15	IO	HD00# DPWR# HTRDY#	U33 U34	IO	MDA21 DQSA2# MAA11	AE30 AE31	0	MAB02 NC	AN01 AN02	IO IO	GSERR GD13	AT07 AT15	IO IO	VPAR MDA58
C31	Ĭ	TESTIN#	G18	ĬŎ	HTRDY#	U36	ŏ	MAA11	AE32	-	NC	AN03	IO	GPAR	AT16 AT17	Ö	DQMA7
C32	Ю	MDB00	G31	10	MDB08	V01	O	DVP0VS / TVVS	AE33	0	MAB00	AN04	IO	GC#BE0	AT17		MDA30
C33 C34	IO IO	MDB04 MDB03	G32 G33	_	MDB09 NC	V02 V03	IO	DVP0DET/TVCKI SPCLK1	AE34 AE35	IO	MDA31 MDA27	AN05 AN06	IO	VAD09	AT18 AT19	10	MDB62 MDA54
C35	IÓ	MDA04	G34	-	NC	V04	ĬŎ	SPDAT1 GPO0	AE36	IO	MDA30		ĬŎ		AT20	О	MAA13
C36 D01	IO	MDA04 MDA05 HDSTBP3#	G35 G36		NC NC	V05 V06	O	GPO0 BISTIN	AF01 AF03	IO	GD31 GD29	AN09 AN10	Ю	VBE# DNSTB+ VAD02 UPCMD VAD14 SUSST# MDA59 MDA57 MDB63 DQMB7 MDB57	AT21 AT22	IO IO	MDA52 MDB54
D03	Ю	HD51#	H01	IO	HD42# HDSTBN2#	V07	ΔΙ	RSET	AF04	IO	GDBIH / GPIPE#	AN12	Ĭ	UPCMD	AT22 AT23	10	IMDA46
D04 D06	Ю	HD54# NC	H02 H03	IO IO	HDSTBN2# HDSTBP2#	V32 V33	O IO	MAA07 MDA22 DQMA2 MAA09	AF30 AF31	O -	MAB01 NC	AN13	IO	VAD14	I AT24	IO O	DQSA5# CSA0#
D07	ĪO	HD14#	H04	110	HD38#	V34	Ö	DQMA2	AF33	IO	MDB36	AN14 AN15	IO	MDA59	AT25 AT26	Ю	MDA45
D08	Ю	HDSTBN0#	H05	IO	HD36#	V35 V36	O	MAA09	AF34	0	MAB10	AN16	IO	MDA57	AT27	Ю	MDA44
D09 D12	IO IO	HD01# HD24#	H06 H31	IO IO	HD32# MDB12	W01	O	MDA18 DVP0D00 /TVD00	AF36 AG01	IO	BAB1 GADSTB1S	AN16 AN17 AN18	0	DOMB7	AT27 AT28 AT29	О	DQSB5# CSB1#
D13	Ю	HDSTBN1#	H33	IO	MDB13	W02	O	DVP0D01 /TVD01	AG02	IO	GD27	AN19	IO	MDB57 DQSA6#	AT30	О	CSB0#
D15 D16	IO IO	HD19# HD16#	H34 H36	IO O	DQSB1# DQMB1	W03 W04	0	DVP0DE / TVDE DVP0HS / TVHS	AG03 AG04	IO IO	GADSTB1F GDBIL	AN20 AN21	IO	DQSA6# MDB50	AT31 AT32	О	BAA0 MDA38
D16 D18	IO	RS1#	J01		HD44#	W04 W05	ö	GPOUT	AG05	IO	GDBIL GD24	1 A NI22		NC	AT33	Ю	DOSA4#
D19	Ю	HREQ0#	J02	IO	HD45#	W06	I	TCLK	AG06	IO	GD30	AN23 AN24	O		AT34	Ю	MDA36
D20 D21	IO IO	HREQ2# HA10#	J03 J04	IO IO	HDBI2# HD34#	W30 W31	_ O	NC MAR06	AG31	ō	NC DOMB4	AN24	IO	MDA42 SCASA#	AT35 AT36	O	BAA1 MAA10
D22	Ю	HA15#	J05	IO	HD34# HD41#	W32	Ю	MAB06 MDB28 MDB29	AG33	IÖ	DQMB4 DQSB4#	AN26	ĬŎ	SCASA# MDA40 MDB43	11130	,	111111111
D24	Ю	HA19#	J06 J31	Ю	HD43# MDB11	W33 W34	IO IO	MDB29 MDA23	AG34	IO	MDB37	AN25 AN26 AN27 AN28 AN29	IO	MDB43 SCASB#			
D25 D27	IO IO	HA26# HA30#	J31 J32	IO IO	MDB11 MDB14	W34 W35	IO	MDA23 MDA19	AG36	IO	MDB33 MDB32	AN29	0	NC			
D28	ĬŎ	HA31#	J33	ŏ	CKEB1	W36	ŏ	MAA08	AG31 AG32 AG33 AG34 AG35 AG36 AH01	ĬŎ	GD20	AN30	-	NC			



Table 5. Signal Pin List (Alphabetical Order) - External AGP Interface Enabled on Display Pins

To: //	1		_	_	List (Alphabetic								-		_		D. M
Pin #	40	Pin Name	Pin#	T	Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#	10	Pin Name	Pin#		Pin Name
R03 A19		AB ADS#	V02 W04	0	DVP0DET/TVCLKIN DVP0HS/TVHS DVP0HS/TVVS GADSTB0F GADSTB0F GADSTB1F GADSTB1F GADSTB1F GADSTB1S GC#BE0 GC#BE0	E24 E25	IO	HA20# HA21#	E13 H03	IO	HDSTBP1# HDSTBP2#	AP31 AN26	IO	MDA39 MDA40	B06 C06	_	NC NC
R02	10	A.C.	V01	ŏ	DVP0VS/TVVS	F26	IO	HA22#	D01	IO	HDSTBP3#	AM25	ΙÖ	MDA41		_	NC
AB01	I	AGP8XDET#	AT03	IO	GADSTB0F	B26	IO IO	HA22# HA23#	D08	IO	HDSTBN0#	AM25 AN24	Ю	MDA42	E06	-	NC
AL14 AB03	O AT	AGPBUSY#	AR03 AG03	10	GADSTB0S GADSTB1E	B23 E26	IO IO	HA24#	D13 H02	IO	HDSTBN1#	AR23 AT27	IO IO	MDA43	F23 F24	_	NC NC
AC06	AI	AGP8XDET# AGPBUSY# AGPCOMPN AGPCOMPP	AG01	IO	GADSTB15 GADSTB1S	D25	IO	HA26#	E01	IO	HDSTBP1# HDSTBP2# HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3#	AT26	Ю	MDA45	F25		NC NC
R01	AO		AN04	ĬŎ	GC#BE0	E27	ĬŎ	HA27#	C17	IO	HIT#	A123	ĬŎ	MDA41 MDA42 MDA43 MDA44 MDA45 MDA46	F32	_	NC
AT31		BAA0	AK02 AK05	IO	GC#BE1 GC#BE2 GC#BE3	C23	IO	HA24# HA25# HA26# HA27# HA28# HA29# HA30#	F16	I	HITM#	AP23	Ю	MDA4/	F33	-	NC
AT35 AJ36	0	BAA1 BAB0	AK02 AK05	10	GC#BE2 GC#RE3	F27 D27	IO IO	HA29# HA30#	F18 F15	ΔĬ	HRCOMP		IO IO	MDA48 MDA49	F34 F36		NC NC
AF36		BAB1	INU /	1	GCLK	D28	IO	HA31#	D19	IO	HREQ0#	AR19	IÖ	MDA50		_	NC
V06	I	BISTIN BND."	AT02	10	(†D()	D28 C27 C28	IO	HA31# HA32# HA33# HA34#	C20	IO	HREQ1#		IO	MDA51	G34	_ _ _ _	NC
C18 C16	10	BNK# RPRI#	AP02 AP04	10	GD1 GD2	E28	IO IO	HA33# HA34#	D20 E19	10	HREQ2# HREQ3#		IO IO	MDA52 MDA53	G35 G36	_	NC NC
E18	ŏ	BABI BISTIN BNR# BPRI# BREQO# CKEA0 CKEA1 CKEA2 CKEA3	AT05	IO	GD3	F28	IO	HA34# HA35# HADSTB0# HADSTB1# HCLK+ HCLK- HD00# HD01# HD02#	F19	IO	HDSTBN3# HIT## HLOCK# HRCOMP HREO0# HREO2# HREO3# HREO4# HSYNC HTRDY# INTA# MAA00 MAA01		Ю	MDA49 MDA50 MDA51 MDA52 MDA53 MDA54 MDA55 MDA56 MDA57 MDA58	M30	-	NC
T33	Ó	CKEA0	AR04	IO	GD4	A22	IO	HADSTB0#	U04	O	HSYNC	AP19	IO	MDA55	N36	_	NC
M35	0	CKEAL	AT01 AN05	IO IO	GD5 GD6	C26 M05	IO	HADSTB1#	G18 U02	10	HTRDY#		IO IO	MDA56	P33 R31	-	NC NC
R35 L34	ŏ	CKEA2 CKEA3	AT04	IO	GD6 GD7	M06	Ī	HCLK-	AJ33	0	MAA00	AT15	Ю	MDA57 MDA58	R33	_	NC NC
K32	Ŏ	CKEDU	AM01	IO	GD8	G10	Ю	HD00#	AH35		MAA01	AN15	ΙÖ	MDA59	W30	_	NC
J33	O	CKEB1	AP03	Ю	GD9	D09	IO	HD01#	AH34	O	MAA02	AP17	IO	MDA60	Y31	-	NC NC
K31 J35	0	CKEB2 CKEB3	AR01 AM04	IO IO	GD10 GD11	C09 B09	IO IO	HD02# HD03#	AD33	O	MAA03 MAA04	AR17 AP16	10	MDA61	Y36 AA02	_	NC NC
K06	ŏ	CPURST#	AL02	IO	GD12	F10	IO	HD04#	AB34	O	MAA05	AP15	IÖ	MDA63	AA03	-	NC
AT25	Ó	CSA0# CSA1#	AN02	Ю	GD13	B07	IO	HD02# HD03# HD04# HD05# HD06# HD07# HD08# HD09# HD10# HD11# HD12#	AH34 AD33 AD36 AB34 AB35 V32 W36 V35	O	MAA00 MAA01 MAA02 MAA03 MAA04 MAA05 MAA06	C32 D33	IO	MDA59 MDA60 MDA61 MDA62 MDA63 MDB00	AA34	-	NC
AR25 AP29	0	CSA1# CSA2#	AL01 AP01	IO IO	GD14 GD15	A09 F09	IO IO	HD06# HD07#	W36	O	MAA07 MAA08 MAA09 MAA10 MAA11 MAA12		IO IO	MDB01 MDB02	AA35 AB04	-	NC NC
AP29 AP25	ŏ	CSA1# CSA2# CSA3# CSB0# CSB1#	AJ03	IO	GD16	E07	IO	HD08#	W36 V35	ŏ	MAA09	C34	Ю	MDB02			NC NC
AT30	ŏ	CSB0#	AJ01	IO	GD17 GD18	E09	IO	HD09#	AT36	O	MAA10	C33	IO	MDB03 MDB04 MDB05	AE31	_	NC
AT29	O	CSB1#	AJ04	IO	GD18	F07	IO	HD10#	U36	O	MAA11	B33	IO	MDB05 MDB06	AE32		NC NC
AR29 AP28	0	CSB2# CSB3#	AK06 AH01	IO IO	GD19 GD20	C07 A08			T34 AT20	O	MAA12 MAA13		IO IO	MDB06 MDB07	AF31 AG31	_	NC NC
B19	IO	DBSY#	AH02	IO	GD21	C08	IO	HD13#	AE33	ŏ	MAA13 MAB00 MAB01 MAB02 MAB03 MAB04	G31	IÖ	MDB07 MDB08 MDB09 MDB10 MDB11 MDB12	AH31	-	NC
E17	ΙŌ	DEFER#	AK04	IO	GD22	D07	IO	HD14# HD15# HD16# HD17#	AF30	O	MAB01	G32	IO	MDB09	AH36	-	NC
D32 N03	1	DFTIN#	AH03 AG05	IO IO	GD23 GD24	A07 D16	IO IO	HD15#	AE30 AA30	O	MAB02 MAB03		IO IO	MDB10 MDB11	AN22 AN29		NC NC
N04	ò	DISPCLKI DISPCLKO	AJ06	11()	GD25	E16	IO	HD17#	AA36	ŏ	MAB04		ΙÖ	MDB11	AN30	_	NC
AP10	Ō	DNCMD	AH05	IO	GD26	B14 D15	IO IO	HD18#	Y30	O	MAB05	H33	Ю	MDB13	AP05	-	NC NC
AN09	O O	DNCMD DNSTB+ DNSTB-	AG02	IO IO	GD27	D15	IO	HD19#	W31	O	MAB06	H33 J32 J36	Ю	MDB14	AP06		NC NC
AP09 G15	8	DNSTB- DPWR#	AH04 AF03	IO	GD28 GD29	E15 C14	IO	HD20# HD21#	R32 P31	O	MAB0/ MAB08	M32	Ю	MDB15	AP30 AP14	- I	PWROK
D36	Ŏ	DQMA0	AG06	ĬŎ	GD26 GD27 GD28 GD29 GD30	E14	ĬŎ	HD18# HD19# HD20# HD21# HD22# HD22# HD25# HD25# HD26# HD27# HD28# HD31# HD31# HD31# HD33# HD33# HD33# HD34# HD35#	N31	O	MAB05 MAB05 MAB06 MAB07 MAB08 MAB09 MAB10	N32	ΙŎ	MDB12 MDB13 MDB14 MDB15 MDB16 MDB17 MDB18 MDB19 MDB20 MDB21	ΔM13	I	RESET#
L33	O	DQMA1	AF01	Ю	GD31	C15	IO	HD23#	AF34	O	MAB10	P34	IO	MDB18	B18	IO	RS0#
V34 AD35	0	DQMA2 DQMA3	AF04 AG04		GDBIH / GPIPE# GDBIL	D12 C13	IO IO	HD24# HD25#	P36 M31	O	MADII	P30 N30	10	MDB19	B18 D18 B17 V07	10	RS1# RS2#
AN32	ŏ	DOMA4	AK01	Ю	GDEVSEL	B12	IO	HD26#	AN23	ŏ	MAB12 MAB13 MCLKIA MCLKOA MCLKOB MDA00 MDA01 MDA02 MDA02 MDA03 MDA04 MDA05 MDA06	N33	Ю	MDB20 MDB21	V07	AI	RSET
AP24	О	DQMA5 DQMA6	AL04	IO	GFRAME	B10	IO	HD27#	A32	Ĭ	MCLKIA	R34 R30	Ю	MDB21 MDB22 MDB23 MDB24 MDB25 MDB26 MDB27 MDB28 MDB29 MDB30 MDB31	AN25	Ō	SCASA#
AP20	O	DOMA6	AD05	O	GGNT GIRDY GPAR	C11	IO	HD28#	B31	o	MCLKOA	R30	IO	MDB23	AN28	0	SCASB#
AT16 A34	0	DQMA7 DQMB0	AL05 AN03	IO IO	GIRDY GPAR	B11 A10	IO IO	HD29# HD30#	A31 B36	Ö	MDA00	AA31 AA32	Ю	MDB24 MDB25	T03	IO IO	SPCLK1 SPCLK2
H36	ŏ	DQMB1 DQMB2 DQMB3 DQMB4	V05		CDOO	C12	ĬŎ	HD31#	D34	ĬŎ	MDA01	AA33	ΙŎ	MDB26	V04	ΙÖ	SPDAT1
N35	O	DQMB2	W05	Q	GPOUT	H06	IO	HD32#	E33	IO	MDA02	AB31	IO	MDB27	T04	IO	SPDAT2
Y33 AG32	0	DOMB4	AE07 AD04	I	GRBF GREQ	G07 J04	IO IO	HD33# HD34#	F35 C35	IO	MDA03 MDA04	W32 W33	10	MDB28	AP20 AI 20	8	SRASA# SRASR#
AR28	1 0	DOMBS	AC01	Ĭ	GSBA0#	G06	IO	HD35#		ĬŎ	MDA05	AB33	ΙŎ	MDB30	AN14	Ĭ	SUSST#
AP22 AN18	O	DQMB6 DQMB7	AC04	Ĭ	GSBA1#	H05	IO	HD36#	E34	IO	MDA06	11000	Ю	MDB31 MDB32	AR26	O	SWEA#
D35	10	DQMB/ DQSA0#	AC03 AD02	I I I	GSBA2# GSBA3#	G03 H04	10	HD37# HD38#	E36 K33	10	MDA07 MDA08			MDB32 MDB33	W06	Ų T	SWEB# TCLK
L31	IO	DOSA1#	AEO2	Í	GSB A A#	G04	IO	HD39#	K35	IO	MDA09	AH33	ΙŎ	MDB34	C31	İ	TESTIN#
U34	IO	DQSA2#	AE03	Ĭ	GSBA5#	K01	IO	HD40#	M36	IO	MDA10	AH30	Ю	MDB35	AN12	Ī	UPCMD
AD34 AT33	IO	DQSA2# DQSA3# DQSA4#	AE04	I	GSBA6# GSBA7#	J05 H01	IO	HD41# HD42#	M33	10	MDA11	AF33	Ю	MDB36 MDB37	AMI0	I	UPSTB+
AT24	IO	DQSA5#	AD03	Ī	GSBSTBF		IO	HD43#	K36	IO	MDA13	AH32	ΙÖ	MDB38	AN07	ΙΟ	VBE#
AN20	IO	DQSA6#	AD01	I	GSBA5# GSBA6# GSBA7# GSBSTBF GSBSTBS	J01	IO	HD44#	L36	IO	MDA05 MDA06 MDA07 MDA08 MDA09 MDA10 MDA11 MDA12 MDA13 MDA14 MDA15	AJ34	Ю	MDB39	AP08	Ю	VD00
AR16	IO	DOSA/#	ANUI	10	GSERK	J02	IO	HD35# HD36# HD37# HD38# HD40# HD41# HD42# HD43# HD43# HD45# HD46# HD46# HD46#	M34	io	MDA16	AL30	IO	MDB33 MDB34 MDB35 MDB36 MDB37 MDB38 MDB39 MDB40 MDB41 MDB41	AR08 AN10	IO	RSET SCASA# SCASA# SPCLK1 SPCLK1 SPCLK2 SPDAT1 SPDAT2 SRASA# SUSST# SWEA# SUSST# TCLK TESTIN# UPCMD UPSTB+ UPSTB+ UPSTB- VBE# VD00 VD01 VD02
H34	IO	DOSB1#	AD06 AE05	Ö	GST0 GST1	K04 K03	IO	HD46# HD47#	T36	IO	MDA16	AM29 AL28	Ю	MDB41 MDB42	AR11	I()	VD03
N34	IO	DQSB2#	AE06	0	GST2	C03	IO	HD48#	V36	ΙÖ	MDA18	AN27	Ю	MDB43	AR07	ĬŎ	VD04
Y34	IO	DQSB3#	AM03	IO	GSTOP	C04	IO	HD49#	W35	IO	MDA19	AM31	IO	MDB44	AP07	IO	VD04 VD05 VD06
AG33 AT28	IO	DQSB4# DQSB5#	AK03 AB02	IO	GTRDY GWBF	B04 D03	IO IO	HD50# HD51#	R36 U33	IO IO	MDA17 MDA17 MDA18 MDA19 MDA20 MDA21 MDA22 MDA23	AM28 AP27	IO IO	MDB45 MDB46		IO IO	VD06 VD07
AR22	IO	DQSB6#	B22	Ю	HA03#	A04	IO	HD52#	V33	IO	MDA22	AL27	Ю	MDB47	AM07	Ю	VD08
AP18	IO	DQSB7#	A20	IO	HA03# HA04#	C05	IO	HD53#	W34	IO	MDA23	AL23	Ю	MDB48	AN06	Ю	VD09
C19 Y04	IO O	DRDY# DVP0CLK / TVCLK	F20 A21	IO IO	HAU5# HA06#	D04 E04	IO IO	HD54# HD55#	AB36 AC34	IO	MDA24 MDA25	AM23 AN21	IO IO	MDB49 MDB50	AP12 AM12	IO IO	VD10 VD11
W01	ŏ	DVP0D00 / TVD00	B21	IO	HA07#	E04 E02	IO	HD56#	AD32	IO	MDA26	AK21	Ю	MDB51	AT06	IO	VD12
W02	O	DVP0D01 / TVD01	E23	IO	HA08#	E03	IO	HD57#	AE35	IO	MDA27	AL22	Ю	MDB52	AR06	Ю	VD13
AA05 Y03	0	DVP0D02 / TVD02 DVP0D03 / TVD03	C21 D21	IO IO	HA04# HA06# HA07# HA08# HA09# HA10# HA11#	F03 F04	IO IO	HD58# HD59#	AC33 AC36	IO IO	MDA24 MDA25 MDA26 MDA27 MDA28 MDA29	AM22 AT22	IO IO	MDB53 MDB54		IO IO	VD14 VD15
Y03 Y02	ŏ	DVP0D03 / TVD03 DVP0D04 / TVD04	E22	IO	HA11#	C02	IO	HD60#	AE36	IO	MDA29 MDA30	AL21	Ю	MDB54 MDB55		ΑI	VLCOMPP
AA04	О	DVP0D05 / TVD05	F21	IO	HA12#	F01	IO	HD61#	AE34	IO	MDA31	AL18	Ю	MDB56	AT07	Ю	VPAR
Y05	O	DVP0D06 / TVD06	C22	IO	HA13#	G01		HD62#	AR34	IO	MDA32		IO	MDB57		O	VSYNC
Y06 Y07	0	DVP0D07 / TVD07 DVP0D08 / TVD08	E21 D22	IO	HA14# HA15#	F02 A06		HD63# HDBI0#	AP33 AP32	IO	MDA33		IO IO	MDB58 MDB59	N05	I	XIN
AB05	O	DVP0D09 / TVD09	F22 C25	IO	HA16#	B13	IO	HDBI1#	AR31	IO	MDA35	AL19	Ю	MDB60			
AB06	0	DVP0D10 / TVD10	C25	IO	HA17#	J03	IO	HDBI2#	AT34	Ю	MDA36	AM19	IO	MDB61			
AA06 W03	0	DVP0D11 / TVD11 DVP0DE / TVDE	C24 D24	IO	HA18# HA19#	A05 F08	10	HDBI3# HDSTBP0#	AR33 AT32	IO	MDA37 MDA38	AT18 AN17	IO	MDB62 MDB63			
		_ , _ , _ , _ , _ , _ , _ , _ , _ , ,		1		- 00	1					/					



Table 6. Power, Ground, and Voltage Reference Pin List

Outer Ring Pins (In AGPVREF[0:1] GTLVREF HAVREF[0:1] HDVREF[0:3] HCOMPVREF MEMVREF[0:5] VLVREF	(2 pins): (1 pin): (2 pins): (2 pins): (4 pins): (1 pin): (6 pins): (1 pin):	ith Signal Pins) AF7, AD7 H17 H19, G22 H11, H14, K7, J7 G14 J29, R29, W29, AE29, AK22, AK17 AL7
VCCA33HCK1	(1 pin):	M4
GNDAHCK1	(1 pin):	M3
VCCA33HCK2	(1 pin):	L1
GNDAHCK2	(1 pin):	L2
VCCA33GCK	(1 pin):	M1
GNDAGCK	(1 pin):	M2
VCCA33MCK	(1 pin):	D31
GNDAMCK	(1 pin):	E31
VCCA15PLL1	(1 pin):	P3
GNDAPLL1	(1 pin):	P2
VCCA15PLL2	(1 pin):	P6
GNDAPLL2	(1 pin):	N6
VCCA15PLL3	(1 pin):	N1
GNDAPLL3	(1 pin):	N2
VCCA33DAC[1:2]	(2 pins):	T5, P4
GNDADAC[1:3]	(3 pins):	T6, P5, R4
VCC25MEM	(4 pins):	AK32-33, AP34, AP36
VTT	(3 pins):	C29, F29, H27
VSUS15	(1 pin):	AT14
GND	(96 pins):	A11,14,17,23,26,29, B3,5,8,20,32,35, D2,5,11,14,17,23,26,29, E8,20,32,35, F17, G2,5,8,11,16,23,26,27, H20,30,32,35, K2,5, L32,35, M29, P29,32,35, U32,35, Y29,32,35, AB29, AC2,5,32,35, AF2,5,29,32,35, AH29, AJ2,5,32,35, AK20,27,30, AM2,5,14-16,18,21,24,27,30,32,34,36, AN8,11, AR2,5,14-15,18,21,24,27,30,32,35, AT8,11
Center Pins VCC15	(51 pins):	M12-25, N12,25, P12,25, R12,25, T12,25, U12,25, V12,25, , W12,25, Y12,25, AA12,25, AB12,25, AC12,25, AD12,25, AE12-24
VCC25MEM	(21 pins):	N21-24, P24, R24, T24, U24, V24, W24, Y24, AA24, AB24, AC24, AD18-24
VCC15AGP	(6 pins):	AA13, AB13, AC13, AD13-15
VCC15VL	(2 pins):	AD16-17
VCC33GFX	(3 pins):	V13, W13, Y13
VTT	(12 pins):	N13-20, P13, R13, T13, U13
GND	(65 pins):	R15-22, T15-22, U15-22, V15-22, W15-22, Y15-22, AA15-22, AB15-22, AE25



Pin Descriptions

CPU Interface Pin Descriptions

			CPU Interface
Signal Name	Pin #	I/O	Signal Description
HA[35:3]#	(see pin lists)	Ю	Host CPU Address Bus. Connect to the address bus of the host CPU. Inputs during CPU cycles and driven by the North Bridge during cache snooping operations. Address signals up through HA[35]# allow future support of a 64 Gbyte memory space (the current design supports up to HA[33]# for support of 16 GB)
HADSTB [1:0]#	C26, A22	IO	Host CPU Address Strobe. Source synchronous strobes used to transfer HA[31:3]# and HREQ[4:0]# at a 2x transfer rate. HASTB1# is the strobe for HA[31:17]# and HASTB0# is the strobe for HA[16:3] and HREQ[4:0]#.
HD[63:0]#	(see pin lists)	IO	Host CPU Data. These signals are connected to the CPU data bus.
HDB1[3:0]#	A5, J3, B13, A6	Ю	Host CPU Dynamic Bus Inversion. Driven along with HD[63:0]# to indicate if the associated signals are inverted or not. Used to limit the number of simultaneously switching signals to 8 for the associated 16-bit data pin group (HDBI3# for HD[63:48]#, HDBI2# for HD[47:32]#, HDBI1# for HD[31:16]#, and HDBI0# for HD[15:0]#). HDBIn# is asserted such that the number of data bits driven low for the corresponding group does not exceed 8.
HDSTBP [3:0]# HDSTBN	D1, H3, E13, F8 E1, H2, D13, D8	Ю	Host CPU Differential Data Strobes. Source synchronous strobes used to transfer HD[63:0]# and HDBI[3:0]# at a 4x transfer rate. HDSTBP3# / HDSTBN3# are the strobes for HD[63:48]# & HDBI3#; HDSTBP2# / HDSTBN2# are the strobes for HD[47:32]# & HDBI2#; HDSTBP1# / HDSTBN1# are the strobes for HD[47:32]# & HDSTBP1# / HDSTBN1# are the strobes for HD[47:32]# & HDSTBP1# / HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN1# are the strobes for HD[47:32]# & HDSTBN2# are the strobes for HD[47:32]# &
[3:0]#	A 10	10	HDBI1#; and HDSTBP0# / HDSTBN0# are the strobes for HD[15:0]# & HDBI0#.
ADS# DBSY#	A19 B19	IO	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle. Data Bus Busy. Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DRDY#	C19	Ю	Data Ready . Asserted for each cycle that data is transferred.
HIT#	C17	IO	Hit . Indicates that a caching agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	F16	I	Hit Modified . Asserted by the CPU to indicate that the address is modified in the L1 cache and needs to be written back.
HLOCK#	F18	I	Host Lock . All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
HREQ[4:0]#	F19, E19, D20, C20, D19	Ю	Request Command . Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.
HTRDY#	G18	IO	Host Target Ready. Indicates that the target of the processor transaction is able to enter the data transfer phase.

Note: Clocking of the CPU interface is performed with HCLK+ and HCLK- (see clock pin description group).

Note: Internal pullup resistors are provided on all AGTL+ interface pins. If the CPU does not have internal pullups, these North Bridge internal pullups may be enabled to allow the interface to meet AGTL+ bus interface specifications (see VD3 strap).


Note: I/O pads for the above pins are powered by VTT. Input voltage levels are referenced to HAVREF, HDVREF, and GTLREF.



	CPU Interface (continued)									
Signal Name	Pin #	I/O	Signal Description							
RS[2:0]#	B17, D18, B18	IO	Response Signals. Indicates the type of response per the table below:							
			RS[2:0]# Response type RS[2:0]# Response type							
			000 Idle State 100 Hard Failure							
			001 Retry Response 101 Normal Without Data							
			010 Defer Response 110 Implicit Writeback							
			011 Reserved 111 Normal With Data							
DPWR#	G15	О	Data Bus Power Reduction. Request to reduce power on the mobile CPU data bus							
			input buffer. Connect to mobile CPU if used.							
BREQ0#	E18	О	Bus Request 0. Bus request output to CPU.							
BPRI#	C16	IO	Priority Agent Bus Request . The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current							
			symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The PN800 drives this signal to gain control of the processor bus.							
BNR#	C18	IO	Block Next Request . Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.							
DEFER#	E17	Ю	Defer . The PN800 uses a dynamic deferring policy to optimize system performance. The PN800 also uses the DEFER# signal to indicate a processor retry response.							
CPURST#	K6	О	CPU Reset. Reset output to CPU. External pullup and filter capacitor to ground should be provided per CPU manufacturer's recommendations.							

Note: I/O pads for the above pins are powered by VTT. Input voltage levels are referenced to HAVREF, HDVREF, & GTLREF.

The pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





DDR SDRAM Memory Controller Pin Descriptions

	DDR SDRAM Interface – "A" Data									
Signal Name	Pin #	I/O	Signal Description							
MDA[63:0]	(see pin lists)	Ю	Memory Data. These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Function 3 RxE2.							
DQMA[7:0]	AT16, AP20, AP24, AN32, AD35, V34, L33, D36	О	Data Mask. Data mask of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE2.							
DQSA[7:0]#	AR16, AN20, AT24, AT33, AD34, U34, L31, D35	Ю	DDR Data Strobe. Data strobe of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE0.							
CSA[3:0]#	AP25, AP29, AR25, AT25	0	Chip Select. Chip select of each bank. Output drive strength may be set by Device 0 Function 3 RxE4.							
CKEA[3:0]	L34, R35, M35, T33	О	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems.							

	DDR SDRAM Interface – "B" Data									
Signal Name	Pin #	I/O	Signal Description							
MDB[63:0]	(see pin lists)	Ю	Memory Data. These signals are connected to the DRAM data bus. Output drive strength may be set by Device 0 Function 3 RxE2.							
DQMB[7:0]	AN18, AP22, AR28, AG32, Y33, N35, H36, A34	О	Data Mask. Data mask of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE2.							
DQSB[7:0]#	AP18, AR22, AT28, AG33, Y34, N34, H34, A33	IO	DDR Data Strobe. Data strobe of each byte lane. Output drive strength may be set by Device 0 Function 3 RxE0.							
CSB[3:0]#	AP28, AR29, AT29, AT30	О	Chip Select. Chip select of each bank. Output drive strength may be set by Device 0 Function 3 RxE4.							
CKEB[3:0]	J35, K31, J33, K32	О	Clock Enables. Clock enables for each DRAM bank for powering down the SDRAM or clock control for reducing power usage and for reducing heat / temperature in high-speed memory systems.							

	DDR SDRAM Interface – Address										
Signal Name	Pin#	I/O	Signal Description								
MAA[13:0], MAB[13:0]	(see pin lists)	О	Memory Address A and B. Two sets for additional drive. Output drive strength may be set by Device 0 Function 3 RxE8 (MAA) and EA (MAB).								
BAA[1:0], BAB[1:0]	AT35, AT31, AF36, AJ36	О	Bank Address A and B. Two sets for additional drive. Output drive strength may be set by Device 0 Function 3 RxE8 (BA) and EA (BB).								
SRASA#, SCASA#, SWEA#, SRASB#, SCASB#, SWEB#	AP26, AN25, AR26, AL29, AN28, AN31	O	Row Address, Column Address and Write Enable Command Indicators A and B. Two sets for additional drive. Output drive strength may be set by Device 0 Function 3 Rx E8 (ScmdA) and EA (ScmdB).								

Note: I/O pads for all SDRAM pins are powered by VCC25MEM. MD / DQS input voltage levels are referenced to MEMVREF.



Accelerated Graphics Port Pin Descriptions

	AGP 8x / 4x Bus Interface								
Signal Name	Pin #	I/O	Signal Description						
GD[31:0]	(see pin list)	Ю	Address / Data Bus. Address is driven with GADSTB assertion for AGP-style transfers and with GFRAME# assertion for PCI-style transfers.						
GC#BE[3:0]	AK5,	Ю	Command / Byte Enable. (Interpreted as C/BE# for AGP 4x and C#/BE for 8x). For						
	AK2,		AGP cycles these pins provide command information (different commands than for PCI)						
(GCBE#[3:0]	AL3,		driven by the master (graphics controller) when requests are being enqueued using GPIPE#						
for 4x mode)	AN4		(4x only as GPIPE# isn't used in 8x mode). These pins provide valid byte information						
			during AGP write transactions and are driven by the master. The target (this chip) drives						
			these lines to "0000" during the return of AGP read data. For PCI cycles, commands are						
			driven with GFRAME# assertion. Byte enables corresponding to supplied or requested						
		_	data are driven on following clocks.						
GPAR	AN3	IO	AGP Parity. A single parity bit is provided over GD[31:0] and GC#BE[3:0].						
GDBIH / GPIPE#	AF4	IO	Dynamic Bus Inversion High / Low. AGP 8x transfer mode only. Driven by the source						
GDBIL	AG4		to indicate whether the corresponding data bit group (GDBIH for GD[31:16] and GDBIL						
			for GD[15:0]) needs to be inverted on the receiving end (1 on GDBIx indicates that the						
			corresponding data bit group should be inverted). Used to limit the number of						
			simultaneously switching outputs to 8 for each 16-pin group.						
			Pipelined Request. Not used by AGP 8x. Asserted by the master (external graphics						
			controller) to indicate that a full-width request is to be enqueued by the target (North						
			Bridge). The master enqueues one request each rising edge of GCLK while GPIPE# is						
			asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.						
C A D CERDAR	A 757.2	10	Note: See RxAE[1] for GPIPE# / GDBIH pin function selection.						
GADSTB0F	AT3	IO	Bus Strobe 0. Source synchronous strobes for GD[15:0] (the agent that is providing the						
(GADSTB0 for 4x),	4 D 2		data drives these signals). For 8x transfer mode, GADSTB0 is interpreted as GADSTB0F						
GADSTB0S	AR3		("First" strobe) and GADSTB0# as GADSTB0S ("Second" strobe). GADSTB0 and						
(GADSTB0# for 4x)	A C 2	10	GADSTB0# provide timing for 4x mode.						
GADSTB1F	AG3	IO	Bus Strobe 1. Source synchronous strobes for GD[31:16] (i.e., the agent that is providing the data drives these signals). For 8x transfer mode, GADSTB1 is interpreted as						
(GADSTB1 for 4x), GADSTB1S	AG1		GADSTB1F ("First" strobe) and GADSTB1# as GADSTB1S ("Second" strobe).						
(GADSTB1# for 4x)	AUI		GADSTB1 (First Shoot) and GADSTB1# as GADSTB15 (Second Shoot). GADSTB1 and GADSTB1# provide timing for 4x transfer mode.						
GFRAME	AL4	Ю	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that						
(GFRAME# for 4x)	AL4	10	one more data transfer is desired by the cycle initiator. Interpreted as active high for 8x.						
GDEVSEL	AK1	IO	Device Select (PCI transactions only). Driven by the North Bridge when a PCI initiator						
(GDEVSEL# for 4x)	AKI	10	is attempting to access main memory. Input when the chip is acting as PCI initiator. Not						
(GDEVSEL# 101 4x)			used for AGP cycles. Interpreted as active high for AGP 8x.						
GIRDY	AL5	Ю	Initiator Ready. (Interpreted as active low for PCI/AGP4x and high for AGP 8x). For						
(GIRDY# for 4x)	ALS	10	AGP write cycles, the assertion of this pin indicates that the master is ready to provide all						
(GIKD I # 101 4x)			write data for the current transaction. Once this pin is asserted, the master is not allowed to						
			insert wait states. For AGP read cycles, the assertion of this pin indicates that the master is						
			ready to transfer a subsequent block of read data. The master is never allowed to insert a						
			wait state during the initial block of a read transaction. However, it may insert wait states						
			after each block transfers. For PCI cycles, asserted when initiator is ready for data transfer.						
GTRDY	AK3	Ю	Target Ready. (Interpreted as active low for PCI/AGP4x and high for AGP 8x). For						
(GTRDY# for 4x)	71113		AGP cycles, indicates that the target is ready to provide read data for the entire transaction						
, · · · · · · · · · · · · · · · ·			(when the transaction can complete within four clocks) or is ready to transfer a (initial or						
			I (WHEIL THE HAIDSACHOLL CALL COLLIDIELE WITHIN TOUL CHOCKS) OF IS LEAGY TO HAIDSTEL A CHIDIAL OF						
			subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfer for both read and write						

Note: I/O pads for all pins on this page are powered by VCC15AGP. Input voltage levels are referenced to AGPVREF.

Note: The AGP interface pins can be optionally configured as additional interfaces for connecting to external display devices. For simplification of the AGP pin description tables above and on the next page, that multiplexing is not shown here (see "Additional I2C Interfaces" and "Digital Display" pin description tables later in this document for more information).



	AGP 8x / 4x Bus Interface (continued)							
Signal Name	Pin #	I/O	Signal Description					
AGP8XDET#	AB1	I	AGP 8x Transfer Mode Detect. Low indicates that the external graphics card can support 8x transfer mode. Readable in Device 0 Function 0 Rx84[3].					
GRBF (GRBF# for 4x)	AE7	I	Read Buffer Full. Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the North Bridge will not return low priority read data to the graphics controller.					
GWBF (GWBF# for 4x)	AB2	I	Write Buffer Full.					
GSBA[7:0] # (GSBA[7:0] for 4x)	AE1, AE4, AE3, AE2, AD2, AC3, AC4, AC1	I	Side Band Address. Provides an additional bus to pass address and command information from the master (graphics controller) to the target (North Bridge). These pins are ignored until enabled.					
GSBSTBF (GSBSTB for 4x), GSBSTBS (GSBSTB# for 4x)	AD3 AD1	I	Side Band Strobe. Driven by the master to provide timing for GSBA[7:0]. 8x mode uses GSBSTBF ("First" strobe) and GSBSTBS ("Second" strobe). These signals are interpreted as GSBSTB & GSBSTB# for AGP4x.					
GST[2:0]	AE6, AE5, AD6	O	 Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. 000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller). 001 Indicates that previously requested high priority read data is being returned to the master. 010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (arbiter must not issue, may be defined in the future). 101 Reserved. (arbiter must not issue, may be defined in the future). 110 Reserved. (arbiter must not issue, may be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting GPIPE# or start a PCI transaction by asserting GFRAME#. GST[2:0] are always outputs from the target (North Bridge) and inputs to the master (graphics controller). 					
GREQ (GREQ# for 4x)	AD4	I	Request. Master (graphics controller) request for use of the AGP bus.					
GGNT (GGNT# for 4x)	AD5	О	Grant. Permission is given to the master (graphics controller) to use the AGP bus.					
GSERR (GSERR# for 4x)	AN1	Ю	System Error.					
GSTOP (GSTOP# for 4x)	AM3	IO	Stop. Asserted by the target to request the master to stop the current transaction. Interpreted as active high for AGP 8x.					

Note: I/O pads for all pins on this page are powered by VCC15AGP. Input voltage levels are referenced to AGPVREF.

Note: The AGP interface pins can be optionally configured as additional interfaces for connecting to external display devices. For simplification of the AGP pin description tables above and on the next page, that multiplexing is not shown here (see "Additional I2C Interfaces" and "Digital Display" pin description tables later in this document for more information).

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the GSBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Only one of the two will be used; the signals associated with the other will not be used. GRBF# has an internal pullup to maintain it in the deasserted state in case it is not implemented on the master device. AGP 8x mode allows only GSBA (GPIPE# isn't used in 8x mode).

Note: AGP 8x signal levels are 0V and 0.8V. AGP 8x mode maintains most signals at a low level when inactive resulting in no current flow.



Ultra V-Link Pin Descriptions

	Ultra V-Link Interface										
Signal Name	Pin #	I/O	Signal Description								
VD15,	AP13	IO	V-Link Data Bus. During system initialization, VD[7:0] are used to transmit strap								
VD14,	AN13	IO	information from the South Bridge (the straps are not on the VD pins but are on the								
VD13,	AR6	IO	indicated pins of the South Bridge chip). Check the strap pin table for details.								
VD12,	AT6	IO									
VD11,	AM12	IO									
VD10,	AP12	IO									
VD9,	AN6	IO									
VD8,	AM7	IO									
VD7,	AP11	IO									
VD6,	AM11	IO									
VD5,	AP7	IO									
VD4,	AR7	IO									
VD3,	AR11	IO									
VD2,	AN10	IO									
VD1,	AR8	IO									
VD0	AP8	IO									
VPAR	AT7	IO	V-Link Parity.								
VBE#	AN7	IO	V-Link Byte Enable.								
UPCMD	AN12	I	V-Link Command from Client (South Bridge) to Host (North Bridge).								
UPSTB+	AM10	I	V-Link Strobe from Client to Host.								
UPSTB-	AM9	I	V-Link Complement Strobe from Client to Host.								
DNCMD	AP10	О	V-Link Command from Host (North Bridge) to Client (South Bridge).								
DNSTB+	AN9	О	V-Link Strobe from Host to Client.								
DNSTB-	AP9	О	V-Link Complement Strobe from Host to Client.								

Note: I/O pads for the pins in the above table are powered by VCC15VL. Input voltage levels are referenced to VLVREF.



CRT and Serial Bus Pin Descriptions

CRT Interface							
Signal Name	Signal Name Pin # I/O Signal Description						
AR	R1	AO	Analog Red. Analog red output to the CRT monitor.				
AG	R2	AO	Analog Green. Analog green output to the CRT monitor.				
AB	R3	AO	Analog Blue. Analog blue output to the CRT monitor.				
HSYNC	U4	О	Horizontal Sync. Output to CRT.				
VSYNC	U3	О	Vertical Sync. Output to CRT.				
RSET	V7	ΑI	Reference Resistor. Tie to GNDDAC through an external 82Ω 1% resistor to control the				
			RAMDAC full-scale current value. See Design Guide for details.				

I/O pads for the pins in the above table are powered by VCC33GFX (i.e., 3.3V I/O).

	SMB / I2C Interface								
Signal Name	AGP Name	Pin #	I/O	Signal Description					
SBPLCLK	GIRDY	AL5	IO	I2C Serial Bus Clock for Panel (Muxed on AGP Bus Pins).					
SBPLDAT	GC#BE1	AL3	IO	I2C Serial Bus Data for Panel (Muxed on AGP Bus Pins).					
SBDDCCLK	GREQ	AD4	IO	I2C Serial Bus Clock for CRT DDC (Muxed on AGP Bus Pins).					
SBDDCDAT	GGNT	AD5	IO	I2C Serial Bus Data for CRT DDC (Muxed on AGP Bus Pins).					
SPCLK2	n/a	Т3	IO	Serial Port (SMB/I2C) Clock and Data. The SPCLKn pins are the					
SPCLK1 / CAPD12	n/a	V3		clocks for serial data transfer. The SPDATn pins are the data signals used					
SPDAT2, SPDAT1 / CAPD13	n/a n/a	T4 V4		for serial data transfer. SPxxx1 is typically used for DVI monitor communications and SPxxx2 is typically used for DDC for CRT monitor communications. These pins are programmed via "Sequencer" graphics registers (port 3C5) in the "Extended" VGA register space (see the UniChrome-II Graphics Registers document for additional details). The SPxxx1 registers are programmed via 3C5.31 ("IIC Serial Port Control 1") and the SPxxx2 registers are programmed via 3C5.26 ("IIC Serial Port Control 0"). In both registers, the clock out state is programmed via bit-5 and the data out state via bit-4, clock in status may be read in bit-3 and data in status in bit-2, and the port may be enabled via bit-0.					

I/O pads for SPCLK[2:1] / SPDAT[2:1] above are powered by VCC33GFX (i.e., 3.3V I/O).

All other pins in the above table are powered by VCC15AGP (i.e., 1.5V I/O).



Dedicated Digital Video Port 0 (DVP0) Pin Descriptions

The DVP0 dedicated Digital Video Port can be configured as either a TV Encoder interface port or a Video Capture input port, selectable via strap pins DVP0D[6:5] (see the TV Encoder Interface and Video Capture Interface pin descriptions for details).

	Dedicated Digital Video Port 0 (DVP0)								
Signal Name	Pin #	I/O	Signal Description						
DVP0D11 / TVD11 / CAPD11,	AA6	О	Digital Video Port 0 Data. Default output drive is 8 mA. 16 mA may be						
DVP0D10 / TVD10 / CAPD10 / strap,	AB6		selected via SR3D[6]=1.						
DVP0D9 / TVD9 / CAPD9 / strap,	AB5								
DVP0D8 / TVD8 / CAPD8 / strap,	Y7		NOTE: DVP0D[6:0] are also used for power-up reset straps for the						
DVP0D7 / TVD7 / CAPD7 / strap,	Y6		embedded graphics controller. Check the Strap Pin table for details.						
DVP0D6 / TVD6 / CAPD6 / strap,	Y5								
DVP0D5 / TVD5 / CAPD5 / strap,	AA4								
DVP0D4 / TVD4 / CAPD4 / strap,	Y2								
DVP0D3 / TVD3 / CAPD3 / strap,	Y3								
DVP0D2 / TVD2 / CAPD2 / strap,	AA5								
DVP0D1 / TVD1 / CAPD1 / strap,	W2								
DVP0D0 / TVD0 / CAPD0 / strap	W1								
DVP0HS / TVHS / CAPHS	W4	О	Digital Video Port 0 Horizontal Sync. Internally pulled down.						
DVP0VS / TVVS / CAPVS	V1	О	Digital Video Port 0 Vertical Sync. Internally pulled down.						
DVP0DE / TVDE	W3	О	Digital Video Port 0 Data Enable. Internally pulled down.						
DVP0DET / TVCLKIN / CAPBCLK	V2	I	Digital Video Port 0 Display Detect. If VGA register 3C5.12[5]=0,						
			3C5.1A[5] will read 1 if display is connected. Tie to GND if not used.						
DVP0CLK / TVCLK / CAPACLK	Y4	О	Digital Video Port 0 Clock. Internally pulled down.						

The terminology "3C5.nn" above refers to the VGA "Sequencer" registers at I/O port 3C5 index "nn"

Dedicated I	Dedicated Digital Video Port 0 (DVP0) - TV Encoder Interface							
Signal Name	Pin#	I/O	Signal Description					
TVD11 / DVP0D11 / CAPD11,	AA6	О	TV Encoder 0 Data.					
TVD10 / DVP0D10 / CAPD10 / strap,	AB6							
TVD9 / DVP0D9 / CAPD9 / strap,	AB5		To configure DVP0 as a TV Out interface port, pins DVP0D[6:5] must be					
TVD8 / DVP0D8 / CAPD8 / strap,	Y7		strapped high.					
TVD7 / DVP0D7 / CAPD7 / strap,	Y6							
TVD6 / DVP0D6 / CAPD6 / strap,	Y5		Note: One TV Encoder interface is supported through either DVP0 or					
TVD5 / DVP0D5 / CAPD5 / strap,	AA4		GDVP1.					
TVD4 / DVP0D4 / CAPD4 / strap,	Y2							
TVD3 / DVP0D3 / CAPD3 / strap,	Y3							
TVD2 / DVP0D2 / CAPD2 / strap,	AA5							
TVD1 / DVP0D1 / CAPD1 / strap,	W2							
TVD0 / DVP0D0 / CAPD0 / strap	W1							
TVHS / DVP0HS / CAPHS	W4	О	TV Encoder 0 Horizontal Sync. Internally pulled down.					
TVVS / DVP0VS / CAPVS	V1	О	TV Encoder 0 Vertical Sync. Internally pulled down.					
TVDE / DVP0DE	W3	О	TV Encoder 0 Display Enable. Internally pulled down.					
TVCLKIN / DVP0DET / CAPBCLK	V2	I	TV Encoder 0 Clock In. Feedback from TV encoder. Internally pulled					
			down.					
TVCLK / DVP0CLK / CAPACLK	Y4	О	TV Encoder 0 Clock Out. Output to TV encoder. Internally pulled					
			down.					

The above pins may be connected to an external TV Encoder chip such as a VIA VT1622A or VT1622AM for driving a TV set. I/O pads for the pins on this page are powered by VCC33GFX (3.3V I/O).



Dedicated Digital Video Port 0 (DVP0)							
CCIR601 / C	CIR65	6 / VI	P1.1 / VIP2.0 Video Capture Port (VCP)				
Signal Name	Pin#	I/O	Signal Description				
		I	Video Capture Data. To configure DVP0 as a video capture port, pin DVP0D6 must be strapped low.				
			Pin Function: 8-Bit Mode 16-Bit Mode				
CAPD15 / GPO0	V5		CAPBD7 CAPAD15				
CAPD14 / GPOUT	W5		CAPBD6 CAPAD14				
CAPD13 / SPDAT1	V4		CAPBD5 CAPAD13				
CAPD12 / SPCLK1,	V3		CAPBD4 CAPAD12				
CAPD11 / DVP0D11 / TVD11,	AA6		CAPBD3 CAPAD11				
CAPD10 / DVP0D10 / TVD10 / strap,	AB6		CAPBD2 CAPAD10				
CAPD9 / DVP0D9 / TVD9 / strap,	AB5		CAPBD1 CAPAD9				
CAPD8 / DVP0D8 / TVD8 / strap,	Y7		CAPBD0 CAPAD8				
CAPD7 / DVP0D7 / TVD7 / strap,	Y6		CAPAD7 CAPAD7				
CAPD6 / DVP0D6 / TVD6 / strap,	Y5		CAPAD6 CAPAD6				
CAPD5 / DVP0D5 / TVD5 / strap,	AA4		CAPAD5 CAPAD5				
CAPD4 / DVP0D4 / TVD4 / strap,	Y2		CAPAD4 CAPAD4				
CAPD3 / DVP0D3 / TVD3 / strap,	Y3		CAPAD3 CAPAD3				
CAPD2 / DVP0D2 / TVD2 / strap,	AA5		CAPAD2 CAPAD2				
CAPD1 / DVP0D1 / TVD1 / strap,	W2		CAPAD1 CAPAD1				
CAPD0 / DVP0D0 / TVD0 / strap	W1		CAPAD0 CAPAD0				
CAPHS / DVP0HS / TVHS	W4	I	Video Capture Horizontal Sync. For capture port "A" (16-bit and 8-bit mode). Internally pulled down.				
CAPVS / DVP0VS / TVVS	V1	I	Video Capture Vertical Sync. For capture port "A" (16-bit and 8-bit mode). Internally pulled down.				
CAPAFLD / BISTIN	V6	I	Video Capture "A"-Channel TV Field Indicator. For capture port				
CALAPLD / DISTIN	V U	1	"A" (16-bit and 8-bit mode).				
CAPBCLK / DVP0DET / TVCLKIN	V2	I	Video Capture Clock B. Port "B" (8-bit mode) input clock from external video decoder. Internally pulled down. Not used in 16-bit mode.				
CAPACLK / DVP0CLK / TVCLK	Y4	I	Video Capture Clock A. Port "A" (16-bit and 8-bit mode) input clock from external video decoder. Internally pulled down.				

Note: I/O pads for the pins on this page are powered by VCC33GFX (3.3V I/O).



AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions

The GDVP1 Digital Video Port is supported through multiplexing its interface signal pins with AGP pins. GDVP1 can be configured as either a TMDS transmitter interface port or a TV Encoder interface port. (see the TMDS Transmitter Interface and TV Encoder Interface pin lists below for details).

AGP-Multiplexed Digital Video Port 1 (GDVP1) – TMDS Interface								
Signal Name	AGP Name	Pin #	I/O	Signal Description				
GDVP1D11 / GTVD11,	GC#BE3	AK5	О	Data.				
GDVP1D10 / GTVD10,	GD26	AH5						
GDVP1D9 / GTVD9,	GD24	AG5						
GDVP1D8 / GTVD8,	GD30	AG6						
GDVP1D7 / GTVD7,	GD28	AH4						
GDVP1D6 / GTVD6,	GD29	AF3						
GDVP1D5 / GTVD5,	GSBA4#	AE2						
GDVP1D4 / GTVD4,	GD27	AG2						
GDVP1D3 / GTVD3,	GSBA5#	AE3						
GDVP1D2 / GTVD2,	GSBSTBS	AD1						
GDVP1D1 / GTVD1,	GSBSTBF	AD3						
GDVP1D0 / GTVD0,	GSBA2#	AC3						
GDVP1HS / GTVHS	GSBA3#	AD2	О	Horizontal Sync.				
GDVP1VS / GTVVS	GSBA0#	AC1	О	Vertical Sync.				
GDVP1DE / GTVDE	GSBA1#	AC4	О	Data Enable.				
GDVP1DET	GD31	AF1	I	Display Detect. If VGA register 3C5.3E[0] = 1, 3C5.1A[4] will				
				read 1 if a display is connected. Tie to GND if not used.				
GDVP1CLK / GTVCLK	GSBA6#	AE4	О	Clock.				
GDVP1CLK# / GTVCLK#	GSBA7#	AE1	О	Clock Complement.				

AGP-Multiplexed Digital Video Port 1 (GDVP1) – TV Encoder								
Signal Name	AGP Name	Pin #	I/O	Signal Description				
GTVD11 / GDVP1D11,	GC#BE3	AK5	О	Data.				
GTVD10 / GDVP1D10,	GD26	AH5						
GTVD9 / GDVP1D9,	GD24	AG5						
GTVD8 / GDVP1D8,	GD30	AG6						
GTVD7 / GDVP1D7,	GD28	AH4						
GTVD6 / GDVP1D6,	GD29	AF3						
GTVD5 / GDVP1D5,	GSBA4#	AE2						
GTVD4 / GDVP1D4,	GD27	AG2						
GTVD3 / GDVP1D3,	GSBA5#	AE3						
GTVD2 / GDVP1D2,	GSBSTBS	AD1						
GTVD1 / GDVP1D1,	GSBSTBF	AD3						
GTVD0 / GDVP1D0	GSBA2#	AC3						
GTVHS / GDVP1HS	GSBA3#	AD2	О	Horizontal Sync. Internally pulled down.				
GTVVS / GDVP1VS	GSBA0#	AC1	О	Vertical Sync. Internally pulled down.				
GTVDE / GDVP1DE	GSBA1#	AC4	О	Display Enable. Internally pulled down.				
GTVCLKIN / FPDET	GADSTB1S	AG1	I	Clock In. Input from TV encoder. Internally pulled down.				
GTVCLK / GDVP1CLK	GSBA6#	AE4	О	Clock Out. Output to TV encoder. Internally pulled down.				
GTVCLK# / GDVP1CLK#	GSBA7#	AE1	О	Clock Out Complement. Output to TV encoder. Internally pulled				
				down.				

The above pins may be connected to an external TV Encoder chip such as a VIA VT1623 or VT1623M for driving a TV set. I/O pads for the pins on this page are powered by VCC15AGP (1.5V I/O).

Note: If the FPD port is enabled and TV-out capability is required at the same time, the dedicated TV-out port (DVP0) must be used because pin AG1 will be dedicated to the FPDET function.



AGP-Multiplexed Flat Panel Display Port (FPDP) Pin Descriptions

The FPDP Flat Penel Display Port is supported through multiplexing flat panel display interface signal pins with AGP pins.

	24-Bit / Dual 12-Bit Flat Panel Display Interface						
Signal Name	AGP Name	Pin #	I/O	Signal Description			
FPD23 / FPD0D11,	GD11	AM4	О	Flat Panel Data. For 24-bit or dual 12-bit flat panel display modes.			
FPD22 / FPD0D10,	GD13	AN2		Two FPD interface modes, 24-bit and dual 12-bit, are supported.			
FPD21 / FPD0D09,	GD14	AL1		Strapping pin DVP0D4 is used to select the interface mode to the			
FPD20 / FPD0D08,	GD15	AP1		LVDS transmitter chip:			
FPD19 / FPD0D07,	GC#BE2	AK2		•			
FPD18 / FPD0D06,	GD16	AJ3		Strap High (3C5.12[4]=1): 24-bit			
FPD17 / FPD0D05,	GD17	AJ1		Strap Low (3C5.12[4]=0): Dual 12-bit			
FPD16 / FPD0D04,	GD18	AJ4		In "24-bit" mode, only one set of control pins is required. However, in			
FPD15 / FPD0D03,	GD23	AH3		dual 12-bit mode, the PN800 provides two sets of control signals that			
FPD14 / FPD0D02, FPD13 / FPD0D01,	GD20 GD22	AH1 AK4		are required for certain LVDS transmitter chips.			
FPD13 / FPD0D01, FPD12 / FPD0D00,	GADSTB1F	AG3		In 24-bit mode, two operating modes are supported:			
FPD11 / FPD1D11,	GADSTBIT GD1	AP2		in 24-bit mode, two operating modes are supported.			
FPD10 / FPD1D10,	GD1	AT2		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=0			
FPD09 / FPD1D09,	GD3	AT5		Double data rate: each rising & falling clock edge transmits a			
FPD08 / FPD1D08,	GD4	AR4		complete 24-bit pixel			
FPD07 / FPD1D07,	GD5	AT1		3C5.12[4]=1 & 3x5.88[2]=0 & 3x5.88[4]=1			
FPD06 / FPD1D06,	GD6	AN5		Single data rate: each clock rising edge transmits a complete 24-bit			
FPD05 / FPD1D05,	GD7	AT4		pixel			
FPD04 / FPD1D04,	GADSTB0F	AT3		•			
FPD03 / FPD1D03,	GC#BE0	AN4		In dual 12-bit mode,			
FPD02 / FPD1D02,	GADSTB0S	AR3		3C5.12[4]=0 & 3x5.88[2] = 1			
FPD01 / FPD1D01,	GD10	AR1		Double data rate: each rising and falling clock edge transmits half (12)			
FPD00 / FPD1D00	GD12	AL2		bits) of two 24-bit pixels			
FPHS	GFRAME	AL4	О	Flat Panel Horizontal Sync. 24-bit mode or port 0 in dual 12-bit			
-				mode.			
FPVS	GDEVSEL	AK1	О	Flat Panel Vertical Sync. 24-bit mode or port 0 in dual 12-bit mode.			
FPDE	GD19	AK6	O	Flat Panel Data Enable. 24-bit mode or port 0 in dual 12-bit mode			
FPDET	GADSTB1S	AG1	I	Flat Panel Detect. 24-bit mode or port 0 in dual 12-bit mode			
FPCLK	GD21	AH2	О	Flat Panel Clock. 24-bit mode or port 0 in dual 12-bit mode			
FPCLK#	GWBF	AB2	О	Flat Panel Clock Complement. 24-bit mode or port 0 in dual 12-bit			
				mode. For double-data-rate data transfers.			
FP1HS	GD9	AP3	О	Flat Panel Horizontal Sync. For port 1 in dual 12-bit mode.			
FP1VS	GPAR	AN3	О	Flat Panel Vertical Sync. For port 1 in dual 12-bit mode.			
FP1DE	GSERR	AN1	О	Flat Panel Data Enable. For port 1 in dual 12-bit mode.			
FP1DET / GTVCLKIN	GD8	AM1	I Flat Panel Detect. For port 1 in dual 12-bit mode.				
FP1CLK	GD2	AP4	О	Flat Panel Clock. For port 1 in dual 12-bit mode.			
FP1CLK#	GSTOP	AM3	О	Flat Panel Clock Complement. For port 1 in dual 12-bit mode. For			
				double-data-rate data transfers.			

Flat Panel Power Control (Muxed with AGP)							
Signal Name	AGP Name	Pin #	I/O	Signal Description			
ENAVDD	ST1	AE5	IO	Enable Panel VDD Power.			
ENAVEE	ST0	AD6	IO	Enable Panel VEE Power.			
ENABLT	ST2	AE6	IO	Enable Panel Back Light.			

Note: I/O pads for all pins on this page are powered by VCC15AGP (i.e., 1.5V I/O).



Clock, Reset, Power Control, GPIO, Interrupt and Test Pin Descriptions

Clocks, Resets, Power Control, General Purpose I/O, Interrupts and Test								
Signal Name	Pin#	I/O	Signal Description	Power Plane				
HCLK+	M5	I	Host Clock. This pin receives the host CPU clock (100 / 133 / 166 / 200 / 266	VTT				
			MHz). This clock is used by all PN800 logic that is in the host CPU domain.					
HCLK-	M6	I	Host Clock Complement. Used for Quad Data Transfer on host CPU bus.	VTT				
MCLKOA	B31	О	Memory (SDRAM) Clock A. Output from internal clock generator to external memory interface clock buffer (if required for fanout)	VCC25MEM				
MCLKIA	A32	I	Memory (SDRAM) Clock Feedback. Input from MCLKOA.	VCC25MEM				
MCLKOB	A31	О	Memory (SDRAM) Clock B. Output from internal clock generator to external memory interface clock buffer (if required for fanout)	VCC25MEM				
DISPCLKI	N3	I	Dot Clock (Pixel Clock) In. Used for external EMI reduction circuit if used. Connect to GND if external EMI reduction circuit not implemented.	VCC33GFX				
DISPCLKO	N4	О	Dot Clock (Pixel Clock) Out. Used for external EMI reduction circuit if used. NC if external EMI reduction circuit not implemented.	VCC33GFX				
GCLK	N7	I	AGP Clock. Clock for AGP logic.	VCC15AGP				
XIN	N5	I	Reference Frequency Input. External 14.31818 MHz clock source. All internal graphics controller clocks are synthesized on chip using this frequency as a reference.	VCC33GFX				
RESET#	AM13	I	Reset. Input from the South Bridge chip. When asserted, this signal resets the PN800 and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options	VSUS15				
PWROK	AP14	I	Power OK. Connect to South Bridge and Power Good circuitry.	VSUS15				
SUSST#	AN14	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. Connect to an external pull-up to disable.	VSUS15				
AGPBUSY# / NMI	AL14	О	AGP Interface Busy. Connect to a South Bridge GPIO pin for monitoring the status of the internal AGP bus. See Design Guide for details. Pin function selectable with Device 0 Function 0 RxBE[7] (default = NMI).	VCC25MEM				
GPOUT / CAPD14	W5	О	General Purpose Output. This pin reflects the state of SRD[0].	VCC33GFX				
GPO0 / CAPD15	V5	О	General Output Port. When SR1A[4] is cleared, this pin reflects the state of CR5C[0].	VCC33GFX				
INTA#	U2	О	Interrupt. PCI interrupt output (handled by the interrupt controller in the South Bridge)	VCC33GFX				
TCLK	W6	I	Test Clock. This pin is used for testing and must be connected to GND through a 1K-4.7K ohm resistor for all board designs.	VCC33GFX				
TESTIN#	C31	I	Test In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM				
DFTIN#	D32	I	DFT In. This pin is used for testing and must be connected to VTT through a 1K-4.7K ohm resistor for all board designs.	VCC25MEM				
BISTIN / CAPAFLD	V6	Ι	BIST In. This pin is used for testing and must be tied to GND with a 1K-4.7K ohm resistor on all board designs.	VCC33GFX				



Compensation and Reference Voltage Pin Descriptions

Compensation							
Signal Name	Signal Name Pin # I/O Signal Description I						
HRCOMP	F15	AI	Host CPU Compensation. Connect 20.5Ω 1% resistor to ground. Used for Host CPU interface I/O buffer calibration.	VTT			
VLCOMPP	AM6	ΑI	V-Link Compensation. Connect a 360 Ω 1% resistor to ground.	VCC15VL			
AGPCOMPN	AB3	AI	AGP N Compensation. Connect a 60.4 Ω 1% resistor to VCC15AGP.	VCC15AGP			
AGPCOMPP	AC6	AI	AGP P Compensation. Connect a 60.4 Ω 1% resistor to ground.	VCC15AGP			

	Reference Voltages					
Signal Name	Pin#	I/O	Signal Description	Power Plane		
GTLVREF	H17	P	Host CPU Interface AGTL+ Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HDVREF[0:3]	H11, H14, K7, J7	P	Host CPU Data Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HAVREF[0:1]	H19, G22	P	Host CPU Address Voltage Reference. 2/3 VTT ±2% typically derived using a resistive voltage divider. See Design Guide.	VTT		
HCOMPVREF	G14	P	Host CPU Compensation Voltage Reference. $1/3$ VTT $\pm 2\%$ typically derived using a resistive voltage divider. See Design Guide.	VTT		
MEMVREF [0:5]	J29, R29, W29, AE29, AK22, AK17	P	Memory Voltage Reference. 0.5 VCC25MEM ±2% typically derived using a resistive voltage divider. See Design Guide.	VCC25MEM		
VLVREF	AL7	P	V-Link Voltage Reference. $0.625V \pm 2\%$ derived using a resistive voltage divider. See Design Guide.	VCC15VL		
AGPVREF[0:1]	AF7, AD7	P	AGP Voltage Reference. ½ VCC15AGP (0.75V) for AGP 2.0 (4x transfer mode) and 0.23 VCC15AGP (0.35V) for AGP 3.0 (8x transfer mode). See the Design Guide for additional information and circuit implementation details.	VCC15AGP		



Power Pin Descriptions

	Analog Power / Ground					
Signal Name	Pin #	I/O	Signal Description			
VCCA33HCK1	M4	Р	Power for Host CPU Clock PLL 1 (3.3V ±5%). Host CPU Clock PLL 1 generates 400 MHz for CPU / DRAM frequencies of multiples of 100, 133, and 200 MHz.			
GNDAHCK1	M3	P	Ground for Host CPU Clock PLL 1. Connect to main ground plane through a ferrite bead.			
VCCA33HCK2	L1	P	Power for Host CPU Clock PLL 2 (3.3V ±5%). Host CPU Clock PLL 2 generates 500 MHz for CPU / DRAM frequencies of multiples of 166 MHz.			
GNDAHCK2	L2	P	Ground for Host CPU Clock PLL 2. Connect to main ground plane through a ferrite bead.			
VCCA33MCK	D31	P	Power for Memory Clock PLL (3.3V ±5%)			
GNDAMCK	E31	P	Ground for Memory Clock PLL. Connect to main ground plane through a ferrite bead.			
VCCA33GCK	M1	P	Power for AGP Clock PLL (3.3V ±5%)			
GNDAGCK	M2	P	Ground for AGP Clock PLL. Connect to main ground plane through a ferrite bead.			
VCCA15PLL1	Р3	P	Power for Graphics Controller PLL 1 (1.5V ±5%).			
GNDAPLL1	P2	P	Ground for Graphics Controller PLL 1. Connect to main ground plane through a ferrite bead.			
VCCA15PLL2	Р6	P	Power for Graphics Controller PLL 2 (1.5V ±5%).			
GNDAPLL2	N6	P	Ground for Graphics Controller PLL 2. Connect to main ground plane through a ferrite bead.			
VCCA15PLL3	N1	P	Power for Graphics Controller PLL 3 (1.5V ±5%).			
GNDAPLL3	N2	P	Ground for Graphics Controller PLL 3. Connect to main ground plane through a ferrite bead.			
VCCA33DAC[1:2]	T5, P4	P	Power for DAC. $(3.3V \pm 5\%)$			
GNDADAC[1:3]	T6, P5, R4	P	Ground for DAC. Connect to main ground plane through a ferrite bead.			

Digital Power / Ground					
Signal Name	Pin #	I/O	Signal Description		
VTT	(see pin lists)	P	Power for CPU I/O Interface Logic (15 Pins). Typical 1.65V (CPU dependent)		
VCC25MEM	(see pin lists)	P	Power for Memory I/O Interface Logic (25 Pins). 2.5V ±5%.		
VCC15VL	AD16-17	P	Power for V-Link I/O Interface Logic (2 Pins). 1.5V ±5%		
VCC15AGP	(see pin lists)	P	Power for AGP Bus I/O Interface Logic (6 Pins). 1.5V ±5%		
VCC33GFX	V13, W13, Y13	P	Power for Graphics Display I/O Logic (3 Pins). 3.3V ±5%		
VCC15	(see pin lists)	P	Power for Internal Logic (51 Pins). $1.5V \pm 5\%$		
VSUS15	AT14	P	Suspend Power (1 Pin). $1.5V \pm 5\%$		
GND	(see pin lists)	P	Digital Ground (161 Pins). Connect to main ground plane.		



Strap Pin Descriptions

	Strap Pins				
	(External	pullup / pulldown :	straps are required to select "H" / "L")		
	Actual				
Signal	Strap Pin	Function	Description	Status Bit	
DVP0D[10,9,7]		-reserved-	Always pulled down		
DVP0D8	DVP0D8	AGP Slot Usage	L: AGP graphics card or VIA AGP Riser installed in AGP slotH: AGP Slot is not in use	3C5.13[3]	
DVP0D[6:5]	DVP0D[6:5]	DVP0 Port Configuration	Lx: DVP0 is configured as a Video Capture port HH: DVP0 is configured as a TV Out port	3C5.12[6:5]	
DVP0D4	DVP0D4	FPDP Port Configuration	L: Dual 12-Bit FPD interface H: 24-bit FPD interface	3C5.12[4]	
DVP0D[3:0]	DVP0D[3:0]	OEM Panel Type	Reserved for customer definition	3C5.12[3:0]	
VD7	VT8235-CD,CE: SDCS3# VT8237: PDCS3#	Number of processors installed	L: Single processor H: Dual processor VD7 is sampled during system initialization; the actual strapping pin is located on the South Bridge.	F2Rx50[6]	
VD6	VT8235-CD,CE: SDA2 VT8237: PDA2	Auto-Configure	L: Disable Auto-Configure H: Enable Auto-Configure VD6 is sampled during system initialization; the actual strapping pin is located on the South Bridge.	F2Rx76[2]	
VD5	VT8235-CD,CE: SDA1 VT8237: PDA1	-reserved-	Must be strapped low. VD5 is sampled during system initialization; the actual strapping pin is located on the South Bridge.	-	
VD3	VT8235-CD: SA19 VT8235-CE: Strap_VD3 VT8237: GPIOD	AGTL+ Pullups	L: Enable internal AGTL+ Pullups H: Disable internal AGTL+ Pullups VD3 is sampled during system initialization; the actual strapping pin is located on the South Bridge.	F2Rx52[5]	
VD2	VT8235-CD: SA18 VT8235-CE: Strap_VD2 VT8237: GPIOB	IOQ Depth	L: 12-Level deep H: 1-Level deep VD2 is sampled during system initialization; the actual strapping pin is located on the South Bridge.	F2Rx50[7]	
VD4, VD1, VD0	VT8235-CD: SDA0, SA17, SA16 VT8235-CE: SDA0, Strap_VD1, Strap_VD0 VT8237: PDA0, GPIOA, GPIOC	FSB Frequency	LLL: 100MHz LLH: 133MHz LHL: 200MHz LHH: 166 MHz HLL: 266 MHz HLH: -reserved- HHL: -reserved- HHH: Auto VD4, VD1 and VD0 are sampled during system initialization; the actual strapping pins are located on the South Bridge.	F2Rx54[7:5]	



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the PN800 North Bridge. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), RWC (or just WC) (Read / Write 1's to Clear individual bits), and W1 (Write Once then Read / Only after that). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 7. Registers

I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW



Device 0 Function 0 Registers - AGP

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0259	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	Latency Timer	00	RW
Е	Header Type	00 or 80	RO
F	-reserved- (Built In Self Test)	00	
13-10	Graphics Aperture Base	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W 1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0080	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	AGP Drive Control	<u>Default</u>	Acc
40	AGP Compensation Control / Status	8x	RW
41	AGP Output Drive Strength	63	RW
42	AGP Pad Drive & Delay Control	08	RW
43	AGP Strobe Drive Strength	00	RW
44	AGP GSBA Pad Control	00	RW
45-49	-reserved-	00	_
4A	AGP Hardware Support I	1F	RW
4B	AGP Hardware Support II	C4	RW
4C	-reserved-	00	_
4D	AGP Capability Header Control	04	RW
4E	-reserved-	00	_
4F	Multiple Function Control	00	RW

Offset	AGP Power Management Control	Default	Acc
50	Power Management Capability	01	RO
51	Power Management Next Pointer	00	RO
52	Power Management Capabilities I	02	RO
53	Power Management Capabilities II	00	RO
54	Power Management Control/Status	00	RW
55	Power Management Status	00	RO
56	PCI-to-PCI Bridge Support Extension	00	RO
57	Power Management Data	00	RO

Offset	Reserved	<u>Default</u>	Acc
58-7F	-reserved- (K8)	00	

Device-Specific Registers

Offset	AGP 3.0 Control	Default	Acc
83-80	AGP Capabilities	0030 5002	RO
87-84	AGP Status	1F00 0A03	RO
8B-88	AGP Command	1F00 0000	RW
8F-8C	AGP Isoch Status	0000 0028	RW
93-90	AGP GART / TLB Control	0000 0000	RW
97-94	AGP Graphics Aperture Size	0001 0F00	RW
9B-98	AGP GART Table Base Low	0000 0000	RW
9F-9C	AGP GART Table Base High	0000 0000	RW
A3-A0	AGP Isochronous Command	0000 0000	RW
A4-B8	-reserved-	0000 0000	

The registers above are actually offsets from CAPPTR (Rx34).

Offset	AGP Control	<u>Default</u>	Acc
В9	AGP Mixed Control	00	RW
BA	GPRI Isoch Read Counter	00	RW
BB	GPRI Isoch Write Counter	00	RW
BC	AGP Control	00	RW
BD	AGP Latency Timer	02	RW
BE	AGP Miscellaneous Control	00	RW
BF	AGP 3.0 Control	00	RW
C0	AGP CKG Control 1	00	RW
C1	AGP CKG Control 2	00	RW
C2	AGP Miscellaneous Control 1	00	RW
C3	AGP Miscellaneous Control 2	00	RW
C4-CF	-reserved-	00	

Offset	Reserved	Default	Acc
D0-DF	-reserved-	00	
E0-EF	-reserved-	00	_
F0-FF	-reserved-	00	



Device 0 Function 1 Registers – Error Reporting

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Error Reporting	1259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Error Control	Default	Acc
40-4F	-reserved-	00	_
50	NB Vlink Bus Error Status	00	WC
51-57	-reserved-	00	_
58	NB Vlink Bus Err Reporting Enable	00	RW
59-5F	-reserved-	00	_

Offset	Host CPU Error Control	<u>Default</u>	Acc
60-7F	-reserved-	00	

Offset	DRAM Error Control	Default	Acc
80-CF	-reserved-	00	

Offset	AGP Error Control	Default	Acc
D0-DF	-reserved-	00	
E0	AGP Error Status 1	00	WC
E1	AGP Error Status 2	00	RO
E2-E7	-reserved-	00	
E8	AGP Error Reporting Enable	00	RW
E9-FF	-reserved-	00	



Device 0 Function 2 Registers – Host CPU

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Host CPU Bus	2259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	-reserved- (Header Type)	00	_
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	_
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	Host CPU Protocol Control	Default	Acc
40-4F	-reserved-	00	_
50	CPU Interface Request Phase Control	00	RW
51	CPU Interface Basic Control	00	RW
52	CPU Interface Advanced Control	00	RW
53	CPU Interface Arbitration Control	00	RW
54	CPU Frequency	00	RW
55	CPU Miscellaneous Control	00	RW
56	Reorder Latency	00	RW
57	CPU FSB Control	00	RW
58	Delivery / Trigger Control	00	RW
59	IPI Control	00	RW
5A	Destination ID	00	RW
5B	Interrupt Vector	00	RW
5C	CPU Miscellaneous Control	00	RW
5D	Write Policy	00	RW
5E	Bandwidth Timer	00	RW
5F	Miscellaneous Control	00	RW
60	DRDY L Timing 1	00	RW
61	DRDY L Timing 2	00	RW
62	DRDY L Timing 3	00	RW
63	DRDY Q Timing 1	00	RW
64	DRDY Q Timing 2	00	RW
65	DRDY Q Timing 3	00	RW
66	Burst DRDY Timing 1	00	RW
67	Burst DRDY Timing 2	00	RW
68	Lowest Priority CPU ID #0	00	RW
69	Lowest Priority CPU ID #1	00	RW
6A	Lowest Priority CPU ID #2	00	RW
6B	Lowest Priority CPU ID #3	00	RW
6C	Lowest Priority CPU ID #4	00	RW
6D	Lowest Priority CPU ID #5	00	RW
6E	Lowest Priority CPU ID #6	00	RW
6F	Lowest Priority CPU ID #7	00	RW

Offset	Host CPU AGTL+ I/O Control	Default	Acc
70	Host Address (2x) Pullup Drive	00	RW
71	Host Address (2x) Pulldown Drive	00	RW
72	Host Data (4x) Pullup Drive	00	RW
73	Host Data (4x) Pulldown Drive	00	RW
74	AGTL+ Output Delay / Stagger Ctrl	00	RW
75	AGTL+ I/O Control	00	RW
76	AGTL+ Compensation Status	00	RW
77	AGTL+ AutoCompensation Offset	00	RW
78	Host CPU FSB CKG Control	00	RW
79-FF	-reserved-	00	



Device 0 Function 3 Registers – DRAM

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for DRAM Control	3259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	DRAM Control	Default	Acc
40-47	DRAM Row Ending Address:		
40	Bank 0 Ending (HA[32:25])	01	RW
41	Bank 1 Ending (HA[32:25])	01	RW
42	Bank 2 Ending (HA[32:25])	01	RW
43	Bank 3 Ending (HA[32:25])	01	RW
44	Bank 4 Ending (HA[32:25])	01	RW
45	Bank 5 Ending (HA[32:25])	01	RW
46	Bank 6 Ending (HA[32:25])	01	RW
47	Bank 7 Ending (HA[32:25])	01	RW
48	DRAM DIMM #0 Control	00	RW
49	DRAM DIMM #1 Control	00	RW
4A	DRAM DIMM #2 Control	00	RW
4B	DRAM DIMM #3 Control	00	RW
4C-4F	-reserved-	00	_
51-50	DRAM MA Map Type	2222	RW
52	DRAM Rank End Address Bit-33	00	RW
53	DRAM Rank Begin Address Bit-33	00	RW
54	DRAM Controller Internal Options	00	RW
55	DRAM Timing for All Banks I	00	RW
56	DRAM Timing for All Banks II	65	RW
57	DRAM Timing for All Banks III	01	RW
58-5F	-reserved-	00	_
60	DRAM Control	00	RW
61-64	-reserved-	00	_
65	DRAM Arbitration Timer	00	RW
66	DRAM Arbitration Control	00	RW
67	DRAM DQS/SDR,MD Read Delay	00	RW
68	DRAM DDR Control	00	RW

Device-Specific Registers (continued)

Offset	Reserved	<u>Default</u>	Acc
69	DRAM Page Policy Control	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	10	RW
6C	DRAM Clock Control	00	RW
6D	-reserved-	00	_
6E	DRAM Control	00	RW
6F	-reserved-	00	
70	DRAM DDR Control 1	00	RW
71	DRAM DDR Control 2	00	RW
72	DRAM DDR Control 3	00	RW
73	DRAM DDR Control 4	00	RW
74	DRAM DQS Input Delay	00	RW
75	-reserved-	00	
76	DRAM Early Clock Select	00	RW
77	-reserved-	00	
78	DRAM Timing Control	13	RW
79	DRAM DQS Output Control	01	RW
7A	DRAM DQS Capture Control Chan A	44	RW
7B	DRAM DQS Capture Control Chan B	04	RW
7C	DIMM0 DQS Input Delay Offset	00	RW
7D	DIMM1 DQS Input Delay Offset	00	RW
7E	DIMM2 DQS Input Delay Offset	00	RW
7F	DIMM3 DQS Input Delay Offset	00	RW

Offset	ROM Shadow	<u>Default</u>	Acc
80	C-ROM Shadow Control	00	RW
81	D-ROM Shadow Control	00	RW
82	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
83	E-ROM Shadow Control	00	RW

Offset	DRAM Above 4G Control	Default	Acc
84	Low Top Address Low	00	RW
85	Low Top Address High	FF	RW
86	SMM / APIC Decoding	01	RW
87-9F	-reserved-	00	

Offset	UMA Control	<u>Default</u>	Acc
A0	CPU Direct Access FB Base	00	RW
A1	CPU Direct Access FB Size	00	RW
A2	VGA Timer	00	RW
A3	Graphics Timer	00	RW
A4	Graphics Miscellaneous Control	00	RW
A5-AF	-reserved-	00	_



<u>Device 0 Function 4 Registers – Power Management</u>

Function 3 DRAM Device-Specific Registers (continued)

Offset	GMINT Control	Default	Acc
В0	GMINT Control 1	00	RW
B1	GMINT Control 2	00	RW
B2	GMINT Control 3	00	RW
В3	GMINT Control 4	00	RW
B4	GMINT Control 5	00	RW
B5-BF	-reserved-	00	

Offset	AGP Controller Interface Control	Default	Acc
C0	AGP Controller Interface Control	00	RW
C1-DF	-reserved-	00	_

Offset	DRAM Drive Control	Default	Acc
E0	DRAM DQSA Drive	00	RW
E1	DRAM DQSB Drive	00	RW
E2	DRAM MDA / DQMA Drive	00	RW
E3	DRAM MDB / DQMB Drive	00	RW
E4	DRAM CS / CKE Drive	00	RW
E5	-reserved-	00	
E6	DRAM S-Port Drive Control	00	RW
E7	-reserved-	00	
E8	DRAM MAA / BAA / ScmdA Drive	00	RW
E9	-reserved-	00	
EA	DRAM MAB / BAB / ScmdB Drive	00	RW
EB	-reserved-	00	
EC	Channel A Duty Cycle Control	00	RW
ED	Channel B Duty Cycle Control	00	RW
EE	DDR CKG Duty Cycle Control 1	00	RW
EF	DDR CKG Duty Cycle Control 2	00	RW
F0-FF	-reserved-	00	_

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for Power Manager	4259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	_
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	
10-3F	-reserved-	00	

Device-Specific Registers

Offset	Reserved	<u>Default</u>	Acc
40-4F	-reserved-	00	_
50-5F	-reserved-	00	_
60-6F	-reserved-	00	_
70-7F	-reserved-	00	_
80-8F	-reserved-	00	_
90-9F	-reserved-	00	_

Offset	Power Management Control	<u>Default</u>	Acc
A0	Power Management Mode	00	RW
A1	DRAM Power Management	00	RW
A2	Dynamic Clock Stop	00	RW
A3	MA / SCMD Pad Toggle Reduction	00	RW
A4-AF	-reserved-	00	_

Offset	Reserved	<u>Default</u>	Acc
B0-BF	-reserved-	00	
C0-CF	-reserved-	00	—

Offset	BIOS Scratch	<u>Default</u>	Acc
D0-EF	BIOS Scratch Registers	00	RW

Offset	<u>Test</u>	Default	Acc
F0-FF	Reserved (Do Not Program)	00	RW



Device 0 Function 7 Registers - V-Link / PCI

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID for V-Link Control	7259	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	_
Е	-reserved- (Header Type)	00	
F	-reserved- (Built In Self Test)	00	_
10-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	00	W1
2F-2E	Subsystem ID	00	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0000	RO
38-3F	-reserved-	00	

Device-Specific Registers

Offset	V-Link Control	Default	Acc
40	V-Link Revision ID	40	RO
41	V-Link NB Capability	39	RO
42	V-Link NB Downlink Command	88	RW
43	V-Link NB Uplink Max Req Depth	80	RW
44	V-Link NB Uplink Buffer Size	82	RW
45	V-Link NB Bus Timer	44	RW
46	V-Link NB Misc Control	00	RW
47	V-Link Control	00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	19	WC
4A	V-Link SB Downlink Status	88	RO
4B	V-Link SB Uplink Max Req Depth	80	RW
4C	V-Link SB Uplink Buffer Size	82	RW
4D	V-Link SB Bus Timer	44	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW
Offset	Bank 7 End (same as F3Rx47)	<u>Default</u>	Acc
50-56	-reserved-	00	_
57	Bank 7 Ending Address	01	RO
58-5F	-reserved-	00	_
Offset	ROM Shadow (same as F3Rx80-82)	<u>Default</u>	Acc
60	-reserved-	00	_
61	C-ROM Shadow Control	00	RW
62	D-ROM Shadow Control	00	RW
63	F-ROM Shadow/MemHole/SMI Ctrl	00	RW
64	E-ROM Shadow Control	00	RW
65-6F	-reserved-	00	

Device-Specific Registers (continued)

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	WC
72	-reserved-	00	_
73	PCI Master Control	00	RW
74	-reserved-	00	_
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	

Offset	GART	<u>Default</u>	Acc
80-83	-reserved-	00	_
85-84	Graphics Aperture Size	0000	RW
86-87	-reserved-	00	_
88	GART Base Address	00	RW
89-8F	-reserved-	00	

Offset	Reserved	<u>Default</u>	Acc
90-9F	-reserved-	00	
A0-AF	-reserved-	00	

Offset	V-Link Compenation / Drive Ctrl	Default	Acc
В0	V-Link CKG Control 1	00	RW
B1	V-Link CKG Control 2	00	RW
B2	-reserved-	00	_
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Strobe Drive Control	00	RW
В6	V-Link NB Data Drive Control	00	RW
В7	V-Link NB Receive Strobe Delay	00	RW
В8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Strobe Drive Control	00	RW
BA-BF	-reserved-	00	

Offset	Reserved	Default	Acc
C0-CF	-reserved-	00	
D0-DF	-reserved-	00	

Offset	$\mathbf{DRAM} > \mathbf{4G}$ (same as F3Rx84-86)	<u>Default</u>	Acc
E0-E3	-reserved-	00	_
E4	Low Top Address Low	00	RW
E5	Low Top Address High	FF	RW
E6	SMM / APIC Decoding	01	RW
E7-EF	-reserved-	00	

Offset	Reserved	<u>Default</u>	Acc
F0-FF	-reserved-	00	_



Device 1 Registers - PCI-to-PCI Bridge

Header Registers

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	B198	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
С	-reserved- (Cache Line Size)	00	
D	-reserved- (Latency Timer)	00	
Е	Header Type	01	RO
F	-reserved- (Built In Self Test)	00	
13-10	Graphics Aperture Base	0000 0008	RW
14-17	-reserved-	00	
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved-	00	_
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-33	-reserved-	00	
34	Capability Pointer	70	RO
35-3F	-reserved-	00	

Device-Specific Registers

Offset	AGP Bus Control	Default	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	20	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-6F	-reserved-	00	

Offset	Power Management	Default	Acc
70	Capability ID	01	RO
71	Next Pointer	00	RO
72	Power Management Capabilities 1	02	RO
73	Power Management Capabilities 2	00	RO
74	Power Management Control / Status	00	RW
75	Power Management Status	00	RO
76	PCI-PCI Bridge Support Extensions	00	RO
77	Power Management Data	00	RO
78-FF	-reserved-	00	_



Miscellaneous I/O

One I/O port is defined: Port 22.

Port 22	– PCI / AGP Arbiter D	isable RW
7-2	Reserved	always reads 0
1	AGP Arbiter Disable	-
	 Respond to GREO 	Q# signal default
	1 Do not respond to	o GREQ# signal
0	PCI Arbiter Disable	
	0 Respond to all RI	EQ# signals default
	1 Do not respon	nd to any REQ# signals,
	including PREQ#	‡

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All North Bridge registers (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

31	Configuration Space Enable
	0 Disabled default
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	Reserved always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
10-8	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions (functions 0-4 and
	7 are defined for device 0 but the function number is
	unused / ignored for Device 1).
7-2	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
	configuration space
1-0	Fixedalways reads 0

Port CFF-CFC - Configuration Data.....KW

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.



Device 0 Function 0 Registers - AGP

Device 0 Function 0 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and device number equal to zero and function number equal to 0.

Offset 1		endor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
0.66 / 3	. A D	. ID (02501)
		evice ID (0259h)RO
15-0	ID C	ode (reads 0259h to identify the PN800 NB)
Offset 5	5-4 -C	ommand (0006h)RW
		rved always reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agent default
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
7	Addı	ress / Data SteppingRO
	0	Device never does stepping default
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continue default
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normally default
	1	Don't respond to palette accesses on PCI bus
4		ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Write default
	1	Bus masters may generate Mem Write & Inval
3		al Cycle MonitoringRO
	0	Does not monitor special cycles default
_	1	Monitors special cycles
2		Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus master default
1		ory SpaceRO
	0	Does not respond to memory space
0	1	Responds to memory space
0		pace RO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Offset 7	'-6 – S	tatus (0210h)RWC
15	Detec	cted Parity Error
	0	No parity error detected default
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6)write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	aled Master Abort
	0	No abort receiveddefault
	1	Transaction aborted by the master
		write one to clear
12		ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
	~•	write one to clear
11		aled Target Abort always reads 0
10.0	0	Target Abort never signaled
10-9		SEL# Timing
		Fast
	01	Mediumalways reads 01
	10 11	Slow
8		Reserved
o	Data 0	Parity Error Detected No data parity error detected default
	1	Error detected in data phase. Set only if error
	1	response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
		in which the error occurredwrite one to clear
7	Fast	Back-to-Back Capablealways reads 0
6		Definable Features always reads 0
5		Hz Capablealways reads 0
4		orts New Capability listalways reads 1
3-0	Rese	
0.00	_	
		rision ID (0nh)RO
7-0	Chip	Revision Codealways reads 0nh
Offset 0	_ Pro	gramming Interface (00h)RO
7-0	inter	face Identifieralways reads 00h
Offset A	\ - Sul	b Class Code (00h)RO
7-0		Class Codereads 00 to indicate Host Bridge
, 0	Sub .	omss coderedds oo to maredie 110st Bridge
Offset I	3 - Bas	se Class Code (06h)RO
7-0	Base	Class Code reads 06 to indicate Bridge Device
		_
		tency Timer (00h)RW
Specifie		atency timer value in PCI bus clocks.
7-3		ranteed Time Slice for CPU default=0
2-0		rved (fixed granularity of 8 clks)always read 0
		2-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read
	back	in Rx75[6-4] (PCI Arbitration 1).



Device 0 Function 0 Header Registers (continued)

Offset 1	E - Header Type (00h)RO	Offset 13-10 - Graphics Aperture Base (AGP 3.0)			
7-0	Header Type CodeRx4F[0]=0: reads 00h: single functionRx4F[0]=1: reads 80h, multi function	(00000008h)			
Offset F - Built In Self Test (BIST) (00h)RO 7 BIST Supportedreads 0: no supported functions 6-0 Reservedalways reads 0		31-22 Programmable Base Address Bits			
This re Rx4D[2	13-10 - Graphics Aperture Base (AGP 2.0) 1008h)	31 30 29 28 27 26 25 24 23 22 (Base) 11 10 9 8 7 6 5 4 3 2 1 0 (Size) RW RW RW RW RW 0 0 RW RW RW RW RW RW RW 4M RW RW RW RW RW 0 0 RW RW RW RW RW 0 8M RW RW RW RW 0 0 RW RW RW RW RW 0 0 16M RW RW RW RW 0 0 RW RW RW RW 0 0 0 32M RW RW RW RW 0 0 RW RW RW 0 0 0 0 32M RW RW RW RW 0 0 RW RW 0 0 0 0 0 64M RW RW RW RW 0 0 RW RW 0 0 0 0 0 128M RW RW RW RW 0 0 RW 0 0 0 0 0 0 128M RW RW RW RW 0 0 0 0 0 0 0 0 0 128M RW RW RW RW 0 0 0 0 0 0 0 0 0 0 126M RW RW RW 0 0 0 0 0 0 0 0 0 0 0 0 16G RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16G RW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
2-1	defined by this register are prefetchable. Type always reads 0 Indicates the address range in the 32-bit address	15-0 Subsystem Vendor ID			
0	Memory Space	Offset 2F-2E – Subsystem ID (0000h)			
		Offset 37-34 - Capability Pointer (CAPPTR)RO			

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0080h



Device 0 Function 0 Device-Specific Registers

These registers are normally programmed once at system initialization time.

AGP Drive Control

Offset 4	40 – AGP Pad Control / Status (8xh)RW
7	AGP 4x Strobe VREF Control
•	0 STB VREF is STB# and vice versa
	1 STB VREF is AGPVREF default
	This bit is valid only in 4x and 8x mode, otherwise
	the action is to always use AGPVREF.
6	AGP 4x Strobe & GD Pad Drive Strength
U	0 Drive strength set to compensation circuit
	default
	1 Drive strength controlled by RxF1[7-0]
5-3	, , ,
2-0	AGP Compensation Circuit P Control Output. RO
	N = low drive, P = high drive
	-
	41 – AGP Drive Strength (63h)RW
7-4	AGP Output Buffer Low Drive Strengthdef=6
3-0	AGP Output Buffer High Drive Strengthdef=3
Offset 4	42 – AGP Pad Drive / Delay (08h)RW
7	GD/GBE/GADSTB, GSBA/GSBS Control
	0 GSBA / GSBS = no capdefault
	GD / GC#BE / GADSTB = no cap
	1 $GSBA / GSBS = cap$
	GD / GC#BE / GADSTB = cap
6-5	GD / GC#BE Receive Strobe Delay
	00 Nonedefault
	01 Delay by 150 psec
	10 Delay by 300 psec
	11 Delay by 450 psec
4	GD[31-16] Staggered Delay
	0 Nonedefault
	1 GD[31:16] delayed by 1 ns
3	AGP Slew Rate Control
	0 Disable
	1 Enabledefault
2	GSBA Receive Strobe Delay
	0 Nonedefault
	1 Delay by 150 psec
1-0	GADSTB Output Delay
	00 Nonedefault
	01 Delay by 150 psec
	10 Delay by 300 psec
	11 Delay by 450 psec
	(GADSTB1 & GADSTB1# will be delayed an
	additional 1ns if bit-4 = 1)
Offset 4	43 – AGP Strobe Drive StrengthRW
7-4	AGP Strobe Output Low Drive Strength def=0
	ACD Strobe Output High Drive Strongth def-0

3-0 AGP Strobe Output High Drive Strength def=0

AGP Miscellaneous Control

AGI Miscenaneous Control				
Offset	44 – AGP GSBA Pad Control (00h)RW			
7-3	Reserved always reads 0			
2-0				
Offset	4A – AGP Hardware Support I (1Fh)RW			
	AGP Request Queue Size default = 1Fh			
	value in this register will effect the hardware if			
Rx4D[
Terib	-1 -			
Offset	4B – AGP Hardware Support II (C4h)RW			
7	AGP Sideband Addressing Mode			
	0 Disable			
	1 Enabledefault			
6	AGP Enable			
	0 Disable			
	1 Enabledefault			
5	Reserved always reads 0			
4	AGP Fast Write			
	0 Disable default			
2	1 Enable			
3	AGP 8x Mode 0 Disable default			
	1 Enable			
2	AGP 4x Mode			
2	0 Disable			
	1 Enabledefault			
1	AGP 2x Mode			
	0 Disable default			
	1 Enable			
0	AGP 1x Mode			
	0 Disable default			
	1 Enable			



AGP Miscellaneous Control (continued) **AGP Power Management Control** Offset 4D – AGP Capability Header Control (04h)...... RW Offset 50 – Power Management Capability IDRO Reservedalways reads 0 Capability ID.....always reads 01h 3 AGPMajor / Minor Number Backdoor Control Offset 51 - Power Management Next PointerRO 0 Major / Minor = 35default Major / Minor = 20Next Pointer.....always reads 00h ("Null" Pointer) Select Rx80 as the AGP20 or AGP30 Header 2 0 Rx80 will be the AGP20 capability header even if the chip is powered up in AGP30 mode Offset 52 - Power Mgmt Capabilities I.....RO Rx80 will be the AGP30 capability header Power Management Capabilities .. always reads 02h when the chip is powered up in AGP30 modedefault Offset 53 - Power Mgmt Capabilities IIRO AGP Hardware Registers Rx4A-4B 1 7-0 Power Management Capabilities .. always reads 00h AGP hardware uses the register values defined in the AGP header (either 2.0 or 3.0).... default AGP hardware uses values in Rx4A-4B **AGP Header Status Register Write** Offset 54 - Power Mgmt Control / Status.....RW 0 Disable.....defaultalways reads 0 7-2 Reserved Enable (status registers in the AGP header can **Power State** be written) 00 D0default -reserved--reserved-11 D3 Hot Offset 4F - Multiple Function Control (00h).....RW 7-1 Reservedalways reads 0 Offset <u>55 – Power Management StatusRO</u> 0 Bridge Configuration Supports Multiple Power Management Status always reads 00h **Functions** Not supported, other functions 1, 2, 3, 4, and 7 cannot be seen and will return FFFFFFFh Offset 56 – PCI-to-PCI Bridge Support ExtensionsRO when accessed default Supported (this bit is reflected on Rx0E[7]) P2P Bridge Support Extensions always reads 00h Offset 57 - Power Management Data.....RO Power Management Data.....always reads 00h

AGP GART / Graphics Aperture

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the PN800.

This scheme is shown in the figure below.




Figure 5. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the PN800 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc) for AGP 2.0 and 4MB to 2GB for AGP 3.0. The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in Device 0 Function 0 Rx10. The Graphics Aperture Size and TLB Table Base are defined in Rx94 and Rx98 along with various control bits.



AGP 3.0 Registers

Offset 8	3-80 - AGP Capabilities (00305002h)RO
	Reservedalways reads 00
	Major Specification Revisionalways reads 0011b
	Major rev # of AGP spec that device conforms to
19-16	Minor Specification Revisionalways reads 0000b
	Minor rev # of AGP spec that device conforms to
15-8	Pointer to Next Item always reads 50 (last item)
7-0	AGP Capability ID
	(always reads 02 to indicate it is AGP)
Offset 8	7-84 - AGP Status (1F000A03h)RO
31-18	Reserved always reads 0s†
17	Isochronous Transaction Support
	0 Disabledefault
	1 Enable
16	Reserved always reads 0s†
15-13	- P
	Suggested setting is 010b or $2^{(2+4)}=64$ Bytes for
	8QW access
12-10	Calibration Cycle Setting for AGP 8x Mode
	000 4 ms
	001 16 ms
	010 64 msdefault†
	011 256 ms
9	Supports SideBand Addressing always reads 1
8	Reserved always reads 0†
7	64-Bit GART Entries always reads 0
6	CPU GART Translation Not Supported
	always reads 0
5	Addresses Above 4G Supported always reads 0
4	Fast Write Supportedalways reads 0
3	AGP 8x Detected Set from AGP8XDET# pin
	0 AGP 2.0 Mode
	1 AGP 3.0 Mode
2	4X Rate Supported Reads 0 if bit-3 = 1
	Reads 1 if bit-3 = 0
1	2X Rate Supported always reads 1
0	1X Rate Supported always reads 1
†Writab	le if RxFD[0] = 1.

Offset 8	B-88 - AGP CommandRW
31-24	Request Depth (reserved for target) always reads 0s
23-13	Reserved always reads 0s
12-10	Calibration Cycle Select default = 0
9	SideBand Addressing
	0 Disable default
	1 Enable
8	AGP
	0 Disable default
	1 Enable
7-6	Reserved always reads 0s
5	Addresses Over 4G
	0 Disable default
	1 Enable
4	Fast Write
	0 Disable default
	1 Enable
3	Reserved always reads 0s
2-0	Transfer Mode Select default = 000b
	Rx84[3]=0 (8x mode not detected via AGP8XDET#)
	001 1x data transfer rate
	010 2x data transfer rate
	100 4x data transfer rate
	Rx84[3] = 1 (8x mode detected via AGP8XDET#)
	000 -reserved default
	001 4x data transfer rate
	010 8x data transfer rate
Offset 8	SF-8C - AGP Isoch Status (0000 0028h)RW
	Reservedalways reads 0s
	Maximum Bandwidth (Async and Sync) default=0
23-10	(programmed in units of 32 bytes)
15-8	Maximum Number of Isochronous Transactions
13-0	in a Single Isochronous Period
7-6	Isochronous Payload Sizes Supported
7-0	00 32, 64, 128 and 256 bytes default
	01 64, 128 and 256 bytes
	10 128 and 256 bytes
	11 256 bytes
5-3	Maximum Latency for Isochronous Data Transfer
30	(programmed in units of 1 usec)default = 101b
2	Reserved always reads 0s
1-0	Isochronous Error Code
	00 No error default
	01 Isoch request overflow
	1x -reserved-



AGP 3.0 Registers (continued)

Offset 9	23-90 - AGP GART / TLB ControlRW			
	Reserved always reads 0s			
9	Calibration Cycle			
	0 Disabledefault			
	1 Enable			
8	Graphics Aperture Base Register (Rx13-10) Read			
O	0 Disabledefault			
	1 Enable			
7	GART TLB			
,	0 Disable (TLB entries are invalidated) default			
	1 Enable			
6-0	Reservedalways reads 0s			
0-0	Reservedarways reads 0s			
	7-94 - AGP Gfx Aperture Size (0001 0F00h) RW			
31-28	Aperture Page Size Selectdefault = 0000b			
	Only 4K pages are allowed			
27	Reserved always reads 0s			
26-16	Page Size Supporteddefault = 001h			
	If bit-n of this field is 1, indicates support of			
	2^(n+12) page size. Must be set to 001h (field bit-0			
	set) to indicate only 4K pages allowed.			
15-12	Reserved always reads 0s			
11-0	Aperture Size			
	111100111111 4MB			
	111100111110 8MB			
	111100111100 16MB			
	111100111000 32MB			
	111100110000 64MB			
	111100100000 128MB			
	111100000000 256MBdefault			
	111000000000 512MB			
	110000000000 1GB			
	1000000000000 2GB <= Max supported			
	0000000000000 4GB <= Do not program			
	Note: When $Rx84[3] = 0$ (AGP 2.0 mode), only			
	4MB - 256MB are supported			
Officet 0	**			
	OB-98 - AGP 3.0 GART Table Base LowRW			
	GART Base Address [31:12] default = 0 Reserved always reads 0s			
	,			
	OF-9C - AGP 3.0 GART Table Base High			
31-0	GART Base Address [63:32]			
	Note: Since aperture sizes over 4G are not presently			
	supported, this register should be written with all			
	zeros.			
Offset A3-A0 - AGP Isochronous CommandRW				
31-8	Reserved always reads 0s			
7-6	Isochronous Payload Size			
	default = setting of $Rx8C[7-6]$			
5-0	Reserved always reads 0s			

AGP Enhanced Control

Offset	B9 - AGP Mixed ControlRW
7	FIFO Control
	0 MG FIFO=64 QW, IMG FIFO=32 QWdef
	1 MG FIFO=96 QW, IMG FIFO=0 QW
6	Hold AGP Data With Transmit Ready
ŭ	0 Disable
	1 Enable
5-0	Total # of Isoch Requests default = 000000b
5 0	Total // Of Isoch requests default 0000000
	BA - AGP GPRI Isoch Read CounterRW
7-0	Counter for Each Isoch Request to Assert GPRI
	for Isoch Read default = 00h
Offset	BB - AGP GPRI Isoch Write CounterRW
7-0	Counter for Each Isoch Request to Assert GPRI
, 0	for Isoch Write
	Tot Isoch Witedetaut oon
Offset	BC - AGP Control (00h)RW
7	AGP
	0 Disable default
	1 Enable
6	AGP Read Synchronization
	0 Disable default
	1 Enable
5	AGP Read Snoop DRAM Post-Write Buffer
	0 Disable default
	1 Enable
4	AGP Read Priority
	0 GREQ for low priority reads has higher
	priority if FIFO contains less than 24QWdef
	1 GREQ Priority Becomes Higher When Arbiter
	is Parked at AGP Master
3	GRDY 2T Early Control
	0 Disable default
	1 Enable
2	Fence / Flush
	0 Disable - low priority requests will be
	executed out of order default
	1 Enable – all normal priority AGP operations
	will be executed in order
1	AGP Arbitration Parking
	0 Disable default
	1 Enable (GGNT# remains asserted until either
	GREQ# de-asserts or data phase ready)
0	AGP to PCI Master or CPU to PCI Turnaround
	Cycle
	0 2T or 3T Timing default
	1 1T Timing



Offset I	BD – A	GP Latency Timer (02h)RW
7	AGP	Performance Improvement
	0	<u>-</u>
	1	Enable
6	Pipe !	Mode Performance Improvement
	0	Disabledefault
	1	Enable
5	AGP	Data Input Enable (for Power Saving)
	0	AGP data input always enabled default
	1	AGP data input only enabled when necessary
		to avoid redundant transitions
4	AGP	Performance Improvement
	0	Disabledefault
	1	Enable
3-0	AGP	Data Phase Latency Timer default = 02h
Offset 1	BE – A	GP Miscellaneous Control (00h)RW
7	NMI	/ AGPBUSY# Function Select
	0	NMIdefault
	1	AGPBUSY#
6	Asser	t PP2OFF for Isochronous Requests
	0	Disabledefault
	1	Enable
5		Read Snoop DRAM Post-Write Buffer
	0	Disabledefault
	1	Enable
4		d for Isoch Request With Length
		sistent with Isoch Payload Size (AGP Isoch
	Com	mand Register Bits 7-6)
	0	Isoch read length = payload size default
	1	Isoch read length = 11b
3-2	Rese	
1		t Isochronous Read Ready
	0	When one block received default
	1	When entire transaction received
0	CPU	GART Read, AGP GART Write Coherency

Offset	BF – <i>A</i>	GP 3.0 Control (00h)RW			
7	CPU / PCI Master GART Access				
	0	Disable default			
	1	Enable			
6	AGP	Calibration			
	0	Disable default			
	1	Enable			
5	Mix	Coherent / Non-coherent Accesses			
	0	Disable default			
	1	Enable			
4	DBII	H / PIPE Function Select			
	0	DBIH default			
	1	PIPE#			
3	DBI	Function			
	0	Disable (DBI input masked and all outputs			
		assume DBI=0) default			
	1	Enable			
2	DBI	Output for AGP Transactions			
	0	Disable default			
	1	Enable			
1	DBI	Output for Frame Transactions Including			
	Fast-	Write			
	0	Disable default			
	1	Enable			
0	DBI	Output from Frame Transactions			
	0	Disable default			
	1	Enable			

Enable



Offset C0 – AGP CKG Control 1 (00h).....RW **AGP1 R-Port CKG Rise Time Duty Cycle Control** AGP0 R-Port CKG Rise Time Duty Cycle Control 6 **AGP1 R-Port CKG Fall Time Duty Cycle Control** 5 AGP0 R-Port CKG Fall Time Duty Cycle Control 4 3 **AGP1 S-Port CKG Rise Time Duty Cycle Control** 2 AGP0 S-Port CKG Rise Time Duty Cycle Control **AGP1 S-Port CKG Fall Time Duty Cycle Control** 1 **AGP0 S-Port CKG Fall Time Duty Cycle Control** Offset C1 - AGP CKG Control 2 (00h).....RW Reservedalways reads 0 3 **AGP1 D-Port CKG Rise Time Duty Cycle Control** 2 AGP0 D-Port CKG Rise Time Duty Cycle Control **AGP1 D-Port CKG Fall Time Duty Cycle Control** 1 AGP0 D-Port CKG Fall Time Duty Cycle Control

Offset	<u>C2 – A</u>	GP Miscellaneous Control I (00h)RW
7	Sync	Pipe / Sideband Addressing Request
	0	Disable default
	1	Enable
6	Fast	RM Request
	0	Disable default
	1	Enable (decrease 1T from GSBA 2x/4x/8x to
		access DRAM)
5	Fast	GADS Conversion
	0	Disable default
	1	Enable
4-3	AGP	Reorder Distance For 16/24/32/48 QW
2	AGP	Reorder
	0	Disable default
	1	Enable
1	Grar	nt Isoch Write When GM FIFO & PWQ are
	Avai	lable for Entire Payload
	0	Disable default
	1	Enable
0	Grar	nt Assertion Control
	0	Assert GGNT when 1 block of data backdet
	1	Assert GGNT when all data back of this req
Offset	C3 – A	GP Miscellaneous Control 2 (00h)RW
7-1	Rese	
0	AGP	Data Sync 1T
	0	Disable default
	1	Enable



Device 0 Function 1 Registers – Error Reporting

Device	0 Function 1 Header Registers	Offset '	7-6 – Status (0200h)RWC
All regi	sters are located in PCI configuration space. They	15	Detected Parity Error
	pe programmed using PCI configuration mechanism 1		0 No parity error detected default
	CF8 / CFC with bus number and device number equal		1 Error detected in either address or data phase.
			This bit is set even if error response is disabled
to zero a	and function number equal to 1.		(command register bit-6) write 1 to clear
		14	Signaled Sys Err (SERR# Asserted). always reads 0
Offset 1	-0 - Vendor ID (1106h)RO		
15-0	ID Code (reads 1106h to identify VIA Technologies)	13	Signaled Master Abort
			0 No abort received default
Offset 3	3-2 - Device ID for Error Reporting (1259h) RO	10	1 Transaction aborted by master . write 1 to clear
15-0	ID Code (reads 1259h to identify PN800 NB virtual	12	Received Target Abort
	device function 1)		0 No abort received default
	,		1 Transaction aborted by target write 1 to clear
	5-4 -Command (0006h) RW	11	Signaled Target Abortalways reads 0
15-10	Reservedalways reads 0	40.0	0 Target Abort never signaled
9	Fast Back-to-Back Cycle EnableRO	10-9	DEVSEL# Timing
	0 Fast back-to-back transactions only allowed to		00 Fast
	the same agent default		01 Mediumalways reads 01
	1 Fast back-to-back transactions allowed to		10 Slow
	different agents		11 Reserved
8	SERR# EnableRO	8	Data Parity Error Detected
	0 SERR# driver disableddefault		0 No data parity error detected default
	1 SERR# driver enabled		1 Error detected in data phase. Set only if error
7	Address / Data SteppingRO		response enabled via command bit-6 = 1 and
	0 Device never does stepping default		the North Bridge was initiator of the operation
	1 Device always does stepping	_	in which the error occurredwrite one to clear
6	Parity Error ResponseRW	7	Fast Back-to-Back Capablealways reads 0
	0 Ignore parity errors & continue default	6	User Definable Featuresalways reads 0
	1 Take normal action on detected parity errors	5	66MHz Capable always reads 0
5	VGA Palette SnoopRO	4	Supports New Capability listalways reads 0
	O Treat palette accesses normally default	3-0	Reserved always reads 0
	1 Don't respond to palette accesses on PCI bus	Offset 9	3 - Revision ID (0nh)RO
4	Memory Write and Invalidate CommandRO	8-0	Chip Revision Codealways reads 0nh
	0 Bus masters must use Mem Write default	0 0	chip itevision codeurwayo roddo omi
	1 Bus masters may generate Mem Write & Inval	Offset 9	O - Programming Interface (00h)RO
3	Special Cycle MonitoringRO	7-0	Interface Identifieralways reads 00h
	0 Does not monitor special cycles default		A - Sub Class Code (00h)RO
	1 Monitors special cycles		Sub Class Codereads 00 to indicate Host Bridge
2	PCI Bus Master RO		
	0 Never behaves as a bus master	_	B - Base Class Code (06h)RO
	1 Can behave as a bus master default	7-0	Base Class Code reads 06 to indicate Bridge Device
1	Memory SpaceRO		
	O Does not respond to memory space		2D-2C – Subsystem Vendor ID (0000h) W1 / RO
	1 Responds to memory spacedefault	15-0	Subsystem Vendor ID default = 0
0	I/O Space RO	This reg	gister may be written once and is then read only.
	O Does not respond to I/O spacedefault	Offset 2	2F-2E – Subsystem ID (0000h)
	1 Responds to I/O space		Subsystem IDdefault = 0
			gister may be written once and is then read only.
			•
			37-34 - Capability Pointer (CAPPTR)RO
		Contain	s an offset from the start of configuration space.
		31-0	AGP Capability List Ptralways reads 0000 0000h
			- •



Device 0 Function 1 Device-Specific Registers

These registers are normally programmed once at system initialization time.

V-Link Error Reporting

Offset	50 – V-Link Error Status	WC
7-1	Reservedalwa	ys reads 0
0	V-Link Parity Error Detected by NB	WC
	0 No V-Link Parity Error Detected	default
	1 V-Link Parity Error Detected (write 1	to clear)
Offset	58 – V-Link Error Reporting Enable	RW
7	Parity Error or SERR# Reported via NM	I
	0 Disable	default
	1 Enable	
6	Parity Error or SERR# Reported to SB v	ia Vlink
	0 Disable	
	1 Enable	
5-1	Reservedalwa	ys reads 0
0	V-Link Parity Check Report	
	0 Disable	default
	1 Enable	

AGP Error Reporting

Offset	E0 – AGP / PCI2 Error Status 1 (00h)RWC
7	AGP Cycle Data Parity ErrorWC
	0 Parity Error did not occur default
	1 Parity error occurred write 1 to clear
6	PCI #2 GSERR ErrorWC
	0 Parity Error did not occur default
	1 Parity error occurred write 1 to clear
5-0	Reserved always reads 0
Offset 1	E1 – AGP / PCI2 Error Status 2 (00h)RO
7-2	-
1-0	,
- 0	100011 21101 0000 1101111 01110 0 [110]
Offset 1	E8 – AGP / PCI2 Error Renorting Enable (00h). RW
	E8 – AGP / PCI2 Error Reporting Enable (00h).RW
7-5	Reserved always reads 0
	Reserved always reads 0 Report Data Parity Errors on AGP Cycles
7-5	Reserved
7-5	Reserved
7-5 4	Reserved always reads 0 Report Data Parity Errors on AGP Cycles 0 Disable default 1 Enable Reserved always reads 0
7-5 4 3-2	Reserved
7-5 4 3-2	Reserved always reads 0 Report Data Parity Errors on AGP Cycles 0 Disable default 1 Enable Reserved always reads 0 Report Data Parity Errors on PCI2 Cycles
7-5 4 3-2	Reserved always reads 0 Report Data Parity Errors on AGP Cycles 0 Disable default 1 Enable Reserved always reads 0 Report Data Parity Errors on PCI2 Cycles 0 Disable default 1 Enable
7-5 4 3-2 1	Reserved always reads 0 Report Data Parity Errors on AGP Cycles 0 Disable default 1 Enable Reserved always reads 0 Report Data Parity Errors on PCI2 Cycles 0 Disable default
7-5 4 3-2 1	Report Data Parity Errors on AGP Cycles 0 Disable



Device 0 Function 2 Registers – Host CPU

Davisa	0 Euroption 2 Hooden Berintons	Off. at /	7. (
	0 Function 2 Header Registers	15	7-6 – Status (0200h)RWC
All registers are located in PCI configuration space. They			Detected Parity Error
	be programmed using PCI configuration mechanism 1		0 No parity error detected
	CF8 / CFC with bus number and device number equal		1 Error detected in either address or data phase. This bit is set even if error response is disabled
to zero	and function number equal to 2.		(command register bit-6)write one to clear
		14	Signaled Sys Err (SERR# Asserted). always reads 0
	1-0 - Vendor ID (1106h)RO	13	Signaled Master Abort
15-0	ID Code (reads 1106h to identify VIA Technologies)	13	0 No abort received default
Offer at 1	2.2 Davies ID (2250k)		1 Transaction aborted by master . write 1 to clear
	3-2 - Device ID (2259h)RO	12	Received Target Abort
15-0	ID Code (reads 2259h to identify PN800 NB virtual		0 No abort received default
	device function 2)		1 Transaction aborted by target write 1 to clear
Offset :	5-4 -Command (0006h) RW	11	Signaled Target Abortalways reads 0
	Reservedalways reads 0		0 Target Abort never signaled
9	Fast Back-to-Back Cycle EnableRO	10-9	
	0 Fast back-to-back transactions only allowed to		00 Fast
	the same agent default		01 Mediumalways reads 01
	1 Fast back-to-back transactions allowed to		10 Slow
	different agents		11 Reserved
8	SERR# Enable RO	8	Data Parity Error Detected
	0 SERR# driver disabled default		0 No data parity error detected default
	1 SERR# driver enabled		1 Error detected in data phase. Set only if error
7	Address / Data SteppingRO		response enabled via command bit- $6 = 1$ and
	0 Device never does stepping default		the North Bridge was initiator of the operation
	1 Device always does stepping		in which the error occurredwrite one to clear
6	Parity Error ResponseRW	7	Fast Back-to-Back Capablealways reads 0
	0 Ignore parity errors & continue default	6	User Definable Featuresalways reads 0
	1 Take normal action on detected parity errors	5	66MHz Capable always reads 0
5	VGA Palette SnoopRO	4	Supports New Capability listalways reads 0
	0 Treat palette accesses normally default	3-0	Reserved always reads 0
	1 Don't respond to palette accesses on PCI bus	Offset	8 - Revision ID (0nh)RO
4	Memory Write and Invalidate CommandRO	9-0	Chip Revision Codealways reads 0nh
	0 Bus masters must use Mem Write default		
_	1 Bus masters may generate Mem Write & Inval	Offset 9	9 - Programming Interface (00h)RO
3	Special Cycle MonitoringRO		Interface Identifieralways reads 00h
	O Does not monitor special cycles default		A - Sub Class Code (00h)RO
•	1 Monitors special cycles		
2	PCI Bus MasterRO 0 Never behaves as a bus master	7-0	Sub Class Codereads 00 to indicate Host Bridge
			B - Base Class Code (06h)RO
1		7-0	Base Class Code reads 06 to indicate Bridge Device
1	Memory SpaceRO		
	0 Does not respond to memory space 1 Responds to memory space		2D-2C – Subsystem Vendor ID (0000h) W1 / RO
0	1 Responds to memory space default I/O Space RO	15-0	Subsystem Vendor ID default = 0
U	0 Does not respond to I/O space	This reg	gister may be written once and is then read only.
	1 Responds to I/O space	Offset 2	2F-2E – Subsystem ID (0000h)
	1 Responds to 1/O space		Subsystem IDdefault = 0
			gister may be written once and is then read only.
		Offset 3	37-34 - Capability Pointer (CAPPTR)RO

31-0 AGP Capability List Ptr....always reads 0000 0000h

Contains an offset from the start of configuration space.



Device 0 Function 2 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Host CPU Control

Offset	50 – Request Phase Control (00h) RW	Offset	52 - CPU Interface Advanced Ctrl (00h)RW
7	CPU Hardwired IOQ (In Order Queue) Size	7	CPU RW DRAM 0WS for Back-to-Back Pipeline
	Default set from the inverse of the VD2 strap. This		Access
	register can be written 0 to restrict the chip to one		0 Disable default
	level of IOQ.		1 Enable
	0 1-Level (strap pulled high)	6	HREQ High Priority
	1 12-Level (strap pulled low)		0 Disable default
6	Dual CPU Support		1 Enable
	Default set from the VD7 strap (VT8235 South	5	AGTL+ Pullups
	Bridge SDCS3# pin) or ROMSIP.		Default set from the inverse of the VD3 strap.
	0 Single (SB strap pulled low)		0 Disable (strap pulled high)
	1 Dual (SB strap pulled high)		1 Enable (strap pulled low)
5	Fast DRAM Access	4	Reservedalways reads 0
	0 Disabledefault	3	Write Retire Policy After 2 Writes
	1 Enable		0 Disable default
4-0	Dynamic Defer Snoop Stall Count		1 Enable
	(granularity = $2T$, normally set to $01000b$)	2	2-Level Defer Queue with Lock
Offerst	51 CDU Interfess Desis Control (00h) DW		0 Normal Operation default
	51 - CPU Interface Basic Control (00h)RW		1 Enhanced Operation (this bit should always be
7	CPU Read DRAM Fast Ready		set to 1)
	0 Wait until all 8 QWs are received before	1	Consecutive Speculative Read
	DRDY is returned		0 Disable default
	1 See Rx60-67 for DRDY timing		1 Enable
6	Read Around Write 0 Disabledefault	0	Speculative Read
			0 Disable default
5	1 Enable DRO Control		1 Enable
3	0 Non pipelined similar to Pro266 default	Offset	53 – CPU Arbitration Control (00h)RW
	1 Pipelined	7-4	Host Timer
4	CPU to PCI Read Defer	3-0	BPRI Timer (units of 4 HCLKs) default = 0
7	0 Disabledefault	3-0	DI KI TIMEI (umts of 4 HCLKs)uclauit 0
	1 Enable		
3	Two Defer / Retry Entries		
•	0 Disabledefault		
	1 Enable		
2	Two Defer / Retry Entries Shared		
	0 Each entry is dedicated to 1 CPU default		
	1 Each entry is shared by 2 CPUs		
1	PCI Master Pipelined Access		
	0 Disabledefault		
	1 Enable		
0	Reservedalways reads 0		



<u>Offset</u>	<u>54 – CPU Frequency (00h) RW</u>	Offset	56 – Reorder Latency (00h)RW
7-5	CPU FSB Frequency Set from VD4,1,0 Straps	7-4	Medium Threshold for Write Policy to Improve
	000 100 MHz (all three straps pulled low)		Memory Read / Write Performance
	001 133 MHz		A setting of 2-4 is recommendeddefault = 0h
	010 200 MHz	3-0	Maximum Reorder Latency
	011 166 MHz	•	0000 Disable (same as Rx55[0]=0) default
	100 266 MHz		0001 Reorder latency 1 (Rx55[0] must be 1)
	101 -reserved-		0010 Reorder latency 2 (Rx55[0] must be 1)
	110 -reserved-		• • • • • • • • • • • • • • • • • • • •
			1100 Bearden leten en 12 (Be-55[0] muset he 1)
4	111 Auto		1100 Reorder latency 12 (Rx55[0] must be 1)
4	SDRAM Burst Length of 8		1101 -reserved-
	0 Disabledefault		1110 -reserved-
	1 Enable (must be set for 128-bit operation)		1111 -reserved-
3	Fast Host Master Read Ready		
	0 Disable (normal) default	0.00	E CDUECD C (LOOL)
	1 Enable (1T early)	Offset	57 – CPU FSB Control (00h)RW
2	PCI Master 8QW Operation	7	Host FSB 800 MHz Support
	0 Disabledefault		0 Enabledefault
	1 Enable		1 Disable
1	Sync 1T Conversion	6-3	Reserved always reads 0
-	0 Transparentdefault	2	CPU Power Saving
	1 Sync	_	0 Always assert DPWR# default
0	VPX Mode		1 Dynamic gating of DPWR#
U		1	DPWR# Control (active if bit-2=1)
	0 Disable (AGP Mode)default	1	0 Assert DPWR# for both reads & writes default
	1 Enable (VPX Mode)		
			1 Assert DPWR# for reads and APIC writes
Offeat	55 _ CPU Miscellaneous Control (00h) RW	0	
	55 - CPU Miscellaneous Control (00h)RW	0	Reservedalways reads 0
<u>Offset</u> 7-6	Snoop Queue	0	
	Snoop Queue 00 12-level default	0	
	Snoop Queue 00 12-level default 01 13-level		Reservedalways reads 0
	Snoop Queue 00 12-level default 01 13-level 1x 16-level	Offset	Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW
	Snoop Queue 00 12-level default 01 13-level		Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC
7-6	Snoop Queue 00 12-level default 01 13-level 1x 16-level	Offset	Reserved always reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0 default
7-6	Snoop Queue default 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement default 0 Disable default	Offset	Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0default
7-6	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used)	Offset	Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0default 1 Trigger Register
7-6	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch	Offset 7	Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0default 1 Trigger Register
7-6	Snoop Queue 00 12-level	Offset 7	Reservedalways reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0default 1 Trigger Register
7-6 5	Snoop Queue 00 12-level	Offset 7	Reserved always reads 0 58 – Delivery / Trigger Control (00h)
7-6 5 4	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0	Offset 7	Reserved
7-6 5	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy	Offset 7	Reserved always reads 0 58 – Delivery / Trigger Control (00h)
7-6 5 4	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default	Offset 7 6 5	Reserved always reads 0 58 – Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC 0 default 1 Trigger Register 0 default 1 Trigger Mode 0 default
7-6 5 4 3 2	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default 1 Enable	Offset 7	Reserved
7-6 5 4	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default 1 Enable DRDY Early / Late Timing Select	Offset 7 6 5	Reserved
7-6 5 4 3 2	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default 1 Enable DRDY Early / Late Timing Select 0 2T Early default	Offset 7 6 5	Reserved always reads 0 58 - Delivery / Trigger Control (00h) RW
7-6 5 4 3 2	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default 1 Enable DRDY Early / Late Timing Select 0 2T Early default 1 2T Late	Offset 7 6 5	Reserved always reads 0 58 - Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5	Reserved always reads 0 58 - Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC
7-6 5 4 3 2	Snoop Queue 00 12-level default 01 13-level 1x 16-level 4x Clock Timing Enhancement 0 Disable default 1 Enable (should be set if DPWR# pin is used) Fast Command with 8QW Prefetch 0 Disable default 1 Enable Reserved always reads 0 Medium Threshold for Write Policy 0 Disable default 1 Enable DRDY Early / Late Timing Select 0 2T Early default 1 2T Late	Offset 7 6 5 4	Reserved always reads 0 58 - Delivery / Trigger Control (00h)RW Redirection Hint in Register-Triggered APIC
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5	Reserved always reads 0 Standard Standa
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved always reads 0 58 – Delivery / Trigger Control (00h) RW Redirection Hint in Register-Triggered APIC 0 default 1 Trigger Register 0 default 1 Trigger Mode 0 default 1 Delivery Status 0 default 1 Destination Mode 0 default 1 Delivery Mode 000 default 001 default
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved always reads 0 58 – Delivery / Trigger Control (00h) RW Redirection Hint in Register-Triggered APIC 0 default 1 Trigger Register 0 default 1 Delivery Mode 0 default 1 Delivery Mode 0 default 1 Delivery Mode 000 default 001 default 001 default 001 default
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved always reads 0 S8 - Delivery / Trigger Control (00h) RW
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved
7-6 5 4 3 2	Snoop Queue 00 12-level	Offset 7 6 5 4	Reserved always reads 0 58 – Delivery / Trigger Control (00h) RW Redirection Hint in Register-Triggered APIC 0 default 1 Trigger Register 0 default 1 Delivery Mode 0 default 1 Delivery Mode 00 default 1 Delivery Mode 000 default 010 011 100 011 100 011 100 011



7-1 0 Offset 5 7-0	Reserved
7-0	5B – Interrupt Vector (00h)RW Interrupt Vector in D[7:0]default = 00h
Offset :	5C – CPU Miscellaneous Control (00h) RW Reservedalways reads 0
6	Copy / Compare Performance Improvement
5	0 Disable default 1 Enable CPU Bus Ownership
	0 Disable default 1 Enable
4	Patch D11 in APIC Logic Mode 0 Disabledefault 1 Enable
3	Redirection Hint Information Obtained From O Address Field
2	Destination Mode Information Obtained From O Address Field
1	APIC Cluster Mode Support 0 Disabledefault 1 Enable
0	Reservedalways reads 0
Offset 5	5D – Write Policy (00h) RW
7-4 3-0	Write Request Limit default = 0h Write Request Base default = 0h
Official	•
	5E – Bandwidth Timer (00h) RW Host CPU Bandwidth Timer default = 0h
7-4 3-0	DRAM Bandwidth Timer default = 0h

Offset 5	5F – CPU Miscellaneous Control (00h)RW
7	Same Bank But Different Sub-Bank Considered
	Off-Page
	0 Disable default
	1 Enable (reduces post-write burst length and
	may increase performance)
6	Back-to-Back Fast Read, Burst CPU-to-AGP
	Read and Burst CPU-to-Memory Read
	0 Disable default
	1 Enable
5	Machine Error Output
	0 Disable default
	1 Enable
4	Bus Initialization Output
	0 Disable default
	1 Enable
3	Reserved (Do Not Program) default = 0
2	Host CPU Bandwidth Limited
	0 Disable default
	1 Enable
1	DRAM Bandwidth Limited
	0 Disable default
	1 Enable
0	Improve CPU Access DRAM Read After Write
	0 Disable default
	1 Enable



Offset (60 – DRDY L Timing Control 1 (00h)	RW
7-6	Phase 4 L Wait States	\dots default = 00b
5-4	Phase 3 L Wait States	\dots default = 00b
3-2	Phase 2 L Wait States	\dots default = 00b
1-0	Phase 1 L Wait States	$default = 00b$
Offset	61 – DRDY L Timing Control 2 (00h)	RW
7-6	Phase 8 L Wait States	\dots default = 00b
5-4	Phase 7 L Wait States	\dots default = 00b
3-2	Phase 6 L Wait States	\dots default = 00b
1-0	Phase 5 L Wait States	\dots default = 00b
Offset	62 – DRDY L Timing Control 3 (00h)	RW
7-4	Reserved	
3-2	Phase 10 L Wait States	$default = 00b$
1-0	Phase 9 L Wait States	\dots default = 00b
Offset	63 – DRDY Q Timing Control 1 (00h)	RW
7-6	Phase 4 Q Wait States	\dots default = 00b
5-4	Phase 3 Q Wait States	\dots default = 00b
3-2	Phase 2 Q Wait States	\dots default = 00b
1-0	Phase 1 Q Wait States	\dots default = 00b
Offset	64 – DRDY Q Timing Control 2 (00h)	RW
7-6	Phase 8 Q Wait States	\dots default = 00b
5-4	Phase 7 Q Wait States	\dots default = 00b
3-2	Phase 6 Q Wait States	\dots default = 00b
1-0	Phase 5 Q Wait States	\dots default = 00b
Offset	65 – DRDY Q Timing Control 3 (00h)	RW
7-4		
3-2	Phase 10 Q Wait States	
1-0	Phase 9 O Wait States	

Offset (66 - Burst DRDY Timing Control	1 (00h)RW
7	Burst DRDY Wait State #8	
6	Burst DRDY Wait State #7	
5	Burst DRDY Wait State #6	
4	Burst DRDY Wait State #5	
3	Burst DRDY Wait State #4	
2	Burst DRDY Wait State #3	
1	Burst DRDY Wait State #2	
0	Burst DRDY Wait State #1	
	0 0 ws DRDY Burst	default
	1 1 ws DRDY Burst	
Off.	CT D ADDOVED C A L	3 (00L) DW
	67 – Burst DRDY Timing Control	
7-6	110001 704	always reads 0
5-4	Builde Bills I Wall State 110 5	
	0 Disable	default
• •	1 Enable	
3-0	Reserved	always reads 0
0664	(0 I D.: CDU ID #0 (0)	OL) DO
	68 – Lowest Priority CPU ID #0 (0)	
Offset (<u> 69 – Lowest Priority CPU ID #1 (0</u>	<u>0h)RO</u>
Offset (<u> 6A – Lowest Priority CPU ID #2 (0</u>	0h)RO
Offset (6B – Lowest Priority CPU ID #3 (0	0h)RO
	6C – Lowest Priority CPU ID #4 (0	
	6D – Lowest Priority CPU ID #5 (0	
Offset (<u> 6E – Lowest Priority CPU ID #6 (0</u>	<u>0h)RO</u>
Offset (6F – Lowest Priority CPU ID #7 (0	<u>0h)RO</u>



Host CPU AGTL+ I/O Control

Offset	70 – Host Address (2x) Pullup DriveRW	Offset '	75 – AGTL+ I/O Control (00h)RW
7	Reservedalways reads 0	7	AGTL+ 4x Input Increase Delay to Filter Noise
6-4	Strobe Pullup Drive (HADSTB#)default = 0		0 Disable default
3	Reservedalways reads 0		1 Enable
2-0	Address Pullup Drive (HA,HREQ#)default = 0	6	AGTL+ 2x Input Increase Delay to Filter Noise
O.C 4	71 H A. J (2-) D. H. J		0 Disable default
	71 – Host Address (2x) Pulldown DriveRW		1 Enable
7	Reserved always reads 0	5	AGTL+ Slew Rate Control
6-4	Strobe Pulldown Drive (HADSTB#) default = 0		0 Disable default
3	Reserved always reads 0		1 Enable
2-0	Address Pulldown Drive (HA,HREQ#) default = 0	4	Increase Delay for First HD Strobe
Offset	72 – Host Data (4x) Pullup DriveRW		0 Disable
7	Reserved always reads 0	•	1 Enable
6-4	Strobe Pullup Drive (HDSTBP/N#) default = 0	3	Input Pullup
3	Reservedalways reads 0		0 Disable default
2-0	Data Pullup Drive (HD,HDBI#) default = 0	•	1 Enable
2-0	Data I unup Diive (IID,IIDDI#)uciaun 0	2	AGTL+ Strobe Internal Termination Pullups
Offset	73 – Host Data (4x) Pulldown DriveRW		0 Disable default 1 Enable
7	Reserved always reads 0	1	
6-4	Strobe Pulldown Drive (HDSTBP/N#) default = 0	1	AGTL+ Data Internal Termination Pullups 0 Disabledefault
3	Reserved always reads 0		1 Enable
2-0	Data Pulldown Drive (HD,HDBI#) default = 0	0	AGTL+ Dynamic Compensation
Matai		U	0 Disabledefault
Note:	Refer to the PN800 BIOS Porting Guide for		1 Enable
	recommended settings for these bits for typical system		1 Endoic
	configurations.	Offset '	76 – AGTL+ Comp Status (00h)RW
Offset	74 – Output Delay / Stagger ControlRW	7	Select AutoCompensation Drive
7-6	Data / Strobe Relative Delay		0 Disable default
, 0	00 Data delay = strobe delay + 150 psec default		1 Enable (RxD8-DB set automatically on-chip
	01 Data delay = strobe delay		based on auto compensation results)
	10 Data delay = strobe delay -150 psec	6-4	AGTL+ Compensation Result default = x
	11 Data delay = strobe delay -300 psec	3	AGTL+ POS Function
5	HD[63:48, 31:16], HDBI[3,1]# Output Stagger		0 Inputs always powered default
	0 No delay default		1 Inputs powered down when not in input mode
	1 1 nsec delay	2	Auto Configure Set from VD6 Strap
4	HA[31:17] Output Stagger		0 Disable (strap pulled low)
	0 No delay default		1 Enable (strap pulled high). AGTL+ Drive
	1 1 nsec delay		settings and other chip configuration settings
3-2	HDSTBP# / HDSTBN# Output Extra Delay		are stored in ROM, transferred from the South
	00 No delay default		Bridge (via the V-Link bus), and loaded into
	01 150 psec delay		the PN800 automatically after system reset.
	10 300 psec delay		Refer to the PN800 BIOS Porting Guide for
	11 450 psec delay		layout of the AutoConfigure settings in ROM
1-0	HADSTB# Output Extra Delay	4	and for recommended bit settings.
	00 No delay default	1	DBI (Dynamic Bus Inversion) Function
	01 150 psec delay		0 Enable default
	10 300 psec delay		1 Disable (DBI always high) including DBI Double-check
	11 450 psec delay	Λ	DBI Function Method
		0	
			4 0 1 1 1 0 0 0 1 1
			1 Calculated by GTL Pulldown



Offset '	77 – A	GTL+ Auto Comp Offset (00h)RW
7-4	AGT	L+ Drive Offset to Comp Result for 2x Pad
		default = 0
3-0	AGT	L+ Drive Offset to Comp Result for 4x Pad
		default = 0
Offset '	78 – H	ost CPU FSB CKG Control (00h)RW
7-6		Fime Duty Cycle Control – P6IF S-Port
	00	Default timing default
	01	Lag 100 psec
	10	Lag 200 psec
	11	Lag 300 psec
5-4	Rise '	Time Duty Cycle Control – P6IF S-Port
	00	Default timing default
		Lag 100 psec
		Lag 200 psec
		Lag 300 psec
3-2		Гime Duty Cycle Control – P6IF
		Default timing default
	01	Lag 100 psec
	10	Lag 200 psec
	11	Lag 300 psec
1-0	Rise '	Time Duty Cycle Control – P6IF
	00	8
		Lag 100 psec
		Lag 200 psec
	11	Lag 300 psec



Device 0 Function 3 Registers – DRAM

Device	0 Function 3 Header Registers	Offset '	7-6 – Status (0200h)RWC
		15	Detected Parity Error
	isters are located in PCI configuration space. They	13	0 No parity error detected default
	be programmed using PCI configuration mechanism 1		1 Error detected in either address or data phase.
	CF8 / CFC with bus number and device number equal		This bit is set even if error response is disabled
to zero a	and function number equal to 3.		(command register bit-6)write one to clear
		14	Signaled Sys Err (SERR# Asserted) . always reads 0
Offset 1	<u>-0 - Vendor ID (1106h)RO</u>	13	Signaled Master Abort
15-0	ID Code (reads 1106h to identify VIA Technologies)	13	0 No abort received
0.00			1 Transaction aborted by master . write 1 to clear
	3-2 - Device ID (3259h)RO	12	Received Target Abort
15-0	ID Code (reads 3259h to identify PN800 NB virtual	12	0 No abort received default
	device function 3)		
0.00	L4 C 1(000Cl)	11	
	5-4 –Command (0006h) RW	11	Signaled Target Abort and always reads 0
15-10	Reserved always reads 0	10.0	0 Target Abort never signaled
9	Fast Back-to-Back Cycle EnableRO	10-9	.
	0 Fast back-to-back transactions only allowed to		00 Fast
	the same agent default		01 Mediumalways reads 01
	1 Fast back-to-back transactions allowed to		10 Slow
	different agents		11 Reserved
8	SERR# Enable RO	8	Data Parity Error Detected
	0 SERR# driver disabled default		0 No data parity error detected default
	1 SERR# driver enabled		1 Error detected in data phase. Set only if error
7	Address / Data SteppingRO		response enabled via command bit- $6 = 1$ and
	0 Device never does stepping default		the North Bridge was initiator of the operation
	1 Device always does stepping		in which the error occurredwrite one to clear
6	Parity Error Response RW	7	Fast Back-to-Back Capablealways reads 0
ŭ	0 Ignore parity errors & continue default	6	User Definable Featuresalways reads 0
	1 Take normal action on detected parity errors	5	66MHz Capablealways reads 0
5	VGA Palette SnoopRO	4	Supports New Capability listalways reads 0
3	0 Treat palette accesses normally default	3-0	Reservedalways reads 0
	Don't respond to palette accesses on PCI bus		
4	Memory Write and Invalidate CommandRO		8 - Revision ID (0nh)RO
•	0 Bus masters must use Mem Write default	10-0	Chip Revision Codealways reads 0nh
	Bus masters may generate Mem Write & Inval		
3	Special Cycle MonitoringRO	Offset 9	9 - Programming Interface (00h)RO
3	0 Does not monitor special cycles default		Interface Identifieralways reads 00h
	1 Monitors special cycles		A - Sub Class Code (00h)RO
2	PCI Bus MasterRO		
Z		7-0	Sub Class Code reads 00 to indicate Host Bridge
		Offset 1	B - Base Class Code (06h)RO
4	1 Can behave as a bus master default	7-0	Base Class Code reads 06 to indicate Bridge Device
1	Memory SpaceRO		C
	O Does not respond to memory space	Offset 2	2D-2C – Subsystem Vendor ID (0000h) W1 / RO
	1 Responds to memory spacedefault		Subsystem Vendor IDdefault = 0
0	I/O Space RO		gister may be written once and is then read only.
	O Does not respond to I/O spacedefault	•	
	1 Responds to I/O space		2F-2E – Subsystem ID (0000h)
			Subsystem ID default = 0
		This reg	gister may be written once and is then read only.
		Offset 3	37-34 - Capability Pointer (CAPPTR)RO
		<u> </u>	and a Coast Coast Standard of any Commetical and an

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h



Device 0 Function 3 Device-Specific Registers

These registers are normally programmed once at system initialization time.

DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies PN800 BIOS porting guide for details).

Table 8. System Memory Map

Space	e Start	<u>Size</u>	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB		00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	000Fxxxx alias

Offset 40-47 - DRAM Row Ending Address:

Offset 40 – Bank 0 Ending (HA[32:25]) (01h)
Offset 41 - Bank 1 Ending (HA[32:25]) (01h) RW
Offset 42 - Bank 2 Ending (HA[32:25]) (01h) RW
Offset 43 – Bank 3 Ending (HA[32:25]) (01h) RW
Offset 44 - Bank 4 Ending (HA[32:25]) (01h) RW
Offset 45 – Bank 5 Ending (HA[32:25]) (01h) RW
Offset 46 – Bank 6 Ending (HA[32:25]) (01h) RW
Offset 47 – Bank 7 Ending (HA[32:25]) (01h)
D.C. (d. DIOC.D. () C. (1. DIOC.D. ()

Note: Refer to the BIOS Porting Guide or BIOS Porting Update Note for detailed programming information.

Offset 4	48 - DRAM DIMM #0 Control (00h)	RW
7	Rank 1 Enable	$default = 0$
6	Rank 0 Enable	$default = 0$
5	Rank 1 Is Above 4GB	$default = 0$
4	Rank 0 Is Above 4GB	
3-0	MA Setting (see Table 9 below)	$default = 0$
Offset 4	49 - DRAM DIMM #1 Control (00h)	RW
7	Rank 3 Enable	$default = 0$
6	Rank 2 Enable	
5	Rank 3 Is Above 4GB	
4	Rank 2 Is Above 4GB	
3-0	MA Setting (see Table 9 below)	$default = 0$
Offset 4	4A - DRAM DIMM #2 Control (00h)	RW
Offset 4	4A - DRAM DIMM #2 Control (00h) Rank 5 Enable	
		$default = 0$
7	Rank 5 Enable	\dots default = 0 \dots default = 0
7 6	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0
7 6 5	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0	Rank 5 Enable Rank 4 Enable Rank 5 Is Above 4GB Rank 4 Is Above 4GB MA Setting (see Table 9 below)	default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0 Offset	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0 Offset 4	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0
7 6 5 4 3-0 Offset 4 7 6	Rank 5 Enable	default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0 default = 0

Table 9. DIMM MA Setting

Columns	<u>12 Rows</u>	13 Rows	14 Rows
8	0000 32 MB/Rank	_	_
9	0001 64 MB/Rank	0100 128 MB/Rank	_
10	0010 128 MB/Rank	0101 256 MB/Rank	1000 512 MB/Rank
11	0011 256 MB/Rank	0110 512 MB/Rank	1001 1 GB/Rank
12	_	0111 1 GB/Rank	1010 2 GB/Rank



Offset 5	51-50 - DRAM	MA Map Type (2222h)RW	Offset	52 - DRAM Rank End Address Bit-33 (00h)RW
15-13	Bank 5/4 MA	Map Type (see Table 10 below)	7-1	Reserved always reads 0
12		Command Rate	0	Rank End Address Bit-33 default = 0
	0 2T Con	nmanddefault	0.00	52 DD414 D 1 D 1 4 11 D1 22 (001) DW
	1 1T Cor	mmand		53 - DRAM Rank Begin Address Bit-33 (00h)RW
11-9	Bank 7/6 MA	Map Type (see Table 10 below)	7-1	Reserved always reads 0
8		Command Rate	0	Rank Begin Address Bit-33default = 0
	0 2T Cor	nmanddefault		
	1 1T Cor			
7-5		Map Type (see Table 10 below)	Offset	54 - DRAM Controller Internal Options (00h)RW
4		Command Rate	7-5	Reservedalways reads 0
		nmanddefault	4	Read-Modify-Write Option
2.1	1 1T Cor		•	0 Disable default
3-1		Map Type (see Table 10 below)		1 Enable
0		Command Rate	3	Apply Same-Channel Constraints on Different
	0 2T Cor 1 1T Cor	nmanddefault	•	Channels
	1 11 Cor	nmand		0 Disable default
	Table 10	MA Man Tuna Engadina		1 Enable
	rabie 10.	MA Map Type Encoding	2	Two S-Command Buses Are Exclusive & Cannot
000	_	-reserved		Operate Simultaneously
001	64/128Mb	8 / 9-bit Column Address default		0 Disable default
010	64/128Mb	9 / 10-bit Column Address		1 Enable
011	64/128Mb	10 / 11-bit Column Address	1-0	Reserved always reads 0
100	<u>1Gb</u>	10 / 11 / 12-bit Column Address		
101	256/512Mb	8-bit Column Address		
110	256/512Mb	9-bit Column Address		
111	256/512Mb	10 / 11 / 12-bit Column Address		



Offset 5	55 - DRAM Timing for All Banks I (00h)RW
7-5	Reserved always reads 0
4-3	DQSA[7:4] Input Capture Range for Channel A
	Fine Tuning (Extra Bit for Function 3 Rx7A[4:0])
	00 default
	01
	10
	11
2	DIMM Combinations for 128-Bit
	0 Only Support DIMM0, 2/DIMM1, 3 as 128-bit
	DRAMdefault
	1 Support DIMM0, 3/DIMM1, 2 as 128-bit
	DRAM
1-0	DRAM Rank Decode Address Configuration
	00 default
	01
	10
	11
Offset 5	56 - DRAM Timing for All Banks II (65h) RW
7-6	Active Command to Precharge Command Period
	$00 T_{RAS} = 6T$
	$O1 T_{RAS} = 7T$
	$10 T_{RAS} = 8T$
	$11 T_{RAS} = 9T$
5-4	CAS Latency
	00 1.5T
	01 2T
	10 2.5Tdefault
	11 3T
3-2	ACTIVE to CMD
	00 Trcd = 2T
	01 TRCD = 3Tdefault
	10 TRCD = 4T
1.0	11 $T_{RCD} = 5T$
1-0	Precharge Command to Active Command Period
	00 TRP = 2T 01 TRP = 3Tdefault
	10 $T_{RP} = 4T$
	10 TRP = 4T $11 TRP = 5T$
	11 1Kr J1

7-6	Reser	rved		always reads (
				aiways icaus (
5		$e(0) \rightarrow Ac$	` '	1.0.1
				defaul
	1	$T_{RRD} = 37$	ľ	
4	Write	e Recovery	Time	
	0	2T		defaul
	1	3T		
3	Twi	1		
	0	$T_{WTR} = 17$	Γ	default
	1	$T_{WTR} = 27$	Γ	
2	Incre	ase Trfc F	or 1 Gbit	DRAMs
	0	Disable		default
	1	Enable		
1-0	TRFC	(Refresh-t	o-Active o	r Refresh-to-Refresh)
		Bit-2=0	Bit-2=1	•
	00	12T	21T	
	01	13T	22T	default
	10	14T	23T	
	11	15T	24T	



Offset	60 – DRAM Control (00h) RW	Offset	68 - DRAM DDR Control (00h)RW
7	0WS Back-to-Back Write to Different DDR Bank	7	DRAM Access Timing
	0 Disabledefault		0 2T default
	1 Enable	_	1 3T
6	Fast Read to Read Turnaround	6	Non-Burst Write-to-Write Can Be Closer in Non-
	0 Disabledefault		DQM Mode
	1 Enable (DQS postamble overlap with		0 Disable
_	preamble)	_	
5	Fast Read to Write Turnaround	5	Zero Delay DRAM Channel Switching for Read Cycles
	0 Disabledefault		0 Disable default
4	1 Enable Fast Write to Read Turnaround		1 Enable
4	0 Disabledefault	4	Zero Delay DRAM Channel Switching for Write
	1 Enable	•	Cycles
3-0	Reservedalways reads 0		0 Disable default
3-0	Reservedarways reads 0		1 Enable
		3-0	DRAM Operating Frequency
Offerst	(5 DDAM Aukitustian Timon (00k)		CPU / DRAM
	65 - DRAM Arbitration Timer (00h)RW		0000 133 / 133 (DDR-266) default
7-4	AGP Timer (units of 4 DRAM clocks) default = 0		166 / 166 (DDR-333)
3-0	CPU Timer (units of 4 DRAM clocks) default = 0		200 / 200 (DDR-400)
Offset	66 - DRAM Arbitration Control (00h)RW		266 / 133 (DDR-266)
7	DRAM Controller Queue Greater Than 2		0001 100 / 133 (DDR-266)
	0 Disabledefault		133 / 166 (DDR-333)
	1 Enable		166 / 200 (DDR-400)
6	DRAM Controller Queue Not Equal To 4		
	0 Disabledefault		0101 100 / 166 (DDR-333)
	1 Enable		133 / 200 (DDR-400)
5-4	Arbitration Parking Policy		1001 100 / 200 (DDR-400)
	00 Park at last bus ownerdefault		` '
	01 Park at CPU		0010 166 / 133 (DDR-266)
	10 Park at AGP		200 / 166 (DDR-333)
2.0	11 -reserved-		266 / 200 (DDR-400)
3-0	AGP / CPU Priority (units of 4 DRAM clocks)		0110 200 / 133 (DDR-266)
			266 / 166 (DDR-333)
Offerst	(7 DDAM DOC/CDD MD Dood Dalon (00k) DW		1010 266 / 133 (DDR-266)
7-6	67 – DRAM DQS/SDR, MD Read Delay (00h) RW DIMM3 Command/Address Select (on Channel B)		,
7-6 5-4	DIMM2 Command/Address Select (on Channel B)		All other combinations are reserved.
3-4	DIMM1 Command/Address Select (on Channel A)		
3-2 1-0	DIMM0 Command/Address Select (on Channel A)		
1-0	00 SCMD / MA Bus A		
	00 SCMD/MA Dus A		

01 SCMD / MA Bus B

1x -reserved-

-63-



Offset	69 – Dl	RAM Page Policy Control (00h)RW
7-6	Bank	Interleave
	00	No Interleave default
	01	2-way
	10	4-way
	11	Reserved
	For 1	6Mb DRAMs bank interleave is always 2-way
5	Rese	rvedalways reads 0
4	Auto	-Precharge for TLB Read or CPU Write-
	Back	
	0	
	1	Enable
3		M 8K Page Enable
	0	Disabledefault
	1	Enable
2		M 4K Page Enable
	0	Disabledefault
_	1	Enable
1	_	Kept Active When Crossing Banks
	0	Disabledefault
•	1	Enable
0		iple Page Mode
	0 1	Disable default Enable
	1	Епаріе
Offset (6A - R	efresh Counter (00h)RW
7-0	Refre	esh Counter (in units of 16 DRAM clocks)
	00	DRAM Refresh Disabled default
	01	32 DRAM clocks
	02	48 DRAM clocks
	03	64 DRAM clocks
	04	80 DRAM clocks
	05	96 DRAM clocks
	•••	

The programmed value is the desired number of 16-DRAM clock units minus one.

Offset	B - DRAM Arbitration Control (10h)	RW
7	DQS Input DLL Adjust	
	0 Disable	. default
	1 Enable	
6	DQS Output DLL Adjust	
	0 Disable	. default
	1 Enable	
5	Burst Refresh	
	0 Disable	. default
	1 Enable	
4	Reserved (Do Not Program)def	ault = 1
3	HA14 / HA22 Swap	
	0 Normal	. default
	1 Swap to improve performance	
2-0	SDRAM Operation Mode Select	
	000 Normal SDRAM Mode	. default
	001 NOP Command Enable	
	010 All-Banks-Precharge Command Enable	3
	(CPU-to-DRAM cycles are converted	
	to All-Banks-Precharge commands).	
	011 MSR to Low DIMM	
	100 CBR Cycle Enable (if this code is s	
	CAS-before-RAS refresh is used; if	it is not
	selected, RAS-Only refresh is used)	
	101 MSR to High DIMM	
	11x Reserved	



Offset (<u> 6C – DRAM Clock Control (00h)</u>	RW
7-5	Reserved	always reads 0
4	DQM Removal (Always Perform	4-Burst R/W)
	0 Disable	default
	1 Enable	
3-1	Reserved (Do Not Program)	\dots default = 0
0	DIMM Type	
	0 Unbuffered	default
	1 Registered	

6E – DRAM Control (00h)RW
Reservedalways reads 0
DRAM Scrubber
0 Disable default
1 Enable
DRAM Scrubber Redirect
0 Disable default
1 Enable
Reserved always reads 0
For Double-Sided DIMMs, Interleave Using
Address Bit-15
0 Disable default
1 Enable
Select Address Bit 19 Instead of 14 as Sub-Bank
Address
0 Disable default
1 Enable
Select Address Bit 18 Instead of 13 as Sub-Bank
Address
0 Disable default
1 Enable

Note: Refer to the PN800 BIOS Porting Guide for SDRAM configuration algorithms and recommended settings for these bits for typical memory system configurations.



Offset '	70 – DRAM DDR Control 1 (00h)RW
7-0	Channel A DQS Output Delay
	00h default
0.00	FFh
	71 – DRAM DDR Control 2 (00h) RW
7-0	Channel A MD Output Delay 00h default
	00hdefault
Offset '	72 – DRAM DDR Control 3 (00h)RW
7-0	Channel B DQS Output Delay
7-0	00h default
	FFh
Offset '	73 – DRAM DDR Control 4 (00h) RW
7-0	Channel B MD Output Delay
	00h default
	FFh
Offset '	74 – DRAM DQS Input Delay (00h) RW
7	DQS Input Delay Setting
•	0 Autodefault
	1 Manual
6	Reserved always reads 0
5-0	DQS Input Delay
	(if bit-7 = 0, reads DLL calibration result) 00hdefault
	FFh
Official	7(DDAM Faulty Clash Calast (00k) DW
	76 – DRAM Early Clock Select (00h)
7 6	Early Clock Select - Scmd/MA Bit-2 (see bits 3-2) Early Clock Select - CS, CKE Bit-2 (see bits 1-0)
5-4	Reserved (Do Not Program)default = 0
3-2	Early Clock Select - Scmd/MA Bits 1-0 (see bit-7)
	000 default
	001
	010 011
	100
	101
	110
	111
1-0	Early Clock Select - CS, CKE Bits 1-0 (see bit-6)
	000default 001
	010
	011
	100
	101
	110
	111

Offset '	78 – DRAM Timing Control (13h)	RW
7-6	Reserved (Do Not Program)	default = 0
5-4	Write MD / DQS / CAS Timing Rai	
	00	J
	01	default
	10	
	11	
3-0	Reserved (Do Not Program)	$default = 0$
Offset 79 – DRAM DQS Output Control (01h)RW		
7-4	Reserved	always reads 0
3	DQS / MD Output Enable Gated w	
	Enable	
	0 Disable	default
	1 Enable	
2	DQS Output Long Postamble	
	0 Disable	default
	1 Enable	
1	DQS Output Long Preamble 2	
	0 Disable	default
	1 Enable	
0	DQS Output Long Preamble	
	0 Disable	
	1 Enable	default



<u>Offset '</u> 7-6	7A – DRAM DQS Capture Ctrl Chan A (44h) RW MD Input Internal Timing Control 00 01 10 default	Offset 7C – DIMM #0 DQS Input Delay Offset (00h)RW Values are programmed as two's-complement 7-5 Rank 1 DQS Input 2 nd -Order Delay Offset 000 default
5 4-0	Process DQS Input as in QBM Mode O Disable	111 4-0 Rank 0 DQS Input Delay Offset 00000
	00000 00001 00010 00011 00100	Offset 7D – DIMM #1 DQS Input Delay Offset (00h)RW Values are programmed as two's-complement 7-5 Rank 3 DQS Input 2 nd -Order Delay Offset 000 default 111 4-0 Rank 2 DQS Input Delay Offset 00000 default
Offset 7-5 4-0	7B – DRAM DQS Capture Ctrl Chan B (04h) RW Reserved (Do Not Program)	Offset 7E – DIMM #2 DOS Input Delay Offset (00h)RW Values are programmed as two's-complement 7-5 Rank 5 DQS Input 2 nd -Order Delay Offset 000 default 111 4-0 Rank 4 DQS Input Delay Offset 00000 default 11111
		Offset 7F – DIMM #3 DQS Input Delay Offset (00h)RW Values are programmed as two's-complement 7-5 Rank 7 DQS Input 2 nd -Order Delay Offset 000

.....default

Rank 6 DQS Input Delay Offset

00000

11111



Table 11. 1x Bandwidth (64-Bit DDR) Memory Address Mapping Table

MA:	<u>15</u>	14	13	12	11	10	9	8	<u>7</u>	<u>6</u>	<u>5</u>	4	3	2	1	0	
64/128Mb																	x32 (14,8)
2K page	28	14	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x16 (14,8)
001	31	28	27	14	13	PC	26	25	10	9	8	7	6	5	4	3	x8 (14,9)
4K page	28	14	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x16 (14,9)
010	31	28	27	14	13	PC	26	11	10	9	8	7	6	5	4	3	x4 (14,10)
8K page	28	14	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x8 (14,10)
011	31	28	27	14	13	PC	12	11	10	9	8	7	6	5	4	3	x4 (14,11)
256/512Mb																	
2K page	28	25	24	14	13	12	11	23	22	21	20	19	18	17	16	15	x32 (15,8)
101	31	29	28	14	13	PC	27	26	10	9	8	7	6	5	4	3	
4K page	28	26	25	14	13	12	24	23	22	21	20	19	18	17	16	15	x32 (15,9)
110	31	29	28	14	13	PC	27	11	10	9	8	7	6	5	4	3	x16 (15,9)
8K page	28	27	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x16 (15,10)
111	31	29	28	14	13	PC	12	11	10	9	8	7	6	5	4	3	x8 (15,10)
																	x8 (15,11)
																	x4 (15,11)
																	x4 (15,12)
<u>1Gb</u>																	
8K page	28	27	26	14	13	25	24	23	22	21	20	19	18	17	16	15	x16 (16,10)
100	31	30	29	14	13	PC	12	11	10	9	8	7	6	5	4	3	x8 (16,11)
																	x4 (16,12)



ROM Shadow Control

10				82 – F-ROM Shadow /Memory Hole / SMI Control
1	7-6			
10			ault 7-6	Reservedalways reads 0
11 Read/write enable 01 Write enable 10 Read enable 11 Read/write enable 11 Read/write enable 11 Read/write enable 12 Read enable 12 Read enable 13 Read enable 14 Read/write enable 15 Read enable 16 Read enable 17 Read/write enable 18 Read enable 18 Read enable 19 Read enable 10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write enable 16 Read enable 17 Read/write enable 18 Read/write enable 19 Read enable 10 Rea			5-4	F0000h-FFFFFh
1				00 Read/write disabledefault
00				01 Write enable
10	5-4			10 Read enable
10		00 Read/write disabledef	ault	11 Read/write enable
10 Read enable 00 None		01 Write enable	3-2	Memory Hole
3-2 C4000h-C7FFFh		10 Read enable		00 None default
1		11 Read/write enable		01 512K-640K
1	3-2			10 15M-16M (1M)
1		00 Read/write disabledef	ault	
10		01 Write enable	1	· /
1-0 C0000h-C3FFFh		10 Read enable	0	
O		11 Read/write enable		*
10	1-0	C0000h-C3FFFh		SMI Mapping Control:
1-0		00 Read/write disable def	ault	Bits SMM Non-SMM
10		01 Write enable		
11 Read/write enable 01 DRAM	10 Read enable			
December December		11 Read/write enable		
Dram Dram Dram Dram Dram Dram Dram Dram	0.00	04 P. P. O. (1 (001)	D. W. T.	
Offset 82 – E-ROM Shadow Control (00h)			<u>RW</u>	
Offset 82 - E-ROM Shadow Control (00h)	7-6			
7-6 EC000h-EFFFFh 11 Read/write enable 5-4 D8000h-DBFFFh 00 Read/write disable			ault Offset	82 – E-ROM Shadow Control (00h)RW
10 Read enable 00 Read/write disable 01 Write enable 10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write disable 16 Read/write enable 17 Read/write enable 18 Read/write disable 19 Read enable 10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write enable 16 Read/write enable 17 Read/write enable 18 Read/write enable 19 Read/write enable 10 Read/write ena		· - · · ·	·	
5-4 D8000h-DBFFFh			7-0	
10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15-4 E8000h-EBFFh 00 Read/write disable 01 Write enable 10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write enable 16 Read enable 17 Read/write enable 18 Read/write enable 19 Read/write enable 10 Read enable 11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write enable 16 Read/write enable 17 Read/write enable 18 Read/write enable 19 Read/write enable 10 Read/write enable				
11 Read/write enable 12 Read/write enable 13 Read/write enable 14 Read/write enable 15 Read/write enable 16 Read/write enable 17 Read/write enable 18 Read/write enable 19 Read/write enable 10 Read enable 10 Read enable 10 Read enable 10 Read enable 10 Read/write enable	5-4		· •	
10 Read enable 11 Read/write enable 12 Read/write disable 13-2 D4000h-D7FFFh 00 Read/write disable 10 Read enable 10 Read/write enable			ault	
11 Read/write enable 3-2 D4000h-D7FFFh 00 Read/write disable			5_4	
3-2 D4000h-D7FFFh 00 Read/write enable 01 Write enable 10 Read enable 10 Read enable 10 Read enable 3-2 E4000h-E7FFFh			3-4	
00 Read/write disable default 10 Read enable 11 Read/write enable 10 Read enable 21 Read/write enable 3-2 E4000h-E7FFh				
01 Write enable 10 Read/write enable 3-2 E4000h-E7FFh	3-2			
10 Read enable 3-2 E4000h-E7FFFh			ault	
TV NEAU EHADIE			3.2	
00 Pand/write disable			3-2	00 Read/write disable
11 Read/write chapte				
1-0 D0000II-D3FFFII	1-0			
11 Dood/write anable			ault	
VI WITE CHADIC			1 0	
10 Read chapte			1-0	00 Read/write disabledefault
11 Neau/Wille Chaule		11 Read/write enable		
III Winto anabla				
01 Write enable				
01 Write enable 10 Read enable 11 Read/write enable				11 Read/write enable



DRAM Above 4G Control

Offset 8	84 – Lo	w Top	Address Low (00h) RW
7-4	Low	Top Ad	dress Lowdefault = 0
3-0	DRA	M Grar	nularity
	0	16M	Total DRAM less than 4G default
	1	32M	Total DRAM less than 8G
	2	64M	Total DRAM less than 16G
	3	128M	Total DRAM less than 32G
	4	256M	Total DRAM less than 64G
	5-7	-reserv	red-
Offset 8	85 – Lo	w Top	Address High (FFh)RW

7-0 Low Top Address High...... default = FFh

Offset 8	6 - SMM / APIC Decoding (01h)RW
7-6	Reserved always reads 0
5	APIC Lowest Interrupt Arbitration
	0 Disable default
	1 Enable
4	I/O APIC Decoding
	0 FECxxxxx accesses go to PCI default
	1 FEC00000 to FEC7FFFF accesses go to PCI
	FEC80000 to FECFFFFF accesses go to AGP
3	MSI (Processor Message) Support
	0 Disable (master access to FEExxxxx will go to
	PCI)default
	1 Enable (master access to FEExxxxx will be
	passed to host side to do snoop)
2	Top SMM
	0 Disable default
	1 Enable
1	Reserved always reads 0
0	Compatible SMM
	0 Disable
	1 Enabledefault



UMA Control

Oliset A	AU - CI U Direct Access FD Dase Audress (VVIII) KW
7-1	CPU Direct Access FB Address [27:21] def = 0
0	CPU Direct Access FB
	0 Disabledefault
	1 Enable
Offset A	A1 – CPU Direct Access FB Size (00h)RW
7	VGA
	0 Disabledefault
	1 Enable
6-4	CPU Direct Access FB Size
	000 Nonedefault
	001 2MB†
	010 4MB†
	011 8MB†
	100 16MB
	101 32 MB
	110 64 MB
	111 -reserved-
	†Microsoft WHQL DCT certification requires the
	frame buffer size to be a minimum of 16MB.
	Smaller frame buffer sizes are supported for non-
	Windows applications to reserve more available
	memory for the system.
3-0	CPU Direct Access FB Address [31:28] def = 0
	. ,
Offset A	A2 – VGA Timer 1 (00h)RW
7-4	VGA High Priority Timer def = 0
3-0	VGA Timer def = 0
5-0	(programmed in units of 16 dot clocks)
	(programmed in units of 10 dot clocks)
Offset A	A3 – VGA Timer 2 (00h)RW
7-4	Times to Fromote Grapines From July
	(programmed in units of 16 dot clocks)
3-2	Reserved always reads 0
1-0	Reserved (Do Not Program) default = 0

Offset .	A4 – Graphics Miscellaneous Con	trol (00h)RW
7-4	Reserved	always reads (
3	AGP DIO (Pad) Clock	·
	0 Disable	defaul
	1 Enable	
2	Graphics Data Delay to Sync wit	th Clock
	0 No sync	defaul
	1 Sync with clock	
1-0	Graphics DISPCLK Delay Cont	rol
	00	defaul
	01	
	10	
	11	



GMINT Control

Offset 1	BU – GMIINT Control I (UUN) RW
7-4	Reserved always reads 0
3	Bank Select Control
	0 Select bank per bits 2-0default
	1 Select original bank
2-0	Frame Buffer Bank
Offset l	B1 – GMINT Control 2 (00h) RW
7-4	Current High Channel Granted (Normal Priority)
	and Request Pending Low Request Just Arrived
	$\dots def = 0$
3-0	Current Low Channel Granted and Request
	Pending High Request Just Arrived $def = 0$
Offset l	32 – GMINT Control 3 (00h) RW
7-4	Lot Counter for High Channel to Extend
	Arbitration Slot to High Requests def = 0
3-0	Lot Counter for Low Channel to Extend
	Arbitration Slot to Low Requests def = 0
Offset 1	B3 – GMINT Control 4 (00h) RW
7	Reserved always reads 0
6-4	GMINT Write Queue Threshold
3-0	GMINT VM FIFO Threshold $def = 0$
3-0	GWINT VWI FIFO THE SHOIDdet - 0
Offset 1	B4 – GMINT Control 5 (00h)RW
7-4	Reserved always reads 0
3	Graphics Read / Write Order Control
	0 R/W may be out of orderdefault
	1 Keep original low channel R/W order as
	received from graphics controller
2	Optimize GMINT Arbitration with DRAM Hit /
	Miss Consideration
	0 Disabledefault
4	1 Enable
1	Qualify Length from Graphics Controller to
	Differentiate 2QW / 4QW Requests O Disable default
	0 Disable default 1 Enable
0	Alternate Arbitration to Low / High Channel
U	Read When Both Hit
	0 Disabledefault
	1 Enable

AGP Controller Interface Control

ffset (C 0 – A	<u>GP Controlle</u>	<u>er Interface</u>	<u>Conti</u>	rol (00h))RW
7-3	Reser	ved			always	reads 0
2	Grap	hics AGP Re	ad Data De	elay		
	0	No delay				. default
	1	Delay 1 cloc	k			
1	AGP	Controller In	nterface Pi _l	pe Mod	de (Graj	phics)
	0	Pipe				. default
	1	Pipe bypass				
0	AGP	Controller	Interface	Pipe	Mode	(North
	Bridg	ge)				
		Pipe				. default
	1	Pipe bypass				



DRAM Drive Control

Oliset 1	<u>EU – DRAM DŲSA Drive RW</u>	Offset	<u>E6 – Drive Group S-Port Control (</u>	<u>uun)KW</u>
7-4	High Drive	7	DQ S-Port Control	\dots default = 0
	0000 Lowest default	6	CS S-Port Control	
		5	MAA S-Port Control	\dots default = 0
	1111 Highest	4	MAB S-Port Control	
3-0	Low Drive	3	DQS S-Port Control	
	0000 Lowest default	2-1	Reserved	
		0	DQ / DQS / DQM Terminator	arways reads o
	 1111 Highest	U	0 Disable	default
	1111 Highest		1 Enable	ucraun
Offset 1	E1 – DRAM DQSB DriveRW		1 Ellaute	
7-4	High Drive	Offset	E8 – MAA Drive (MAA, BAA, Scn	ndA)RW
	0000 Lowest default	7-4	High Drive	
		, .	0000 Lowest	default
	1111 Highest			
3-0	Low Drive		1111 Highest	
	0000 Lowest default	3-0	Low Drive	
	default	3-0	0000 Lowest	default
	1111 Highest			deraun
	1111 Highest		 1111 Highest	
Offset 1	E2 – DRAM MDA, DQMA DriveRW		1111 Highest	
7-4	High Drive	Offset	EA - MAB Drive (MAB, BAB, Scn	ndB)RW
	0000 Lowest	7-4	High Drive	•
			0000 Lowest	default
	1111 Highest			
3-0	Low Drive		1111 Highest	
	0000 Lowest default	3-0	Low Drive	
			0000 Lowest	default
	1111 Highest			aciaan
	TTT Tilgilest		1111 Highest	
Offset 1	E3 – DRAM MDB, DQMB DriveRW		TTT Tilghest	
7-4	High Drive	Offset	EC – Channel A Duty Cycle Contr	olRW
	0000 Lowest default	7-6	DQS Duty Cycle Control – Fallin	\mathbf{g} default = 0
		5-4	DQS Duty Cycle Control - Rising	
	1111 Highest	3-2	DQ Duty Cycle Control – Falling	
3-0	Low Drive	1-0	DQ Duty Cycle Control - Rising.	
•	0000 Lowest		De Ducy Of the Control Thomas.	
	dollar	Offset	ED – Channel B Duty Cycle Contr	olRW
	1111 Highest	7-6	DQS Duty Cycle Control – Fallin	\mathbf{g} default = 0
	TTT Tilghest	5-4	DQS Duty Cycle Control - Rising	
Offset 1	E4 – DRAM CS / CKE DriveRW	3-2	DQ Duty Cycle Control – Falling	default = 0
7-4	High Drive	1-0	DQ Duty Cycle Control - Rising.	
	0000 Lowest default		De Ducy Of the Control Thomas.	
	dollar	Offset	EE – DDR CKG Duty Cycle Contr	ol 1RW
	1111 Highest	7-2	Reserved	
3-0	Low Drive	1-0	DDR CKG Duty Cycle Control	
5 -0	0000 Lowest default		v	
	default		EF – DDR CKG Duty Cycle Contr	
	1111 Highest	7-2	Reserved	
	1111 111511000	1-0	DDR CKG Duty Cycle Control	default = 0



<u>Device 0 Function 4 Registers – Power Management</u>

Device 0 Function 4 Header Registers

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 4.

Offset 1	-0 - V	endor ID (1106h)RO				
15-0		ode (reads 1106h to identify VIA Technologies)				
Offset 3	Offset 3-2 - Device ID for Power Manager (4259h) RO					
15-0		code (reads 4259h to identify PN800 NB virtual				
	device function 4)					
Offset 5	5-4 –C	ommand (0006h)RW				
15-10						
9	Fast	Back-to-Back Cycle EnableRO				
	0	Fast back-to-back transactions only allowed to				
		the same agent default				
	1	Fast back-to-back transactions allowed to				
	~===	different agents				
8		R# Enable RO				
	0	SERR# driver disabled default				
-	1	SERR# driver enabled				
7		ress / Data SteppingRO				
	0	Device never does steppingdefault Device always does stepping				
6	_	bevice always does stepping by Error ResponseRW				
U	rarii ()	Ignore parity errors & continue default				
	1	Take normal action on detected parity errors				
5	-	Palette SnoopRO				
3	0	Treat palette accesses normally default				
	1	Don't respond to palette accesses on PCI bus				
4	Mem	nory Write and Invalidate CommandRO				
	0	Bus masters must use Mem Write default				
	1	Bus masters may generate Mem Write & Inval				
3	Spec	ial Cycle MonitoringRO				
	0	Does not monitor special cycles default				
	1	Monitors special cycles				
2	PCI :	Bus MasterRO				
	0	Never behaves as a bus master				
	1	Can behave as a bus master default				
1		nory SpaceRO				
	0	Does not respond to memory space				
	1	Responds to memory spacedefault				
0		Space RO				
	0 1	Does not respond to I/O spacedefault Responds to I/O space				
	1	Responds to I/O space				

Offset 7	-6 – Status (0200h)RWC
15	Detected Parity Error
	0 No parity error detected default
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6) write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master
12	write one to clear
12	Received Target Abort 0 No abort receiveddefault
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abort always reads 0
11	0 Target Abort never signaled
10-9	DEVSEL# Timing
10-7	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
Ü	0 No data parity error detected default
	1 Error detected in data phase. Set only if error
	response enabled via command bit- $6 = 1$ and
	the North Bridge was initiator of the operation
	in which the error occurredwrite one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Features always reads 0
5	66MHz Capablealways reads 0
4	Supports New Capability listalways reads 0
3-0	Reserved always reads 0
Offset 8	- Revision ID (0nh)RO
	Chip Revision Codealways reads 0nh
11 0	comp revision codedrwdys redds omi
0.00	D
	- Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
Offset A	A - Sub Class Code (00h)RO
7-0	Sub Class Codereads 00 to indicate Host Bridge
7-0	Sub Class CoucTeads of to marcate Host Bridge
Offset I	B - Base Class Code (06h)RO

7-0 Base Class Code .. reads 06 to indicate Bridge Device



Device 0 Function 4 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Power Management Control

Offset .	A0 – Power Managemen	t Mode (00h) RW
7	Dynamic Power Manag	gement
	0 Disable	default
	1 Enable	
6	Halt / Shutdown Power	Management
	0 Disable	default
	1 Enable	
5	Stop Clock Power Man	agement
	0 Disable	default
	1 Enable	
4	Suspend Status Power	Management
		default
	1 Enable	
3-0	Reserved	always reads 0
Offset .	A1 – DRAM Power Man	agement (00h)RW
7		always reads 0
6	Dynamic CKE when D	
v		default
	1 Enable	deludit
5	Dynamic DRAM I/O Pa	ad Power Down (Float)
3	•	default
	1 Enable	delauit
4-0		always reads 0
. 0	110501 104	arways reads o

Offset A	A2 – Dynamic Clock Stop Control (00h)RW
7	Host Interface Power Management
	0 Disabledefault
	1 Enable
6	DRAM Interface Power Management
	0 Disable default
	1 Enable
5	V-Link Interface Power Management
	0 Disable default
	1 Enable
4	AGP Interface Power Management
	0 Disable default
	1 Enable
3	PCI #2 Interface Power Management
	0 Disable default
	1 Enable
2	Graphics Interface Power Management
	0 Disable default
	1 Enable
1	Reservedalways reads 0
0	Host Fast Power Management (DADS Fast
	Timing)
	0 Disable default
	1 Enable
Offset A	A3 – DRAM Pad Toggle Reduction (00h)RW
7	MA / SCMD Pin Toggle Reduction
	0 Disable default
	1 Enable (MA and S command pins won't
	toggle if not accessed)
6-4	Reserved always reads 0
3	DIMM #3 MAA / MAB Select
	0 MAAdefault
	1 MAB
2	DIMM #2 MAA / MAB Select
	0 MAAdefault
	1 MAB
1	DIMM #1 MAA / MAB Select
	0 MAAdefault
0	1 MAB
0	DIMM #0 MAA / MAB Select
	0 MAAdefault
	1 MAB
BIOS S	<u>scratch</u>
Offset 1	D0-EF – BIOS Scratch RegistersRW
	No hardware function default = 0



Device 0 Function 7 Registers – V-Link

Device 0 Function 7 Header Registers	Offset 7-6 – Status (0200h)RWC
	15 Detected Parity Error
All registers are located in PCI configuration space. They	0 No parity error detected default
should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
to zero and function number equal to 7.	(command register bit-6)write one to clear
	14 Signaled Sys Err (SERR# Asserted) . always reads 0
Offset 1-0 - Vendor ID (1106h)RO	13 Signaled Master Abort
15-0 ID Code (reads 1106h to identify VIA Technologies)	0 No abort received
Off. (4.2.2) Desire ID for VI into Control (7.2501)	1 Transaction aborted by master . write 1 to clear
Offset 3-2 - Device ID for V-Link Control (7259h)RO	12 Received Target Abort
15-0 ID Code (reads 7259h to identify the PN800 North	0 No abort received default
Bridge virtual device function 7)	1 Transaction aborted by target write 1 to clear
Offset 5-4 - Command (0006h) RW	11 Signaled Target Abortalways reads 0
17.10 P	0 Target Abort never signaled
15-10 Reserved always reads 0	10-9 DEVSEL# Timing
9 Fast Back-to-Back Cycle EnableRO	00 Fast
0 Fast back-to-back transactions only allowed to	01 Mediumalways reads 01
the same agent default	10 Slow
1 Fast back-to-back transactions allowed to	11 Reserved
different agents	8 Data Parity Error Detected
8 SERR# Enable RO	0 No data parity error detected default
0 SERR# driver disabled default	1 Error detected in data phase. Set only if error
1 SERR# driver enabled	response enabled via command bit-6 = 1 and
7 Address / Data SteppingRO	the North Bridge was initiator of the operation
0 Device never does stepping	in which the error occurredwrite one to clear
1 Device always does stepping	7 Fast Back-to-Back Capablealways reads 0
6 Parity Error Response RW	6 User Definable Featuresalways reads 0
0 Ignore parity errors & continue default	5 66MHz Capablealways reads 0
1 Take normal action on detected parity errors	4 Supports New Capability listalways reads 0
5 VGA Palette SnoopRO	3-0 Reservedalways reads 0
0 Treat palette accesses normally default1 Don't respond to palette accesses on PCI bus	•
	Offset 8 - Revision ID (0nh)RO
4 Memory Write and Invalidate CommandRO 0 Bus masters must use Mem Write default	12-0 Chip Revision Codealways reads 0nh
1 Bus masters may generate Mem Write & Inval	
3 Special Cycle MonitoringRO	Offset 9 - Programming Interface (00h)RO
0 Does not monitor special cycles default	7-0 Interface Identifier
1 Monitors special cycles	Offset A - Sub Class Code (00h)RO
2 PCI Bus MasterRO	
0 Never behaves as a bus master	8
1 Can behave as a bus master default	Offset B - Base Class Code (06h)RO
1 Memory SpaceRO	7-0 Base Class Code reads 06 to indicate Bridge Device
0 Does not respond to memory space	
1 Responds to memory space	Offset 2D-2C – Subsystem Vendor ID (0000h) W1 / RO
0 I/O SpaceRO	15-0 Subsystem Vendor IDdefault = 0
0 Does not respond to I/O spacedefault	This register may be written once and is then read only.
1 Responds to I/O space	Offset 2F-2E – Subsystem ID (0000h)
1 Responds to 1/0 space	15-0 Subsystem ID
	This register may be written once and is then read only.
	This register may be written once and is then read only.
	Offset 37-34 - Capability Pointer (CAPPTR)RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Ptr....always reads 0000 0000h

Offset 45 -NB V-Link Bus Timer (44h).....RW



Device 0 Function 7 Device-Specific Registers

These registers are normally programmed once at system initialization time.

Offset 40 - V-Link Specification ID (40h)RO

V-Link Control

7-0	Specification Revisionalways reads 40	7-4	Timer for Normal Priority Requests from SB 0000 Immediate
			0001 1*4 VCLKs
	41 – NB V-Link Capability (39h)RO		0010 2*4 VCLKs
7-6	Reservedalways reads 0		0011 3*4 VCLKs
5	16-bit Bus Width Supported by NBRO		0100 4*4 VCLKsdefault
	0 Not Supported		0101 5*4 VCLKs
	1 Supporteddefault		0110 6*4 VCLKs
4	8-Bit Bus Width Supported by NBRO		0111 7*4 VCLKs
	0 Not Supported		1000 8*4 VCLKs
	1 Supporteddefault		1001 16*4 VCLKs
3	4x Rate Supported by NBRO		1010 32*4 VCLKs
	0 Not Supported		1011 64*4 VCLKs
	1 Supporteddefault		11xx Own the bus for as long as there is a request
2	2x Rate Supported by NBRO	3-0	Timer for High Priority Requests from SB
	0 Not Supported default		0000 Immediate
	1 Supported		0001 1*2 VCLKs
1	Reserved always reads 0		0010 2*2 VCLKs
0	8x Rate Supported by NBRO		0011 3*2 VCLKs
	0 Not Supported		0100 4*2 VCLKsdefault
	1 Supported default		0101 5*2 VCLKs
			0110 6*2 VCLKs
Officet	42 – NB Downlink Command (88h) RW		0111 7*2 VCLKs
			1000 8*2 VCLKs
7-4	DnCmd Max Request Depth (0=1 DnCmd)def = 8		1001 16*2 VCLKs
3-0	DnCmd Write Buffer Size (doublewords) def = 8		1010 32*2 VCLKs
Offset	43 – NB Uplink Max Req Depth (80h)RO		1011 64*2 VCLKs
7-4	UpCmd Max Request Depth (0=1 UpCmd)def = 8		11xx Own the bus for as long as there is a request
/-4	Indicates the maximum allowable number of		
	outstanding UPCMD requests		
3-0	Reservedalways reads 0		
3-0	Reserveuaiways leads 0		
Offset	44 – NB Uplink Buffer Size (82h)RO		
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8		
3-0	UpCmd P2P Write Buffer Size (max lines)def = 2		
	•		



Offset	46 – NB V-Link Misc Control (00h) RW	Offset 4	48 – NB/SB	3 V-L	ink Configura	tion (1	8h)	RW
7	Downstream High Priority	7	V-Link P	arity	Check			
	0 Disable High Priority Down Commands def		0 Dis	sable				default
	1 Enable High Priority Down Commands		1 Ena	able				
6	Downlink Priority	6	Reserved				alway	s reads 0
	0 Treat Downlink Cycles as Normal Priority def	5	16-bit Bu		dth Supported			
	1 Treat Downlink Cycles as High Priority		0 No	t Sup	ported			default
5-4	Combine Multiple STPGNT Cycles Into One V-			pport				
	Link Command	4	8-Bit Bus	Wid	th Supported			
	00 Compatible, 1 command per V-Link cmd def		0 No					
	01 2 commands per V-Link command		1 Sur	pport	default			
	10 3 commands per V-Link command	3	4x Rate S					
	11 4 commands per V-Link command		0 No					
3-2	V-Link Master Access Ordering Rules				ed	•••••		default
	00 High priority read, pass normal read (not pass	2						
	write) default	1	V-Link S				,	
	01 Read (high/normal) pass write (HR>LR>W)							default
	1x Read / write in order (ignore bit-1)			able				
1	Read Around Write (ignored if bit- $3 = 1$)	0	8x Rate S	Suppo	orted			
	0 Reads always pass writes default		0 No	t Sup	ported			default
	1 8RAW			pport				
0	Reserved always reads 0		-					
			Transfers					
<u>Offset</u>	47 – V-Link Control (00h) RW	V-	Per		_	- 40	- 40	- 10
7-6	Reservedalways reads 0	Link		D.	Bus	Rx48	Rx48	Rx48
5	C2P Read L1 Ready Return Timing	Mode		<u>Bits</u>		<u>Bit-4</u>	<u>Bit-5</u>	<u>Bit-1</u>
	0 V-Link bus decodes C2P Read Ack cmd def	0	4x	8	Bidirectional	0	0	0
	1 Wait till previous P2C write cycles all flushed	1	8x	4+4	1	1	0	1
4	Reservedalways reads 0	2	8x	8	Bidirectional	1	0	0
3	Down Strobe Dynamic Stop	3	4x	16	Bidirectional	0	1	0
	0 Disabledefault	4	8x	8+8	Split	1	1	1
	1 Enable	Offset /	10 _ SR V_1	Link	Capability (19)h)		WC
2	Auto-Disconnect							
	0 Disabledefault				141. C			
	1 Enable	5			dth Supported			
1	V-Link Disconnect Cycle for STPGNT Cycle				ported	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	derauit
	0 Disabledefault			pport		ı cp		DO
	1 Enable	4			th Supported	by SB.	••••••	RO
0	V-Link Disconnect Cycle for HALT Cycle		0 No		•			1.6.14
	0 Disabledefault	2	-		ed			
	1 Enable	3			orted by SB	•••••	•••••	RO
				-	ported			1.6.14
		•	1 Sup	pport	ed	•••••	•••••	default
		2			orted by SB			
					ported			default
		_	-	pport				1.0
		1	Reserved				-	
		0	8x Rate S		orted by SB	•••••	•••••	RO

Supported.....default

0 Not Supported



Offset 4	IA – SB Downlink Status (88h)RO	Offset	4E – CCA Master Priority (00h)RW
7-4	DnCmd Max Request Depth (0=1 DnCmd)def = 8	7	1394 High Priority
3-0	DnCmd Write Buffer Size (doublewords) def = 8	•	0 Low priority default
•	Dienia Wille Bullet Size (doublewords) der		1 High priority
Offset 4	4B – SB Uplink Command (80h)RW	6	LAN / NIC High Priority
7-4	UpCmd Max Request Depth (0=1 UpCmd)def = 8	U	0 Low priority default
	Indicates the maximum allowable number of		1 High priority
	outstanding UPCMD requests	_	-
3-0	Reservedalways reads 0	5	Reservedalways reads 0
3-0	Reservedaiways leaus 0	4	USB High Priority
Offset 4	4C – SB Uplink Command (82h)RW		0 Low priority default
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8		1 High priority
3-0		3	Reserved always reads 0
3-0	UpCmd P2P Write Buffer Size (max lines) $def = 2$	2	IDE High Priority
Offset 4	4D – SB V-Link Bus Timer (44h)RW		0 Low priority default
			1 High priority
7-4	Timer for Normal Priority Requests from NB	1	AC97-ISA High Priority
	0000 Immediate		0 Low priority default
	0001 1*4 VCLKs		1 High priority
	0010 2*4 VCLKs	0	PCI High Priority
	0011 3*4 VCLKs		0 Low priority default
	0100 4*4 VCLKs default		1 High priority
	0101 5*4 VCLKs		1 IIIgii pilotity
	0110 6*4 VCLKs	Offset	4F – SB V-Link Misc Control (00h)RW
	0111 7*4 VCLKs	7	Upstream Command High Priority
	1000 8*4 VCLKs	,	0 Disable high priority up commands default
	1001 16*4 VCLKs		1 Enable high priority up commands
	1010 32*4 VCLKs	6-4	Reservedalways reads 0
	1011 64*4 VCLKs	3	Up Strobe Dynamic Stop
	11xx Own the bus for as long as there is a request	3	0 Disable default
3-0	Timer for High Priority Requests from NB		
3-0	0000 Immediate		1 Enable
	0001 1*2 VCLKs	2-1	Reserved always reads 0
	0010 2*2 VCLKs	0	Down Cycle Wait for Up Cycle Write Flush
	0010 2 2 VCLKs 0011 3*2 VCLKs		(Except Down Cycle Post Write)
			0 Disable default
	0100 4*2 VCLKs default		1 Enable
	0101 5*2 VCLKs		
	0110 6*2 VCLKs		
	0111 7*2 VCLKs		
	1000 8*2 VCLKs	Offset	57 – Bank 7 Ending (01h)RO
	1001 16*2 VCLKs		
	1010 32*2 VCLKs		I Bank 7 Ending Address High (HA[31:24]) sent to the
	1011 64*2 VCLKs	South I	Bridge. (See also Function 3 Rx47).
	11xx Own the bus for as long as there is a request		
		Offset	61 - C-ROM Shadow (00h)RW
			as Function 3 Rx80)
		(Same a	as Pulletion 5 KAOO)
		Offset	62 - D-ROM Shadow (00h)RW
			as Function 3 Rx81)
		(Sume	us I diletion 5 teast)
		Offset	63 - F-ROM Shadow / Mem Hole / SMI (00h)RW
			as Function 3 Rx82)
		(Sairie (
		Offset	64 - E-ROM Shadow (00h)RW
		(same	as Function 3 Rx83)
		\ 	,



PCI Bus Control

These registers are normally programmed once at system initialization time.

Offset '	<u> 70 - PCI</u>	Buffer Control (00h)RW
7	CPU to	o PCI Post-Write
	0	Disabledefault
	1	Enable
6	Reserv	
5-4	PCI M	laster to DRAM Prefetch
	00	Always prefetch default
		Never prefetch
	10	Prefetch only for Enhance command
3	Reserv	· · · · · · · · · · · · · · · · · ·
2		laster Read Buffering
		Disabledefault
		Enable
1		Transaction
		Disabledefault
		Enable
0	Reserv	yedalways reads 0
Offset '	71 - CPU	U to PCI Flow Control (48h)RWC
7		StatusRWC
		No retry occurred default
		Retry occurred
6	Retry '	Timeout Action
		Retry forever (record status only)
	1	Flush buffer or return FFFFFFFFh for reads
		default
5-4		Count and Retry Backoff
		Retry 2 times, backoff CPUdefault
		Retry 16 times
		Retry 4 times
		Retry 64 times
3	PCI B	
		Disable Final Inc. 14
2	1 Reserv	Enable
1		vedalways reads 0 atible Type#1 Configuration Cycles
1		Disable (fixed AD31)default
		Enable
0		L Control
U		AD11, AD12 default
		AD30, AD31
		,

Offset	73 - PCI Master Control (00h)RW
7	Reserved always reads 0
6	PCI Master 1-Wait-State Write
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
5	PCI Master 1-Wait-State Read
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
4	WSC#
	0 Disable default
	1 Enable
3-1	Reservedalways reads 0
0	PCI Master Broken Timer Enable
	0 Disable default
	1 Enable. Force into arbitration when there is no
	FRAME# 16 PCICLK's after the grant.



Offset 75 - PCI Arbitration 1 (00h)RW **Arbitration Mode** 0 REQ-based (arbitrate at end of REQ#).. default 1 Frame-based (arbitrate at FRAME# assertion) 6-4 **CPU Latency** Reservedalways reads 0 2-0 **PCI Master Bus Time-Out** (force into arbitration after a period of time) 000 Disable default 001 1x16 PCICLKs 010 2x16 PCICLKs 011 3x16 PCICLKs 100 4x16 PCICLKs 111 7x16 PCICLKs

	FNood Mobile North Bridge Data Sheet
Offset '	76 - PCI Arbitration 2 (00h)RW
7	I/O Port 22 Access
,	0 CPU access to I/O address 22h is passed on to
	the PCI busdefault
	1 CPU access to I/O address 22h is processed
	internally
6	Reservedalways reads 0
5-4	Master Priority Rotation Control
	00 Disable
	01 Grant to CPU after every PCI master grant
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	Setting 01: the CPU will always be granted access
	after the current bus master completes, no matter how
	many PCI masters are requesting.
	Setting 10: if other PCI masters are requesting during
	the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes.
	Setting 11: if other PCI masters are requesting, the
	highest priority will get the bus next, then the next
	highest priority will get the bus, then the CPU will
	get the bus.
	In other words, with the above settings, even if
	multiple PCI masters are continuously requesting the
	bus, the CPU is guaranteed to get access after every
	master grant (01), after every other master grant (10)
	or after every third master grant (11).
3-2	Select REQn# to REQ4# mapping
	00 REQ4#default

01 REQ0# 10 REQ1# 11 REQ2#

Enable

REQ4# is High Priority Master

Reserved

1

.....always reads 0

0 Disable default



Graphics Aperture Control

0

Reserved

Offset 85-84 - Graphics Aperture Size (0000h).....RW **15-12 Reserved** always reads 0 **11-0 Graphics Aperture Size** [**31:20**]......default = 00h 111100111111 4MB 1111001111110 8MB 1111001111100 16MB 111100111000 32MB 111100110000 64MB 111100100000 128MB 111100000000 256MB 111000000000 512MB 110000000000 1GB 100000000000 2GB <= Max supported 000000000000 4GB <= Do not program In AGP 2.0 mode, only 4MB - 256MB are supported Offset 88 - GART Base (00h).....RWalways reads 0 Reserved **GART Window Access** Disable......default 1 Enable

.....always reads 0

V-Link CKG Control

Offset 1	B0 – V-Link CKG Control 1 (00h)RW
7	Rise Time Duty Cyclc Control - V-Link #1 R-Port
6	Rise Time Duty Cyclc Control - V-Link #0 R-Port
5	Fall Time Duty Cyclc Control - V-Link #1 R-Port
4	Fall Time Duty Cyclc Control - V-Link #0 R-Port
3	Rise Time Duty Cyclc Control - V-Link #1 S-Port
2	Rise Time Duty Cyclc Control - V-Link #0 S-Port
1	Fall Time Duty Cyclc Control - V-Link #1 S-Port
0	Fall Time Duty Cyclc Control - V-Link #0 S-Port
Off. of	D1 VI'I CIZO C + 12 (001)
Offset	B1 – V-Link CKG Control 2 (00h)RW
7-4	Reserved always reads 0
	· · · ·
7-4	Reserved always reads 0
7-4 3	Reservedalways reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port
7-4 3 2 1	Reserved always reads 0 Rise Time Duty Cyclc Control - V-Link #1 D-Port Rise Time Duty Cyclc Control - V-Link #0 D-Port Fall Time Duty Cyclc Control - V-Link #1 D-Port



V-Link Compensation / Drive Control

	84 – V-Link NB Compensation Control (00h) RW	<u>VT823</u>	5 South Bridge:
7-5	V-Link Autocomp Output Value – High Drive .RO	Offset	B8 – V-Link SB Compensation Control (00h)RW
4 3-1	Reservedalways reads 0 V-Link Autocomp Output Value – Low DriveRO		V-Link Autocomp Output Value – High Drive . RO
0	Compensation Select	4-1	Reservedalways reads 0
ŭ	O Auto Comp (use values in bits 7-5, 3-1) default	0	Compensation Select
	1 Manual Comp (use values in RxB5, B6)		0 Auto Comp (use values in bits 7-5) default
0.00 4.1			1 Manual Comp (use values in RxB9)
	B5 – V-Link NB Strobe Drive Control (00h) RW	Offcot	B9 – V-Link SB Strobe Drive Control (00h)RW
7-5	V-Link Strobe Pullup Manual Setting (High)		V-Link Strobe Pullup Manual Setting (High)
4	Reserved always reads 0	7-3 4	Reservedalways reads 0
3-1 0	V-Link Strobe Pulldown Manual Setting (Low) Reservedalways reads 0	3-1	V-Link Strobe Pulldown Manual Setting (Low)
U	Reserveu arways reads 0	0	Reservedalways reads 0
Offset l	B6 – V-Link NB Data Drive Control (00h) RW	Ů	Teser ved
7-5	V-Link Data Pullup Manual Setting (High)		
4	Reservedalways reads 0	VT922	3 South Bridge (VT8233, VT8233A):
3-1	V-Link Data Pulldown Manual Setting (Low)	V 1023	5 South Bridge (v 16255, v 16255A).
0	Reserved always reads 0	Offset	B8 – V-Link SB Compensation Control (00h)RW
Offset l	37 – V-Link NB Receive Strobe Delay (00h) RW	7-6	V-Link Autocomp Output Value always reads 0
7-2	Reserved always reads 0	5	Pullup Compensation Selection
1-0	NB V-Link Strobe Delay for Receiving		0 Auto Comp (use values in bits 7-6) default
	00 150 psec early default		1 Manual Comp (use values in bits 3-2)
	01 No delay	4	Pulldown Compensation Selection
	10 150 psec late		O Auto Comp (use values in bits 7-6) default
	11 300 psec late	2.2	1 Manual Comp (use values in bits 1-0)
		3-2	Pullup Compensation Manual Setting def = 0
		1-0	Pulldown Compensation Manual Setting def = 0
		Offset	B9 – V-Link SB Drive Control (00h)RW
		7-6	SB V-Link Strobe Pullup Manual Setting
		5-4	SB V-Link Strobe Pulldown Manual Setting
		3-1	Reservedalways reads 0
		0	SB V-Link Slew Rate Control
			0 Disable default
			1 Enable
		DDAM	141 400
		DKAM	I Above 4G Support
		Offerst	E4 Low Ton Address Low (00k)
			E4 – Low Top Address Low (00h)RW
		(same a	as Function 3 Rx84)
		Offset	E5 – Low Top Address High (FFh)RW
			as Function 3 Rx85)
		`	,
			E6 – SMM / APIC Decoding (01h)RW
		(same a	as Function 3 Rx86)



Device 1 Registers – PCI-to-PCI Bridge

Device 1 Header Registers Device 1 Offset 7-6 - Status (Primary Bus) (0230h).....RWC Detected Parity Error.....always reads 0 15 All registers are located in PCI configuration space. They 14 Signaled System Error (SERR#)...... always reads 0 should be programmed using PCI configuration mechanism 1 13 **Signaled Master Abort** through CF8 / CFC with bus number of 0 and function number 0 No abort received......default equal to 0 and device number equal to one. Transaction aborted by the master with Master-Abort (except Special Cycles)..... Device 1 Offset 1-0 - Vendor ID (1106h).....RO write 1 to clear 15-0 ID Code (reads 1106h to identify VIA Technologies) **Received Target Abort** 12 No abort received default Device 1 Offset 3-2 - Device ID (B198h).....RO Transaction aborted by the target with Target-**15-0 ID Code** (reads B198h to identify the North Bridge Abort write 1 to clear PCI-to-PCI Bridge device) Signaled Target Abort.....always reads 0 10-9 DEVSEL# Timing Device 1 Offset 5-4 - Command (0007h)......RW 00 Fast 15-10 Reservedalways reads 0 Mediumalways reads 01 Fast Back-to-Back Cycle EnableRO 10 Slow Fast back-to-back transactions only allowed to 11 Reserved the same agent default Data Parity Error Detectedalways reads 0 Fast back-to-back transactions allowed to Fast Back-to-Back Capable always reads 0 different agents User Definable Featuresalways reads 0 8 SERR# Enable RO 66MHz Capablealways reads 1 5 0 SERR# driver disabled default 4 Supports New Capability list.....always reads 1 SERR# driver enabled 3-0 Reservedalways reads 0 7 Address / Data SteppingRO 0 Device never does stepping default Device 1 Offset 8 - Revision ID (00h)RO Device always does stepping **Chip Revision Code** (00=First Silicon) 6 Parity Error Response.....RW Ignore parity errors & continue...... default Take normal action on detected parity errorsalways reads 0 Device 1 Offset 9 - Programming Interface (00h).....RO Memory Write and Invalidate Command......RO This register is defined in different ways for each Base/Sub-Bus masters must use Mem Write default Class Code value and is undefined for this type of device. Bus masters may generate Mem Write & Inval 3 Special Cycle MonitoringRO Device 1 Offset A - Sub Class Code (04h).....RO 0 Does not monitor special cycles default Monitors special cycles 7-0 Sub Class Code. reads 04 to indicate PCI-PCI Bridge 2 Bus Master RW Device 1 Offset B - Base Class Code (06h).....RO 0 Never behaves as a bus master Base Class Code .. reads 06 to indicate Bridge Device Enable to operate as a bus master on the primary interface on behalf of a master on the secondary interface default Device 1 Offset E - Header Type (01h).....RO Memory Space RW 0 Does not respond to memory space 7-0 Header Type Code reads 01: PCI-PCI Bridge 1 Enable memory space access default

I/O Space RW

Enable I/O space accessdefault

0 Does not respond to I/O space



Device 1 Offset 13-10 – Graphics Aperture Base (0000										
0008	h)	•••••	•••••		•••••	•••••	•••••		R	W
T1. :-		•			41	C. 11 .	•	1. (":4".		·.c

This register is interpreted per the following definition if RxFD[1]=1 (AGP 2.0 registers enabled).

31	30	29	28	-	-	27	26	25	24	23	22	(Base)
11	10	9	8	7	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	0	(Size)
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	RW	4M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	RW	0	8M
RW	RW	RW	RW	0	0	RW	RW	RW	RW	0	0	16M
RW	RW	RW	RW	0	0	RW	RW	RW	0	0	0	32M
RW	RW	RW	RW	0	0	RW	RW	0	0	0	0	64M
RW	RW	RW	RW	0	0	RW	0	0	0	0	0	128M
RW	RW	RW	RW	0	0	0	0	0	0	0	0	256M
RW	RW	RW	0	0	0	0	0	0	0	0	0	512M
RW	RW	0	0	0	0	0	0	0	0	0	0	1G
RW	0	0	0	0	0	0	0	0	0	0	0	2G-max
0	0	0	0	0	0	0	0	0	0	0	0	4G

Device 1 Offset 18 - Primary Bus Number (00h).....RW

3

2-1

Type

.....always reads 0

.....always reads 0

Prefetchable always reads 1

Memory Spacealways reads 0

Device 1 Offset 19 - Secondary Bus Number (00h)...... RW

7-0 Secondary Bus Number.....default = 0 Note: AGP must use these bits to convert Type 1 to Type 0.

Device 1 Offset 1A - Subordinate Bus Number (00h).... RW

Device	1 Offset 1C - I/O Base (F0h)	RW
7-4	I/O Base AD[15:12]	default = 1111b
3-0	I/O Addressing Capability	\dots default = 0
Device	1 Offset 1D - I/O Limit (00h)	RW
	1 Offset 1D - I/O Limit (00h) I/O Limit AD[15:12]	

<u>Device 1 Offset 1F-1E - Secondary StatusRO</u>

15-0 Secondary Status

3-0

Reserved

Rx44[4] = 0: these bits read back 0000h

Rx44[4] = 1: these bits read back same as Rx7-6

15-4	Memory Base AD[31:20]	default = FFFh
3-0	Reserved	
Device	1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW
15-4	Memory Limit AD[31:20]	default = 0
3-0	Reserved	always reads 0
Device	1 Offset 25-24 - Prefetchable Me	em Base (FFF0h) RW
Device 15-4	1 Offset 25-24 - Prefetchable Me Prefetchable Memory Base AD	
		[31:20]default = FFFh
15-4 3-0	Prefetchable Memory Base AD	[31:20]default = FFFh always reads 0
15-4 3-0	Prefetchable Memory Base AD Reserved 1 Offset 27-26 - Prefetchable Me	[31:20]default = FFFh always reads 0 emory Limit

Device 1 Offset 34 - Capability Pointer (70h).....RO

Contains an offset from the start of configuration space.

7-0 AGP Capability List Pointeralways reads 70h

.....always reads 0



Device 1 Device-Specific Registers

AGP Bus Control

Device	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	CPU-AGP Post Write
	0 Disable default
	1 Enable
6	CPU-AGP One Wait State Burst Write
	0 Disabledefault
	1 Enable
5-4	Read Prefetch Control
	00 Always prefetch default
	x1 Never prefetch
	10 Prefetch only for Enhance command
3	Reserved always reads 0
2	MDA Present on AGP
	0 Forward MDA accesses to AGP default
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disabledefault
	1 Enable

Table 12. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	B0000	3Cx,	
<u>VGA</u>	MDA	<u>is</u>	<u>is</u>	B8xxx	<u>-B7FFF</u>	<u>3Dx</u>	<u>3Bx</u>
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
,	0 No retry occurred
	1 Retry Occurredwrite 1 to clear
6	Retry Timeout Action
v	0 No action taken except to record statusdef
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
	0 Disable
	1 Enabledefault
2	Reserved always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
	Buffered Read Data
	0 Disable default
	1 Enable
0	Reservedalways reads 0
Davisas	1 Offset 42 ACD Mostor Control (00h) DW
	1 Offset 42 - AGP Master Control (00h)RW
7	Reserved (Must Be Programmed to 1) def = 0
	When this bit is set, the North Bridge will
	automatically resolve the problem of AGP master
(cycles being blocked by PCI Master Cycles. AGP Master One Wait State Write
6	
	0 Disable default 1 Enable
5	1 Enable AGP Master One Wait State Read
3	0 Disable
	1 Enable
4	Break Consecutive PCI Master Accesses
7	0 Disable
	1 Enable
3	Reservedalways reads 0
2	Claim I/O R/W and Memory Read Cycles
4	0 Disable
	1 Enable
1	Claim Local APIC FEEx xxxx Cycles
•	0 Disable
	1 Enable
0	Snoop Write Enable 2T Rate, Support Host Side
-	Snoop Cycles at 2T Rate
	0 Disable

1 Enable



Device 1 Offset 43 - AGP Master Latency Timer (22h) RW 7-4 Host to AGP Time slot 0 Disable (no timer) 1 16 GCLKs 2 32 GCLKs F 128 GCLKs 3-0 AGP Master Time Slot 0 Disable (no timer) 1 16 GCLKs 2 32 GCLKs ... default F 128 GCLKs

Device	1 Offset 45 – Fast Write Control (72h)RW
7	Force Fast Write Cycle to be QW Aligned
	(if Rx45[6] = 0)
	0 Disable default
	1 Enable
6	Merge Multiple CPU Transactions Into One Fast
	Write Burst Transaction
	0 Disable
	1 Enabledefault
5	Merge Multiple CPU Write Cycles To Memory
	Offset 23-20 Into Fast Write Burst Cycles
	(if Rx45[6] = 0)
	0 Disable
	1 Enabledefault
4	Merge Multiple CPU Write Cycles To
	Prefetchable Memory Offset 27-24 Into Fast
	Write Burst Cycles (if $Rx45[6] = 0$)
	0 Disable
•	1 Enabledefault
3	Reserved always reads 0
2	Fast Write Burst 4T Max (No Slave Flow Control)
	0 Disable default
_	1 Enable
1	Fast Write Fast Back to Back
	0 Disable
•	1 Enabledefault
0	Fast Write Initial Block 1 Wait State
	0 Disable default
	1 Enable
D.: 45	CPU Write CPU Write

KX45	CPU write	CPU write	
Bits	Address	Address	
<u>7-4</u>	in Mem1	in Mem2	Fast Write Cycle Alignment
x1xx	-	-	QW aligned, burstable
0000	_	-	DW aligned, nonburstable
x010	0	0	n/a
0010	0	1	DW aligned, non-burstable
x010	1	-	QW aligned, burstable
x001	0	0	n/a
x001	-	1	QW aligned, burstable
0001	1	0	DW aligned, non-burstable
x011	0	0	n/a
x011	1	-	QW aligned, burstable
x011	0	1	QW aligned, burstable
1000	_	-	QW aligned, non-burstable
1010	0	1	QW aligned, non-burstable
1001	1	0	QW aligned, non-burstable

<u>Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID ...RW</u> 15-0 PCI-to-PCI Bridge Device IDdefault = 0000



Power Management

Device	1 Offset 70 – Capability ID (01h)RO
7-0	Capability IDalways reads 01h
Device	1 Offset 71 – Next Pointer (00h)RO
7-0	Next Pointer: Nullalways reads 00h
Device	1 Offset 72 – Power Mgmt Capabilities 1 (02h) RO
7-0	Power Mgmt Capabilitiesalways reads 02h
Device	1 Offset 73 – Power Mgmt Capabilities 2 (00h) RO
7-0	Power Mgmt Capabilitiesalways reads 00h
Device	1 Offset 74 – Power Mgmt Ctrl/Status (00h) RW
7-2	Reservedalways reads 0
1-0	Power State
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot

Device	1 Offset 75 – Power Mgmt Statu	s (00h)RO
7-0	Power Mgmt Status	default = 00
Device	1 Offset 76 – P2P Br. Support E	xtensions (00h)RO
7-0	P2P Bridge Support Extensions	default = 00
Device	1 Offset 77 – Power Managemen	nt Data (00h)RO
7-0	Power Management Data	$default = 00$



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Table 13. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T_{C}	Case operating temperature	0	85	oC	1
T_{S}	Storage temperature	-55	125	oC	1
V_{IN}	Input voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V_{OUT}	Output voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2. V_{RAIL} is defined as the V_{CC} level of the respective rail. The CPU interface voltage is CPU dependent (typically 1.65V). AGP is 1.5V (4x transfer mode) or 0.8V (8x transfer mode). VL is 1.5V. Memory is 2.5V. Graphics / Display is 3.3V.

DC Characteristics

 $T_C = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} \pm 5\%$, $V_{CORE} = 1.5V \pm 5\%$, GND=0V

Table 14. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m IL}$	Input Low Voltage	-0.50	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage	-	0.55	V	$I_{OL} = 4.0 \text{mA}$
V_{OH}	Output High Voltage	2.4	ı	V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input Leakage Current	_	±10	uA	$0 < V_{IN} < V_{CC}$
I_{OZ}	Tristate Leakage Current	_	±20	uA	$0.55 < V_{OUT} < V_{CC}$

Package Weight Specifications

Table 15. Package Weight Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Condition
W_{P}	Package Weight	7.99	8.00	8.02	grams	Standard earth gravity



Power Characteristics

 $T_C = 0-85^{\circ}C$, $V_{RAIL} = V_{CC} \pm 5\%$, $V_{CORE} = 1.5V \pm 5\%$, GND=0V

Table 16. Power Characteristics – Internal and Interface Digital Logic

Symbol	Parameter	Тур	Max	Unit	Condition
I_{TT}	Power Supply Current – VTT			mA	Full-On Operation
I _{TTPOS}	Power Supply Current – VTT			mA	POS
I _{TTSTR}	Power Supply Current – VTT			mA	STR
I_{TTSOF}	Power Supply Current – VTT			mA	Soft-Off
I_{CCG}	Power Supply Current – VCC15AGP			mA	Full-On Operation
I _{CCGPOS}	Power Supply Current – VCC15AGP			mA	POS
I _{CCGSTR}	Power Supply Current – VCC15AGP			mA	STR
I_{CCGSOF}	Power Supply Current – VCC15AGP			mA	Soft-Off
I_{CCV}	Power Supply Current – VCC15VL			mA	Full-On Operation
I _{CCVPOS}	Power Supply Current – VCC15VL			mA	POS
I _{CCVSTR}	Power Supply Current – VCC15VL			mA	STR
I _{CCVSOF}	Power Supply Current – VCC15VL			mA	Soft-Off
I_{CCM}	Power Supply Current – VCC25MEM			mA	Full-On Operation
I _{CCMPOS}	Power Supply Current – VCC25MEM			mA	POS
I _{CCMSTR}	Power Supply Current – VCC25MEM			mA	STR
I _{CCMSOF}	Power Supply Current – VCC25MEM			mA	Soft-Off
I_{CCF}	Power Supply Current – VCC33GFX			mA	Full-On Operation
I _{CCDDPOS}	Power Supply Current – VCC33GFX			mA	POS
I _{CCDDSTR}	Power Supply Current – VCC33GFX			mA	STR
$I_{CCDDSOF}$	Power Supply Current – VCC33GFX			mA	Soft-Off
I_{CC}	Power Supply Current – VCC15			mA	Full-On Operation
I_{CCPOS}	Power Supply Current – VCC15			mA	POS
I _{CCSTR}	Power Supply Current – VCC15			mA	STR
I _{CCSOF}	Power Supply Current – VCC15			mA	Soft-Off
I_{SUS}	Power Supply Current – VSUS15			mA	Full-On Operation
I _{SUSPOS}	Power Supply Current – VSUS15			mA	POS
I _{SUSSTR}	Power Supply Current – VSUS15			mA	STR
I _{SUSSOF}	Power Supply Current – VSUS15			mA	Soft-Off
I_{CCDAC}	Power Supply Current – VCC33DAC			mA	Max operating frequency
P_{D}	Power Dissipation			W	Max operating frequency



Table 17. Power Characteristics - Analog and Reference Voltages

Symbol	Parameter	Тур	Max	Unit	Condition
I _{CCGTL}	Power Supply Current – GTLVREF			mA	Max operating frequency
I _{CCHAREF}	Power Supply Current – HAVREF			mA	Max operating frequency
I _{CCHDREF}	Power Supply Current – HDVREF			mA	Max operating frequency
I _{CCHCREF}	Power Supply Current – HCOMPVREF			mA	Max operating frequency
I _{CCMREF}	Power Supply Current – MEMVREF			mA	Max operating frequency
I _{CCGREF}	Power Supply Current – AGPVREF			mA	Max operating frequency
I _{CCVLREF}	Power Supply Current – VLVREF			mA	Max operating frequency
I _{CCHCK1}	Power Supply Current – VCCA33HCK1			mA	Max operating frequency
I _{CCHCK2}	Power Supply Current – VCCA33HCK2			mA	Max operating frequency
I _{CCMCK}	Power Supply Current – VCCA33MCK			mA	Max operating frequency
I _{CCGCK}	Power Supply Current – VCCA33GCK			mA	Max operating frequency
I_{CCDAC}	Power Supply Current – VCCA33DAC			mA	Max operating frequency
I _{CCPLL1}	Power Supply Current – VCCA15PLL1			mA	Max operating frequency
I _{CCPLL2}	Power Supply Current – VCCA15PLL2			mA	Max operating frequency
I _{CCPLL3}	Power Supply Current – VCCA15PLL3			mA	Max operating frequency

AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min / max cases are based on the following table:

Table 18. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (Graphics CRT / Digital Display ports)	3.135	3.465	Volts
2.5V Power (Memory interface)	2.375	2.625	Volts
1.5V Power (VCC15AGP for 4x transfer mode, VL-bus, and internal logic)	1.425	1.575	Volts
0.8V Power (VCC15AGP for 8x transfer mode)	0.760	0.840	Volts
Case Temperature	0	85	оС

Drive strength for selected output pins is programmable. See Rx6D for details.

Table 19. AC Timing – CPU Interface

Signal	Reference Signal	Setup	Hold	Min Delay	Max Delay	Unit
HD Bus	HDSTBP/N[3:0]#	0.55	0.55	0.85	0.80	ns
HA Bus	HADSTB[1:0]#	0.50	0.55	1.6	1.6	ns
HREQ[4:0]#	HADSTB0#	0.50	0.55	1.6	1.6	ns
ADS#	HCLK+	2.4	-0.20			ns
DBSY#	HCLK+	2.4	-0.20			ns
DRDY#	HCLK+	2.4	-0.20			ns
HIT#	HCLK+	2.4	-0.20			ns
HITM#	HCLK+	2.4	-0.20			ns
HLOCK#	HCLK+	2.4	-0.20			ns

Table 20. AC Timing – Memory Interface

Signal	Reference Signal	Setup	Hold	Min Delay	Max Delay	Unit
MD Bus	DQS[7:0]#	-1.2	2	1.10	1.05	ns
MA Bus	-	_	-			ns
SRAS# Bus	_	-	-			ns
SCAS# Bus	_	_	_			ns
SWE# Bus	_	_	ı			ns
CS# Bus	_	_	_			ns
DQM Bus	_	_	_			ns

Table 21. AC Timing – V-Link Interface

Signal	Reference Signal	Setup	Hold	Min Delay	Max Delay	Unit
VD Bus	Strobes	0.45	0.45	1.1	1.1	ns

Table 22. AC Timing – AGP Interface

Signal	Reference Signal	Setup	Hold	Min Delay	Max Delay	Unit
GD Bus	GADSTB[1:0]#			0.90	0.85	ns



MECHANICAL SPECIFICATIONS




Figure 6. Mechanical Specifications – HSBGA-829 Ball Grid Array Package with Heat Spreader