



# Data Sheet

# K8M800 Desktop North Bridge

with Integrated UniChrome Pro 3D / 2D Graphics Controller

Revision 1.01 February 17, 2004

VIA TECHNOLOGIES, INC.

#### **Copyright Notice:**

Copyright © 2002-2004, VIA Technologies Incorporated. All Rights Reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated. The material in this document is for information only and is subject to change without notice. VIA Technologies Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

Copyright © 2002-2004, S3 Graphics Incorporated. All rights reserved. If you have received this document from S3 Graphics Incorporated in electronic form, you are permitted to make the following copies for business use related to products of S3 Graphics Incorporated: one copy onto your computer for the purpose of on-line viewing, and one printed copy. With respect to all documents, whether received in hard copy or electronic form, other use, copying or storage, in whole or in part, by any means electronic, mechanical, photocopying or otherwise, is not permitted without the prior written consent of S3 Graphics Incorporated. The material in this document is for information only and is subject to change without notice. S3 Graphics Incorporated reserves the right to make changes in the product design without reservation and without notice to its users.

#### **Trademark Notices:**

K8M800 and VT8237 may only be used to identify products of VIA Technologies.

S3, S3 ON BOARD, S3d (design and word), Trio and ViRGE are registered trademarks of SONICblue, Incorporated. The S3 Corporate Logo, Sight. Sound. Speed, S3TC, DuoView and Streams Processor are trademarks of SONICblue, Incorporated. Athlon™, AMD-K8™, ClawHammer™, and HyperTransport™ are registered trademarks of Advanced Micro Devices Corp. Windows XP™, Windows 2000™, Windows ME™, Windows 98™ and Plug and Play™ are registered trademarks of Microsoft Corp. PCI™ is a registered trademark of the PCI Special Interest Group.

AGP™ is a registered trademark of the AGP Special Interest Group.

PS/2™ is a registered trademark of International Business Machines Corp.

All trademarks are the properties of their respective owners.

#### **Disclaimer Notice:**

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies or S3 Graphics. VIA Technologies and S3 Graphics make no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies and S3 Graphics assume no responsibility for any errors in this document. Furthermore, VIA Technologies and S3 Graphics assume no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

#### Offices:

VIA Technologies Incorporated Taiwan Office: 8<sup>th</sup> Floor, No. 533 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452 Fax: (886-2) 2218-5453

Home page: <a href="http://www.via.com.tw">http://www.via.com.tw</a>

VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654

Home Page: <a href="http://www.viatech.com">http://www.viatech.com</a>

S3 Graphics Incorporated USA Office: 1045 Mission Court Fremont, CA 94539 USA Tel: (510) 687-4900

Fax: (510) 687-4900

Home Page: <a href="http://www.s3graphics.com">http://www.s3graphics.com</a>





## **REVISION HISTORY**

Document Release	Date	Revision	Initials
1.0	2/9/04	Initial external release	EY
1.01	2/17/04	Fixed page footer on pages 8-9	EY
		Modified HTRST# swing voltage to 1.5V	
		Changed GTVCLK+ / GDVP1CLK+ to GTVCLK / GDVP1CLK	
		Changed GTVCLK- / GDVP1CLK- to GTVCLK# / GDVP1CLK#	
		Removed AC Characteristics table of HT Interface Reset / Stop	
		Updated top marking	





### TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	V
LIST OF TABLES	VI
PRODUCT FEATURES	
K8M800 SYSTEM OVERVIEW	5
K8M800 Overview	5
System Power Management	6
3D GRAPHICS ENGINE	6
2D GRAPHICS ENGINE	6
MPEG Video Playback	6
VIDEO CAPTURE	6
DVI MONITOR AND TV OUTPUT DISPLAY SUPPORT	6
HIGH SCREEN RESOLUTION DISPLAY SUPPORT	7
PINOUTS	8
PIN LISTS	10
PIN ARRANGEMENT	14
PIN DESCRIPTIONS	15
CPU Interface Pin Descriptions	
Accelerated Graphics Port Interface Pin Descriptions	
V-Link Interface Pin Descriptions	
CRT and Serial Bus Pin Interface Pin Descriptions	
Dedicated Digital Video Port 0 (DVP0) Pin Descriptions	
AGP-Multiplexed Digital Video Port 0 (GDVP0) Pin Descriptions	
AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions	
Clock, Reset, Power Control, General Purpose I/O, Interrupts and Test Pin Descriptions	
Reference Voltage and Compensation Pin Descriptions	
Power Pin Descriptions	
REGISTERS	
REGISTER OVERVIEW	27
Miscellaneous I/O	34
CONFIGURATION SPACE I/O	34
DEVICE 0 FUNCTION 0 REGISTERS - AGP	35
Device 0 Function 0 Header Registers	
Device 0 Function 0 Device-Specific Registers	
AGP Drive Control	37
AGP Miscellaneous Control	38



AGP Power Management Control	
HyperTransport Control	
AGP GART / Graphics Aperture	
AGP 3.x Registers	
DEVICE 0 FUNCTION 1 REGISTERS – ERROR REPORTING	
Device 0 Function 1 Header Registers	
Device 0 Function 1 Device-Specific Registers	
V-Link Error Control	
AGP Error Control	49
DEVICE 0 FUNCTION 2 REGISTERS – HOST CPU	50
Device 0 Function 2 Header Registers	50
Device 0 Function 2 Device-Specific Registers	
Host CPU HyperTransport Control	51
DEVICE 0 FUNCTION 3 REGISTERS - DRAM	57
Device 0 Function 3 Header Registers	
Device 0 Function 3 Device-Specific Registers	
DRAM Control	
Timer ControlROM Shadow Control	
SMM / APIC Control	
UMA Control	60
DEVICE 0 FUNCTION 4 REGISTERS - POWER MANAGEMENT	61
Device 0 Function 4 Header Registers	61
Device 0 Function 4 Device-Specific Registers	62
Power Management Control	
BIOS Scratch	
DEVICE 0 FUNCTION 7 REGISTERS – V-LINK	
Device 0 Function 7 Header Registers	
Device 0 Function 7 Device-Specific Registers	
PCI Bus Control	
V-Link Duty Control	
V-Link Compensation / Drive Control	69
DEVICE 1 REGISTERS – PCI-TO-PCI BRIDGE	70
Device 1 Header Registers	70
Device 1 Device-Specific Registers	72
AGP Bus Control	
Power Management	
FUNCTIONAL DESCRIPTION - INTEGRATED GRAPHICS	75
CONFIGURATION STRAPPING	76
PCI CONFIGURATION AND INTEGRATED AGP	76
PCI Configuration	
PCI Subsystem ID	
Integrated AGP	
DISPLAY MEMORY	78
DISPLAY INTERFACES	79
TFT Flat Panel DVI Interface	
CRT Interface	
CRT InterfaceI <sup>2</sup> C Serial Communications Port	79

-iii-





Desktop Graphics Modes - CRT or Single DVI Display	81
Desktop Graphics Modes - LCD XGA 1024x768 Multiple Display	82
Desktop Graphics Modes - LCD SXGA 1280x1024 Multiple Display	
Desktop Graphics Modes - LCD SXGA+ 1400x1050 Multiple Display	84
Desktop Graphics Modes - LCD UXGA 1600x1200 Multiple Display	85
Graphics Modes That Allow LCD Centering and Expansion	86
VGA Graphics Modes	87
VGA Graphics Modes  Direct Draw Graphics Modes	88
Graphics Modes for TV Display	89
ELECTRICAL SPECIFICATIONS	90
ABSOLUTE MAXIMUM RATINGS	90
SUPPLY CURRENT AND POWER CHARACTERISTICS	90
DC CHARACTERISTICS	91
AGP Signal Levels	92
AC TIMING SPECIFICATIONS	93
MECHANICAL SPECIFICATIONS	98





## **LIST OF FIGURES**

FIGURE 1. SYSTEM BLOCK DIAGRAM	5
FIGURE 2. BALL DIAGRAM (TOP VIEW) EXTERNAL AGP INTERFACE ENABLED	8
FIGURE 3. BALL DIAGRAM (TOP VIEW) – DISPLAY FUNCTIONS ENABLED ON EXTERNAL AGP	
FIGURE 4. GRAPHICS APERTURE ADDRESS TRANSLATION	43
FIGURE 5. INTEGRATED GRAPHICS CONTROLLER INTERNAL BLOCK DIAGRAM	75
FIGURE 6. DVI INTERFACE	79
FIGURE 7. AGP 3.0 (8X) SIGNAL LEVELS	92
FIGURE 8. TIMING DIAGRAM – HYPERTRANSPORT SETUP / HOLD AND DATA VALID	94
FIGURE 9. TIMING DIAGRAM – AGP 8X SIDE BAND ADDRESS TIMING	95
FIGURE 10. TIMING DIAGRAM – AGP 8X DATA TRANSFER TIMING	95
FIGURE 11. TIMING DIAGRAM – AGP 4X TRANSMIT TIMING	96
FIGURE 12. TIMING DIAGRAM – AGP 4X RECEIVE TIMING	96
FIGURE 13. TIMING DIAGRAM – AGP 8X TRANSMIT SOURCE-SYNCHRONOUS TIMING	96
FIGURE 14. TIMING DIAGRAM – AGP 8X RECEIVE SOURCE-SYNCHRONOUS TIMING	96
FIGURE 15. MECHANICAL SPECIFICATIONS – 587-PIN BGA PACKAGE WITH HEAT SPREADER	98





## LIST OF TABLES

TABLE 1. SUPPORTED CRT AND PANEL SCREEN RESOLUTIONS	7
TABLE 2. PIN LIST ( <u>NUMERICAL</u> ORDER) – EXTERNAL AGP INTERFACE ENABLED	10
TABLE 3. PIN LIST ( <u>ALPHABETICAL</u> ORDER) - EXTERNAL AGP INTERFACE ENABLED	
TABLE 4. PIN LIST ( <u>NUMERICAL</u> ORDER) – DISPLAY FUNCTIONS ENABLED ON AGP INTERFACE	
TABLE 5. PIN LIST ( <u>ALPHABETICAL</u> ORDER) - DISPLAY FUNCTIONS ENABLED ON AGP INTERFACE	
TABLE 6. REGISTERS	
TABLE 7. SYSTEM MEMORY MAP	58
TABLE 8. VGA/MDA MEMORY/IO REDIRECTION	
TABLE 9. DEFINITION OF STRAPPING BITS AT THE RISING EDGE OF THE RESET SIGNAL	76
TABLE 10. PCI SUBSYSTEM ID AND SUBSYSTEM VENDOR ID REGISTERS	77
TABLE 11. SUPPORTED FRAME BUFFER MEMORY CONFIGURATIONS	
TABLE 12. DESKTOP GRAPHICS DISPLAY MODES FOR CRT OR SINGLE DVI DISPLAY	81
TABLE 13. DESKTOP GRAPHICS MODES – LCD XGA 1024X768 MULTIPLE DISPLAY	82
TABLE 14. DESKTOP GRAPHICS MODES – LCD SXGA 1280X1024 MULTIPLE DISPLAY	83
TABLE 15. DESKTOP GRAPHICS MODES – LCD SXGA+ 1400X1050 MULTIPLE DISPLAY	84
TABLE 16. DESKTOP GRAPHICS MODES - LCD UXGA+ 1600X1200 MULTIPLE DISPLAY	85
TABLE 17. GRAPHICS MODES THAT ALLOW LCD CENTERING AND EXPANSION	
TABLE 18. VGA GRAPHICS MODES	
TABLE 19. DIRECT DRAW GRAPHICS MODES	88
TABLE 20. GRAPHICS MODES FOR TV DISPLAY	89
TABLE 21. ABSOLUTE MAXIMUM RATINGS	90
TABLE 22. SUPPLY CURRENT & POWER CHARACTERISTICS – INTERNAL / INTERFACE DIGITAL LOGI	C90
TABLE 23. SUPPLY CURRENT & POWER CHARACTERISTICS – ANALOG / REFERENCE VOLTAGES	90
TABLE 24. DC CHARACTERISTICS – HYPERTRANSPORT	91
TABLE 25. DC CHARACTERISTICS – V-LINK	91
TABLE 26. DC CHARACTERISTICS – AGP	
TABLE 27. DC CHARACTERISTICS – RESET, POWER OK, SUSPEND STATUS AND TEST	92
TABLE 28. AC TIMING MIN / MAX CONDITIONS	93
TABLE 29. AC CHARACTERISTICS – HYPERTRANSPORT CPU INTERFACE RECEIVE	
TABLE 30. AC CHARACTERISTICS – HYPERTRANSPORT CPU INTERFACE TRANSMIT	
TABLE 32. AC CHARACTERISTICS – AGP 8X	
TABLE 33. AC CHARACTERISTICS – V-LINK INTERFACE	
TABLE 34. AC CHARACTERISTICS -RESET, POWER OK AND SUSPEND	97





# K8M800 North Bridge

800MHz AMD Opteron/Athlon 64 HyperTransport<sup>TM</sup> Interface Integrated UniChrome Pro 3D / 2D Graphics Controller 533 MB / Sec V-Link Interface External 8x / 4x AGP Bus

#### PRODUCT FEATURES

#### • Defines Highly Integrated Solutions for High Performance Workstation & PC Desktop Designs

- High performance North Bridge with HyperTransport interface to AMD™ K8 CPU plus AGP 8x external bus to external Graphics Controller plus high-speed V-Link interface to South Bridge
- Combines with VIA VT8237 V-Link South Bridge for integrated LAN, Audio, Serial-ATA / RAID, ATA133 IDE and 8 USB 2.0 ports
- 587 Ball Grid Array package with 35 x 35 mm body size, 1.27mm ball pitch and heat spreader
- 1.5V core, 0.15 u process

#### • High Performance HyperTransport CPU Interface

- Processor interface via HyperTransport interface
- 800 / 600 / 400 / 200 MHz clock rates with 1600 / 1200 / 800 / 400 MT/s (Mega-Transfers per second) in both directions simultaneously (up to 6.4 GB/sec using 16-bit data transfer mode)
- 8 or 16-bit control / address / data transfer both directions (transmit and receive may be different widths and / or speeds)
- Default 8-bit / 200 MHz operation on startup with speedup to dual 16-bit, 800 MHz operation under software control
- Supports isochronous AGP-to-CPU and PCI-to-CPU transactions

#### • Full Featured Accelerated Graphics Port (AGP) 8x Controller

- AGP v3.0 compliant 8x/4x transfer mode with Fast Write support
- 1.5V AGP IO interface
- Pipelined split-transaction long-burst transfers up to 2.1 GB/sec (4 bytes x 533 MHz)
- Supports Side Band Addressing (SBA) mode
- Supports Flush / Fence commands
- Supports DBI (Dynamic Bus Inversion)
- Pseudo-synchronous AGP and CPU interfaces with optimal skew control
- Thirty-two level read and write request queue
- One-ninety-two level (quadwords) read data FIFO (1,536 bytes)
- Sixty-four level (quadwords) write data FIFO (512 bytes)
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
- VPX-64 / VPX-II support (see separate VIA VT8101 and VT8102 data sheet)





#### • High Bandwidth 533 MB/Sec 8-Bit V-Link Host Controller

- Supports 66 MHz, 4x and 8x transfer modes, V-Link Host interface with total bandwidth of 533 MB/sec
- Half duplex transfers with separate command / strobe for 4x 8-bit mode, full duplex for 8x 4-bit mode
- Request / Data split transaction
- Transaction assurance for V-Link Host to Client access eliminates V-Link Host-Client Retry cycles
- Intelligent V-Link transaction protocol to minimize data wait-state / throttle transfer latency
- Highly efficient V-Link arbitration with minimum overhead

#### • Advanced System Power Management Support

- ACPI 1.0B and PCI Bus Power Management 1.1 compliant
- Supports HTSTOP# (HyperTransport Bus Stop) protocol
- Low-leakage I/O pads





#### • Integrated UniChrome Pro Graphics with 2D / 3D / Video Controllers

- Optimized Unified Memory Architecture (UMA)
- Supports 16 / 32 / 64 MB Frame Buffer sizes
- 200 MHz Graphics Engine Clock
- Two independent 128-bit data paths between North Bridge and graphics core to improve the video performance, one for frame buffer access and one for texture / command access
- PCI v2.2 compliant
- AGP v3.0 compliant

#### **2D Acceleration Features**

- Hardware 2D rotation
- 128-bit 2D graphics engine
- Supports ROP3, 256 operations
- Supports 8 bpp, 15 / 16 bpp and 32 bpp color depth modes
- BitBLT (Bit Block Transfer) functions including alpha BLTs
- True-color hardware cursor (64x64x32 bpp) with 256-level blending effect
- Color expansion, source Color Key and destination Color Key
- Bresenham line drawing / style line function
- Transparency mode
- Window clipping
- Text function

#### **3D Acceleration Features**

#### **3D Graphics Processor**

- 128-bit 3D graphics engine
- Dual pixel rendering pipes
- Dual texture units
- Floating-point setup engine
- Internal full 32-bit ARGB format for high rendering quality
- 8K Texture Cache

#### **Capability**

- ROP2 supported
- Supports various texture formats, including: 16 / 32 bbp ARGB, 8 bbp Palletized (ARGB), YUV 422 / 420 and compressed texture (DXTC)
- Texture sizes up to 2048x2048
- Microsoft DirectX texture compression
- High quality texture filter for Nearest, Linear, Bi-linear, Tri-linear and Anisotropic modes
- Flat and Gouraud shading
- Vertex Fog and Fog Table
- Z-Bias, LOD-Bias, Polygon offset, Edge Anti-aliasing and Alpha Blending
- Bump mapping and cubic mapping
- Hardware Back-Face culling
- Specular Lighting

#### Performance

- Two textures per pass
- Triangle rate up to 4.5 million triangles per second
- Pixel rate up to 200 million pixels per second for 2 textures each
- Texel bilinear fill rate up to 400 million texels per second
- High quality dithering





#### Video Acceleration Features

#### **High Quality Video Processor**

- RGB555, RGB565, RGB8888 and YUV422 video playback formats
- High quality 5-tap horizontal and 5-tap vertical scaler (up or down) for both horizontal and vertical scaling (linear interpolation for horizontal and vertical p-scaling and filtering for horizontal and vertical down-scaling)
- Independent graphics and video gamma tables
- 2 sets of Color and Chroma key support
- Color enhancement for contrast, hue, saturation and brightness
- YUV-to-RGB color space conversion
- Bob, Weave, Median-filter and Adaptive de-interlacing modes
- 3:2 / 2:2 pull-down detection
- De-blocking mode support
- Combining of many special effects such as filter, scaling up or down, sub-picture blending, de-interlacing and de-blocking to one pass process
- Tear-free double / triple buffer flipping
- Input video vertical blanking or line interrupt
- Video gamma correction

#### Video Overlay

- Simultaneous graphics and TV video playback overlay
- Supports video window overlay
- Supports both YUV and RGB format Chroma key
- Supports 16 operations for Color and Chroma key
- Hardware sub-picture blending

#### **MPEG Video Playback**

- MPEG-2 hardware VLD (Various Length Decode), iDCT and motion compensation for full speed DVD and MPEG-2 playback at full D1 resolution
- MPEG-4 ASP (Advanced Simple Profile) Level 5 with GMC (Global Motion Compensation) L0 / L1 and 1/4 pixel MC support for high video quality and performance
- High quality DVD and streaming video playback
- DVD playback auto-flipping
- DVD sub-picture playback overlay

#### **Video Capture Capability**

- 8-bit capture port following ITU-R BT656, VIP1.1 and VIP2.0 standards supporting 16 / 32-bit RGB and YUV422 video capture formats
- Video capture and playback tear free auto flipping
- Multiplexed on Digital Video Port 0 (DVP0 selectable as Video Capture or TV-Out)
- External Hsync / Vsync support

#### **DuoView+TM** Capability

- WinXP, WinME and Win98 multi-monitor, extended desktop support
- Provides two independent display engines, each of which can display completely different information at different resolutions, pixel depths and refresh rates
- Improved display flexibility with simultaneous CRT / DVI, CRT / TV, DVI / TV and other combined operation

#### **Full Software Support**

- Microsoft DirectX 7.0, 8.0 and 9.0 compatible
- Microsoft DirectX Texture Compression (DXTC / S3TC)
- Supports OpenGL™
- Drivers for major operating systems and APIs: Windows<sup>®</sup> 9x / ME, Windows 2000, Windows XP, Direct3D<sup>™</sup>,
   DirectDraw<sup>™</sup>, DirectShow<sup>™</sup> and OpenGL<sup>™</sup> ICD for Windows 9x / ME and XP
- Windows NT 4.0 Standard VGA driver





#### • Extensive Display Support for External Video Output

- CRT interface
- Digital Video Port supporting TV-Out or Video Capture
- 12-bit interface to external TMDS transmitter for driving a DVI monitor
- 12-bit TV-Out interface to TV encoder

#### **CRT Display**

- CRT display interface with 24-bit true-color RAMDAC up to 350 MHz pixel rate with gamma correction capability
- Supports CRT resolutions up to 1920 x 1440

#### 12-bit TMDS Transmitter Interface

- 12-bit, 1.5V low-swing, DVO interface for connecting DVI Monitor through TMDS transmitter
- 12-bit DDR and clock rate up to 165 MHz
- Built-in digital phase adjuster to fine tune signal timing between clock and data bus

#### **TV-Out Interface**

- 12-bit DVO interface to external TV encoder for ATSC, NTSC or PAL TV display
- 1.5V signaling on GDVP0 port or 3.3V signaling on DVP0 port

#### Advanced Graphics Power Management Support

- Built-in reference voltage generator and monitor sense circuits
- Automatic panel power sequencing and VESA DPMS (Display Power Management Signaling) CRT power-down
- External I/O signal controls enabling of graphics controller into standby / suspend-off state
- Dynamic clock gating for inactive functions to achieve maximum power savings
- I<sup>2</sup>C Serial Bus and DDC / E-DDC Monitor Communications for Plug-and-Play configuration



#### K8M800 System Overview

The K8M800 is a high performance, cost-effective and energy efficient UMA North Bridge with integrated UniChrome Prographics / video controller used for the implementation of 64-bit capable desktop personal computer systems based on AMD Opteron/Athlon 64 processors.




Figure 1. System Block Diagram

A complete 64-bit Opteron/Athlon 64 chip set consists of the K8M800 North Bridge and the VT8237 V-Link South Bridge. The K8M800 integrates VIA's K8T800 system controller with high-performance UniChrome Pro graphics and video controller, and flat panel display and TV out interfaces into a single chip package. The K8M800 provides superior performance between the CPU/HyperTransport, V-Link interface and internal or external AGP 8x bus with pipelined, burst and concurrent operation. The VT8237 is a highly integrated peripheral controller, it includes V-Link-to-PCI / V-Link-to-LPC controllers, and integrates Serial ATA and Ultra DMA IDE controllers, USB2.0 host controller, 10/100Mb networking MAC, AC97 and system power management controllers. Its internal bus structure is based on a 66 MHz PCI bus that provides 2x bandwidth compared to previous generation PCI bridge chips.

#### **K8M800 Overview**

The K8M800 interfaces to the AMD Opteron/Athlon 64 processor via the HyperTransport interface with data transfer rate of 1.6 GT/sec, 1.2 GT/sec, 800 MT/sec or 400 MT/sec each direction (input and output), simultaneously, providing a total maximum data transfer bandwidth of 6.4 GB/sec. Isochronous AGP-to-CPU and PCI Master-to-CPU transactions are supported for time constraint, periodic data transmissions.

The AGP controller is AGP v3.0 compliant with up to 2.1GB/second data transfer rate. It supports pseudo-synchronous AGP and HyperTransport interface for optimal system performance. Deep read (1536 bytes) and write (512 bytes) FIFO are integrated for optimal bus utilization and minimum data transfer latency.

The K8M800 North Bridge interfaces to the South Bridge through the high-speed 8x 66 MHz (533MB/sec) V-Link interface. Deep pre-fetch and post write buffers are included to allow for concurrent CPU and V-Link operation. The combined K8M800 North Bridge and VT8237 South Bridge system supports enhanced PCI bus commands such as "Memory-Read-Line", "Memory-Read-Line",





Multiple" and "Memory-Write-Invalid" commands to minimize snoop overhead. In addition, advanced features are supported such as CPU write-back forward to PCI master, and CPU write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

#### **System Power Management**

For sophisticated system power management, the K8M800 supports LDTSTOP# (HyperTransport Bus Stop) protocol to minimize power consumption during suspend system states (S1 and S3). The K8M800 graphics accelerator implements auto clock gating for each engine to achieve power saving, and it moves to standby or suspend states to further reduce power consumption when idle. VESA DPMS (Display Power Management Signaling) CRT power-down is supported. Coupled with the VT8237 South Bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

#### 3D Graphics Engine

Featuring an integrated 128-bit 3D graphics engine, the K8M800 North Bridge utilizes a highly pipelined architecture that provides high performance along with superior image quality. Several new features enhance the 3D architecture, including two pixel rendering pipes, single-pass multitexturing, bump and cubic mapping, texture compression, edge anti-aliasing, vertex fog and fog table, hardware back-face culling, specular lighting, anisotropic filtering and an 8-bit stencil buffer. The chip also offers the industry's only simultaneous usage of single-pass multitexturing and single-cycle trilinear filtering – enabling stunning image quality without performance loss. Image quality is further enhanced with true 32-bit color rendering throughout the 3D pipeline to produce more vivid and realistic images. The advanced triangle setup engine provides industry leading 3D performance for a realistic user experience in games and other interactive 3D applications.

#### **2D Graphics Engine**

The K8M800 North Bridge's advanced 128-bit 2D graphics engine delivers high-speed 2D acceleration for productivity applications. The enhanced 2D architecture with direct access frame buffer capability optimizes UMA performance and provides acceleration of all color depths.

#### **MPEG Video Playback**

The K8M800 North Bridge provides the ideal architecture for high quality MPEG-2 based video applications. For MPEG video playback, the integrated video engine offloads the CPU by performing planar-to-packed format conversion and motion video compensation tasks, while its enhanced scaling algorithm delivers incredible full-screen video playback.

#### Video Capture

The K8M800 North Bridge implements an optional Video Capture Port which supports various video capture standards, including ITU-BT R656, VIP1.1 and VIP2.0 and is compliant with the most common video capture formats: 16 / 32-bit RGB and YUV422. With the integrated video capture feature, the K8M800 can provide high performance video effects for video capturing and playback.

#### **DVI Monitor and TV Output Display Support**

The K8M800 provides two AGP-multiplexed "Digital Video Port" interfaces (GDVP0 and GDVP1) plus a dedicated 12-bit digital video port interface (DVP0). Multiplexing display functions with the AGP bus allows the system to support an external AGP connector for future performance upgrades by adding an external AGP graphics controller. It also allows add-in cards to be designed with an AGP-compatible connector for implementation of the display interface logic to reduce cost in the base configuration. In value-system configurations, external AGP upgrade capability is not normally required by the system, allowing all the AGP pins to be used for implementation of very flexible display functions.

AGP-multiplexed digital video port 1 (GDVP1) implements a 12-bit TMDS transmitter interface which is designed to drive a DVI monitor via an external TMDS transmitter chip (such as the VIA VT1632). The dedicated digital video port (DVP0) is normally used for interfacing to a TV encoder (such as the VIA VT1622A or VT1622AM using 3.3V signal levels), however if DVP0 is used for video capture, the AGP-multiplexed GDVP0 digital video port may be configured instead for support of an external TV encoder (VIA VT1623 or VT1623M using low-voltage 1.5V signal levels).



The flexible display configurations of the K8M800 allow support of a flat panel monitor (TMDS / DVI interface), TV display and CRT display at the same time. Internally the K8M800 North Bridge provides two separate display engines, so if two display devices are connected, each can display completely different information at different resolutions, pixel depths and refresh rates. If more than two display devices are connected, the additional displays must have the same resolution, pixel depth, and refresh rate as one of the first two. The maximum display resolutions supported for one display device are listed in the table below. If more than one display is implemented (i.e., if both display engines are functioning at the same time), then available memory bandwidth may limit the display resolutions supported on one or both displays. This will be dependent on many factors including primarily clock rates and memory speeds (contact VIA for additional information).

#### **High Screen Resolution Display Support**

Resolutions	Resolution	Pixel Depths	System Memory Frame Buffer Size							
Supported	Name	Supported	16 MB	32 MB	64 MB					
640x480 (4:3)	VGA	8 / 16 / 32	V	V	V					
800x600 (4:3)	SVGA	8 / 16 / 32	V	V	V					
1024x768 (4:3)	XGA	8 / 16 / 32	V	V	V					
1280x1024 (5:4)	SXGA	8 / 16 / 32	V	V	V					
1400x1050 (4:3)	SXGA+	8 / 16 / 32	V	$\checkmark$	V					
1600x1200 (4:3)	UXGA	8 / 16 / 32	V	V	V					
1920x1440 (4:3)	UXGA	8 / 16	V	V	V					

Table 1. Supported CRT and Panel Screen Resolutions



	(),	(),	. <b>U</b>	. 🕹	¥.	0	D	О	Д	О	X	K	Д	О	Д	О	(),	(),	O	( )	( )	( )	Т	7 <b>0</b> 74	۷.,	. 0
26	VCC	VCC HT	RT COMP	1	GNDA		RCAD 7#	RCAD	RCAD 5#	RCAD 5	RCLK ©#	RCLK 0	RCAD 2#	RCAD 2	RCAD @	RCAD 0	VCC HT	VCC HT	GND	VCC	VCC	VCC	TEST IN	SOS ST#	PWR OK	CMD
25	VCC	VCC	VCC	RP COMP	VCCA RX	R CTL#	GND	RCAD 6#	GND	RCAD 4#	GND	RCAD 3#	GND	RCAD 1#	GND	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	VCC SUS	RE SET#	GND	VAD
24	VCC	VCC	VCC	VCC HT	VCC HT	R	RCAD 15	RCAD 6	RCAD 13	RCAD 4	RCLK 1	RCAD	$\mathop{\rm RCAD}_{10}$	RCAD 1	$\mathop{\rm RCAD}_{8}$	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	GND	$_{6}^{\mathrm{VAD}}$	VAD 3	VAD 2
23	GND	VCC HT	VCC HT	VCC	VCC	VCC HT	RCAD 15#	GND	RCAD 13#	GND	RCLK 1#	GND	RCAD 10#	GND	RCAD 8#	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	GND	DN CMD	UP STB	UP STB#
22	T CTL#	GND	VCCA TX	VCC HT	VCC	VCC	VCC HT	RCAD 14#	RCAD 14	RCAD 12#	RCAD 12	RCAD 11#	RCAD 11	RCAD #	RCAD 9	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	GND	DN STB#	GND	DN STB
21	T	GND	GNDA TX	TCAD 15#	VCC HT	VCC	VCC HT	VCC	GND	VCC HT	VCC	GND	VCC	VCC	GND	VCC	VCC	VCC	GND	ACC	VCC	VCC	VCC VL	VAD 1	V BE#	VL VREF
20	CAD 6#	TCAD	CAD (7#	GND	TCAD 15	VCC	G20	Н	ſ	X	L	M	Z	Ь	~	T	n	>	w	NCC	AA20	VCC VL	VCC VL	VAD 0	GND	VAD v
d 19	TCAD T	GND T	TCAD 1	TCAD 14	CAD T	VCC HT	G19			VCC	VCC	VCC			VCC	VCC	VCC	VCC	VCC		19	VCC V	VCC V	VL PCOMP	VAD (	V V PAR
nable 18	Ω		TCAD T	GND	CAD T	GND	18		GND	VCC HT	VCC	VCC	VCC	VCC	VCC	VCC	VCC HT	VCC 1	VCC VL		18	AL VCC	VCC V	GD1 PC	GD2	QD0
face E	TCAD TO	GND T	TCAD TO	TCAD G	ICLK To	GND G	17		VCC G	GND	GND	GND	GND	GND	GND	GND	GND	$^{\Lambda CC}_{\Lambda CC}$	VCC V		17	VCC V	DE V	GD4	GND	GD3 C
Diagram (Top View) External AGP Interface Enabled           11         12         13         14         15         16         17         18         1	Ω	TCLK G	TCLK TC 0#	GND	TCLK TO 1	VCC HT	16	VCC	VCC V HT I	GND G	GND	GND	GND	GND G	GND G	GND	GND G	A CC	VCC V		16	GND	G PAR B	GD5 C	D 9GD	GD7 C
al AGE	Ω	GND TC	TCAD TC	TCAD G	TCAD TC	VCC V	15	VCC V	VCC V	GND G	GND	GND	GND	GND G	GND G	GND	GND G	ACC A	VCC V		15	GND G	G SERR P.	GC# BE0	GADST B0F	GADST B0S GADST
Externs	Ω		, D	GND TC	TCAD TC	GND VG		Λ	VCC VG HT H	GND GI	GND G	GND G	GND G	GND G	GND G	GND G	GND G	A TA						GD9 G		GD8 GA
iew) E	a i	`	-				14												c vcc		14	C VCC	P G FO TRDY		11 GND	
[Op V]	TCAD 1	D GND	D TCAD	TCAD 9	D TCAD 8#	D GND	13	7)	C VCC	GND C	GND	COND	GND	O GND	QND C	COND	) GND	C VCC P AGP	c vcc		13	C VCC P AGP	AGP P VREF0	3 GD10	5 GD11	4 GD12
ram (	HT STP#	TCAD	TCAD 0#	GND	TCAD 8	GND	12	) ACC	YCC HT	GND C	GND	GND	GND	GND	GND	GND	GND	VCC AGP	C		12	VCC AGP	G EL STOP	GD13	GD15	GD14
	CLK		VCC	VCC	VCC	VCC HT	11	VCC	VCC HT	GND	GND	GND	GND	GND	GND	GND	GND	VCC AGP	VCC		111	VCC AGP	G DEVSEL	GC# BE2		GC# BE1
2. Ball	VCC	VCC	VCC	VCC	VCC	VCC HT	10	VCC	VCC HT	GND	GNB	GND	GND	GND	GND	GND	GND	VCC AGP	VCC		10	GND	G E IRDY	GD16	GD17	GD18
Figure 2.	VCC	VCC	VCC	VCC	VCC	VCC	6	VCC	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC AGP	VCC AGP	VCC AGP	VCC AGP		6	GND	G FRAME	GD19	GD22	GD20
*	GND	GND	GND	GND	GND	GND	85	VCC	VCC	VCC GFX	VCC GFX	VCC AGP	VCC AGP	VCC	VCC	VCC AGP	VCC AGP	VCC AGP			8	VCC AGP	GND	GD23	GND	GD21
7	DISP	GND	GND	DISP CLKI	INT A#	GND	G7														7	AGP AGP	GC# BE3	GD25	GADST B1F	GADST B1S
9	VCC PLL3	CND GND	NIX	GND	GND	VCC GFX	95	9Н	ſ	¥	Г	M	Z	Ь	~	Т	n	>	9M	9X	AA6	GND	AGP VREF1	$_{ m G}^{ m G}$	92QD	GD24
v	VCC PLL2	GND PLL2	GND PLL1	VCC PLL1	GND	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	GND	GND	VCC AGP	VCC AGP	GND	GND	VCC AGP	VCC AGP	GND	G DBIH	GD27	GND	GD28
4	VCC RGB	GND RGB	RSET	GND	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	GND	DVP0D3 TVD3	DVP0D7 TVD7	DVP0HS TVHS	OVP0DET TVCKR	GND	VCC AGP	VCC AGP	VCC AGP	VCC AGP	VCC AGP	VCC AGP	GND	G DBIL	GD31	GD30	GD29
က	AG	AR	GND DAC	BIST IN	VCC GFX	VCC GFX	VCC GFX	VCC GFX	GND	OVP0D2 TVD2	DVP0D8 DVP0D5 DVP0D6 DVP0D3 TVD8 TVD5 TVD6 TVD3	DVP0D11 DVP0D9 DVP0D10 DVP0D7 TVD11 TVD9 TVD10 TVD7	DVP0VS DVP0HS TVVS TVHS	DVP0CK DVP0DET TVCLK TVCKR	GND	VCC AGP	VCC AGP	VCC AGP	VCC AGP	VCC AGP	GNT	GND	GSBA 1#	GSBA 5#		GSBA 7#
2	AB	VCC DAC	SP CLK2	GP OUT	VCC GFX	VCC GFX	VCC GFX	GND	GND	DVP0D4 DVP0D1 DVP0D2 TVD4 TVD1 TVD2	OVPODS D TVD5	OVP0D9 D TVD9	GOP0	SP D CLK1 1	GND	VCC AGP	VCC AGP	VCC AGP	VCC AGP	AGP8X DT#	GST0	GND	GSBA 0#	GSBA 3#		GSBA 4#
OUTS 1	H SYNC		SP DAT2 (	VCC GFX	j	VCC	GND	GND	DVP0D0 TVD0	OVP0D4 D TVD4	VP0D8 D TVD8	OVPODII D	DVP0DE TVDE	SP DAT1 (	GND	GND 00	VCC QQ	AGP COMPP	AGP COMPN	G A REQ	GST1 (	GST2	G WBF	GSBA (	GSBST BS	GSBST C BF
PINOUTS Key 1		<b>B</b>	С	Q	표	Ħ	g	Н	J D	<b>K</b>	L D	M D	N	Р	R	T	U	V	W	Y	AA (	AB	AC	AD C	AE G	$\mathbf{AF}$

Pin Diagram



	( ) -	(),	. 🕹	. 🕹	<b>4</b>	0	О	Q	Д	D	$\times$	¥	О	D	D	О	(),	(),	0	( )	(1)	()	$\vdash$	7 <b>0</b> +4	~	. 0
26	VCC HT	VCC	RT	COMP	GNDA RX	GND	RCAD 7#	RCAD 7	RCAD 5#	RCAD 5	RCLK O#	RCLK 0	RCAD 2#	RCAD 2	RCAD 0#	RCAD 0	VCC	VCC HT	GND	VCC	VCC	VCC	TEST IN	SOS ST#	PWR OK	UP
25	ACC HIT	VCC	VCC	RP COMP	VCCA RX	R CTL#	GND	RCAD 6#	GND	RCAD 4#	GND	RCAD 3#	GND	RCAD 1#	GND	VCC	VCC	VCC	GND	VCC	VCC	VCC	VCC	RE SET#	GND	VAD
24	TH OOV	VCC	VCC	VCC HT	VCC HT	$_{ m CTL}^{ m R}$	RCAD 15	RCAD 6	RCAD 13	RCAD 4	RCLK 1	RCAD	RCAD 10	RCAD 1	RCAD 8	VCC	VCC	VCC HT	GND	VCC	VCC	VCC	GND	$_{6}^{\mathrm{VAD}}$	VAD 3	VAD 2
23	GND	VCC HT	VCC HT	VCC	VCC	VCC HT	RCAD 15#	GND	RCAD 13#	GND	RCLK 1#	GND	RCAD 10#	GND	RCAD 8#	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	GND	DN CMD	UP STB	UP STB#
22	T CTL#	GND	VCCA TX	VCC HT	VCC	VCC HT	VCC HT	RCAD 14#	RCAD 14	RCAD 12#	RCAD 12	RCAD 11#	RCAD 11	RCAD 9#	RCAD 9	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	GND	DN STB#	GND	DN STB
21	T CTL	GND	GNDA	TCAD 15#	VCC HT	VCC	VCC HT	VCC	GND	VCC	VCC HT	GND	VCC HT	VCC HT	GND	VCC HT	VCC	VCC HT	GND	VCC	VCC	VCC	VCC VL	VAD 1	V BE#	VL VREF
20	TCAD 6#	CAD	TCAD 47	GND	TCAD 15	VCC HT	G20	H	ſ	¥	Г	M	Z	Ь	~	Т	n	>	W	VCC	AA20	VCC VCC	VCC VL	$_0^{\mathrm{VAD}}$	GND	VAD 5
I AGP	TCAD 7 6	GND	TCAD 14#	TCAD 14	TCAD 1	VCC HT	G19			VCC	VCC	VCC			VCC	VCC	VCC	VCC	VCC		61	VCC VL	VCC VL	VL PCOMP	VAD 4	V PAR
Display Functions Enabled on External AGP           13   14   15   16   17   18   19	TCAD T	CAD	TCAD 7	GND	TCAD 1	GND	18		GND	VCC HT	VCC HT	, HT HT	VCC HT	VCC	VCC HT	VCC HT	VCC HT	vcc	VCC VL		18	ACC	VCC V	NC P	NC	NC
l on E3	TCAD T	GND T	TCAD T	TCAD 12	ICLK T	GND (	17		VCC HT	GND	GND	GND	GND	GND	GND	GND	GND	VCC V	vcc v		17	ACC A	DE BUG	NC	GND	NC
nabled 16	TCAD T	$\begin{bmatrix} \text{TCLK} \\ 0 \end{bmatrix}$	TCLK T 0#	GND	TCLK T	VCC HT	16	VCC	VCC V	GND C	GND	GND	GND	GND	GND	GND	GND	ACC \	VCC V		16	GND	NC E	NC	NC	NC
ions E	TCAD TO	GND T	TCAD T	TCAD G	TCAD To	VCC V	15	VCC V	VCC V HT	GND	GND	GND	GND	GND	GND	GND	GND G	ACC A	VCC V		15	GND G	NC	NC	NC	NC
Funct	TCAD TO	$\begin{bmatrix} \text{TCAD} \\ 2 \end{bmatrix} \mathbf{G}$	TCAD TC	GND	TCAD TC	GND V	14	Λ	VCC V HT I	GND G	GND G	GND G	GND	GND G	GND	GND G	GND G	A DAC	VCC V		41	VCC AGP	NC I	NC I	GND	NC
Display	TCAD TC	GND TC	TCAD TC	TCAD G	TCAD TC	GND G	13		VCC V	GND G	GND	GND	GND	GND	GND G	GND	GND G	VCC V AGP V	VCC V		13	VCC V	AGP VREF0	NC N		
1 -		9	TCAD TC 0#		TCAD TC		12 1	Ç			GND	GND G											NC AR		TV GTV	
Top View)	HT K STP#		1	C GND		C GND		C VCC	C VCC	D GND		_	D GND	D GND	D GND	D GND	D GND	C VCC	c vcc		12	C VCC		V GTV	D GTV	GTV T
$\smile$ $\sqcup$	CLK G	C HT RST#	OCC NCC	NCC VCC	C VCC	C VCC	11	c vcc	C VCC	D GND	D GND	D GND	D GND	D GND	D GND	D GND	D GND	C VCC P AGP	c vcc		11	D VCC AGP	SA Z	De GTV	OS GND	D4 SB DAT
Ball Diagram	C VCC	VCC HT	NCC	VCC	VCC H	YCC HT	10	) ACC	VCC HT	GND	GND	GND	CND	GND	GND	GND		VCC	VCC		10	GND C	, SB CLK	, GTVD6	GTVD1 GTVD5	GTVD2 GTVD4
Ball I	) VCC	ACC H C	ACC H	VCC	VCC	VCC	6	) ACC	, VCC GFX	VCC GFX	VCC	CCC	VCC	VCC	CEX	VCC AGP	VCC	VCC	VCC AGP		6	GND	GTV	GTV DE		
Figure 3.	CND	CND	GND	GND	GND	GND	C8	VCC	VCC	VCC GFX	VCC GFX	VCC AGP	VCC AGP	VCC	VCC	VCC AGP	VCC AGP	VCC AGP			œ	VCC AGP	GND	GTVD3	0 GND	GTV
Fig.	DCLK 0	GND	GND	DCLK I	INT A#A	GND	G7														7	VCC AGP	GDVP1 D11	NC	GTVD0	GTV CLKR
9	VCC PLL3	GND PLL3	XIIX	GND	GND	VCC GFX	95	9Н	ſ	¥	Г	Z	Z	4	~	Τ	n	>	9M	9X	AA6	GND	AGP VREF1	NC	GDVP1 D10	GDVP1 D09
v	VCC PLL2	GND PLL2	GND	VCC	GND	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	VCC GFX	GND	GND	$_{ m AGP}^{ m VCC}$	VCC AGP	GND	GND	VCC AGP	VCC AGP	GND	NC	GDVP1 D04	GND	GDVP1 D07
4	VCC RGB	GND RGB	RSET	GND	VCC GFX	VCC GFX	VCC GFX	VCC	VCC GFX	GND	DVP0D3 TVD3	DVP0D7 TVD7	DVP0HS TVHS	DVP0DET TVCKR	GND	VCC AGP	VCC AGP	VCC AGP	VCC AGP	VCC AGP	VCC AGP	GND	NC	GDVP1 DET	GDVP1 D08	GDVP1 D06
3	AG	AR	GND	BIST	VCC GFX	VCC GFX	VCC GFX	VCC GFX	GND	DVP0D2 TVD2	DVP0D8 DVP0D5 DVP0D6 DVP0D3 TVD8 TVD5 TVD6 TVD3	DVP0D11 DVP0D9 DVP0D10 DVP0D7 TVD11 TVD9 TVD10 TVD7	DVP0VS DVP0HS TVVS TVHS	DVP0CK DVP0DET TVCLK TVCKR	GND	VCC AGP	VCC AGP	VCC AGP	VCC	VCC AGP	DDC DAT	GND	GDVP1 DE	GDVP1 D03	GDVP1 GDVP1 CLK D08	GDVP1 CLK#
2	AB	VCC DAC	SP CLK2	GP OUT	VCC GFX	VCC GFX	VCC GFX	GND	GND	DVP0D4 DVP0D1 DVP0D2 TVD4 TVD1 TVD2	DVP0D5 TVD5	DVP0D9 1 TVD9	GOP0	SP CLK1	GND	VCC AGP	VCC AGP	VCC AGP	VCC AGP	NC	ENAVE E	GND	GDVP1 VS	GDVP1 HS		GDVP1 D05
1	H SYNC	V SYNC	SP DAT2	VCC GFX	VCC GFX	VCC GFX	GND	GND	DVP0D0 TVD0	JVP0D4 I TVD4	JVP0D8 I TVD8	OVP0D11 I	DVP0D F	SP DAT1	GND	GND 00	VCC QQ	AGP COMPP	AGP COMPN	DDC CLK	ENAVD I	ENABL T	GTV CLK#	GDVP1 (	GDVP1 D02	GDVP1 OD01
Kev	A	В	С	D	E	Ŧ	Ŋ	Н	ſ	$\mathbf{K}$	$\Gamma$	$\mathbf{M}$	Z	Ь	R	Τ	$\mathbf{n}$	Λ	W	Y	$\mathbf{A}\mathbf{A}$	$\mathbf{AB}^{\mathrm{I}}$	AC	AD (	AE	AF

Pin Diagram





#### **Pin Lists**

Table 2. Pin List (Listed by Pin Number) - External AGP Interface Enabled

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#	1	Pin Name
A01	О	HSYNC	D02	О	GPOUT	L22	I	RCAD12	AC07	Ю	GC#BE3	AE18 I	0 0	GD02
A02	ΑO	AB	D03	I	BISTIN	L23	I	RCLK1#	AC09	Ю	GFARME	AE19 I	o v	VAD4
A03	ΑO	AG	D04	P	GNDDAC	L24	I	RCLK1	AC10	Ю	GIRDY	AE21 I	o v	VBE#
A04	P	VCCRGB	D05	P	VCCPLL1	L26	I	RCLK0#	AC11	Ю	GDEVSEL	AE23	J I	JPSTB
A05	P	VCCPLL2	D07	I	DISPCLKI	M01	О	DVP0D11 / TVD11	AC12	Ю	GSTOP	AE24 I	O	VAD3
A06	P	VCCPLL3	D13	О	TCAD9	M02	О	DVP0D09 / TVD09	AC13	P	AGPVREF0	AE26	I F	PWROK
A07	O	DISPCLKO	D15	О	TCAD11	M03	О	DVP0D10 / TVD10 / strap	AC14	Ю	GTRDY	AF01	I	GSBSTBF
A11	I	GCLK	D17	О	TCAD12	M04	О	DVP0D07 / TVD07 / strap	AC15	Ю	GSERR	AF02	I	GSBA4#
A12	I	HTSTP#	D19	О	TCAD14	M22	I	RCAD11#	AC16	Ю	GPAR	AF03	I	GSBA7#
A13	O	TCAD1	D21	О	TCAD15#	M24	I	RCAD3	AC17		DEBUG	AF04 I	0 0	GD29
A14	O	TCAD1#	D25	ΑI	RPCOMP	M25	I	RCAD3#	AC25	P	VCCSUS	AF05 I	0 0	GD28
A15	O	TCAD3	D26	ΑI	RNCOMP	M26	I	RCLK0	AC26	I	TESTIN	AF06 I	0	GD24
A16	O	TCAD3#	E07	О	INTA#	N01	О	DVP0DE / TVDE	AD01	I	GSBA2#	AF07 I	0	GADSTB1S
A17	O	TCAD4	E12	О	TCAD8	N02	О	GPO0	AD02	I	GSBA3#	AF08 I	0 0	GD21
A18	O	TCAD4#	E13	О	TCAD8#	N03	О	DVP0VS / TVVS	AD03	I	GSBA5#	AF09 I	0 0	GD20
A19	O	TCAD6	E14	О	TCAD10	N04	О	DVP0HS / TVHS	AD04	Ю	GD31	AF10 I	0	GD18
A20	O	TCAD6#	E15	О	TCAD10#	N22	I	RCAD11	AD05	Ю	GD27	AF11 I	0	GC#BE1
A21	O	TCTL	E16	О	TCLK1	N23	I	RCAD10#	AD06	I	GRBF	AF12 I		GD14
A22	О	TCTL#	E17	О	TCLK1#	N24	I	RCAD10	AD07	IO	GD25	AF13 I	O	GD12
B01	O	VSYNC	E18	О	TCAD13	N26	I	RCAD2#	AD08	Ю	GD23	AF14 I	0	GD08
B02	P	VCCDAC	E19	О	TCAD13#	P01			AD09	IO	GD19	AF15 I	O	GADSTB0S
		AR	E20	О	TCAD15	P02	IO		AD10		GD16			GD07
B04	P	GNDRGB	E25	P	VCCARX	P03	О	DVP0CLK / TVCLK	AD11	l	GC#BE2			GD03
B05	P	GNDPLL2	E26	P	GNDARX	P04	О	DVP0DET / TVCKR	AD12		GD13	AF18 I		GD00
B06	P	GNDPLL3	F24	I	RCTL	P22	I	RCAD9#	AD13	l	GD10			VPAR
B11		HTRST#	F25	I	RCTL#	P24	I	RCAD1	AD14	l	GD09	AF20 I		VAD5
B12	O	TCAD0	G23	I	RCAD15#	P25	I	RCAD1#	AD15		GC#BE0			VLVREF
B14	O	TCAD2	G24	I	RCAD15	P26	I	RCAD2	AD16	l	GD05			ONSTB
B16	O	TCLK0	G26	I	RCAD7#	R22	I	RCAD9	AD17		GD04			JPSTB#
B18	O	TCAD5	H22	I	RCAD14#	R23	I	RCAD8#	AD18	l	GD01			VAD2
B20	О	TCAD7	H24	I	RCAD6	R24	I	RCAD8	AD19		VLPCOMP			VAD7
C01	IO	SPDAT2	H25	I	RCAD6#	R26	I	RCAD0#	AD20		VAD0	AF26	I I	JPCMD
	Ю	SPCLK2	H26	I	RCAD7	T01	P	GNDQQ	AD21		VAD1			
C03	P	GNDDAC	J01	О	DVP0D00 / TVD00 / strap	T26	I	RCAD0	AD22		DNSTB#			
		RSET	J22	I	RCAD14	U01	P	VCCQQ	AD23		DNCMD			
C05	P	GNDPLL1	J23	I	RCAD13#	V01	ΑI	AGPCOMPP	AD24		VAD6			
C06	I	XIN	J24	I	RCAD13		ΑI	AGPCOMPN	AD25		RESET#			
C12	O	TCAD0#	J26	I	RCAD5#	Y01	I	GREQ	AD26	I	SUSST#			
C13	O	TCAD9#	K01	О	DVP0D04 / TVD04 / strap	Y02	I	AGP8XDT#	AE01	I	GSBSTBS			
C14	O	TCAD2#	K02	О	DVP0D01 / TVD01 / strap	AA01	О	GST1	AE03	I	GSBA6#			
C15	O	TCAD11#	K03	О	DVP0D02 / TVD02 / strap		О	GST0	AE04	l	GD30			
C16	O	TCLK0#	K22	I	RCAD12#	AA03		GGNT	AE06	l	GD26			
C17	O	TCAD12#	K24	I	RCAD4	AB01		GST2	AE07		GADSTB1F			
C18	O	TCAD5#	K25	I	RCAD4#	AC01	I	GWBF	AE09		GD22			
C19	O	TCAD14#	K26	I	RCAD5	AC02	I	GSBA0#	AE10		GD17			
C20	O	TCAD7#	L01	О	DVP0D08 / TVD08	AC03		GSBA1#	AE12	l	GD15			
C21	P	GNDATX	L02	О	DVP0D05 / TVD05 / strap			GDBIL	AE13		GD11			
C22	P	VCCATX	L03	О	DVP0D06 / TVD06 / strap				AE15		GADSTB0F			
C26	ΑI	RTCOMP	L04	О	DVP0D03 / TVD03 / strap	AC06	P	AGPVREF1	AE16	IO	GD06			

VCCGFX (33 pins): D1, E1-4, F1-6, G2-5, H3-5, J4-5,9, K5,8-9, L5,8-9, M5,9, N5,9, P9, R9

VCCAGP (38 pins): M8, N8, T2-5,8-9, U2-5,8-9, V2-4,8-13, W2-4,9, Y3-5, AA4-5, AB7-8,11-14

VCCVL (16 pins): V14-17, W15-18, AB17-20, AC18-21

VCCHT (79 pins): A9-10,24-26, B9-10,23-26, C9-11,23-25, D9-11,22-24, E9-11,21-24, F10-11,15-16,19-23, G21-22, H21, J10-17, K18,21, L18,21, M18, N18,21, P18,21, R18,

T18,21-25, U18,21-26, V21-26

 $\textbf{GND} \qquad (149 \text{ pins}): \quad A8,23, B7-8,13,15,17,19,21-22, C7-8, D6,8,12,14,16,18,20, E5-6,8, F7-8,12-14,17-18,26, G1,25, H1-2,23, J2-3,18,21,25, K4,10-17,23, L10-17,25, L10-1$ 





Table 3. Pin List (Listed by Pin Name) - External AGP Interface Enabled

Pin#	Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names	Pin#		Pin Name
A02 AO	AB	AD13	Ю	GD10	AE01	I	GSBSTBS	AD25	Ι	RESET#	AF26	Ι	UPCMD
A03 AO	AG	AE13	Ю	GD11	AC15	Ю	GSERR	D26	ΑI	RNCOMP	AE23	I	UPSTB
Y02 I	AGP8XDT#	AF13	Ю	GD12	AA02	О	GST0	D25	ΑI	RPCOMP	AF23	Ι	UPSTB#
W01 AI	AGPCOMPN	AD12	Ю	GD13	AA01	O	GST1	C04	ΑI	RSET	AD20	Ю	VAD0
V01 AI	AGPCOMPP	AF12	Ю	GD14	AB01	О	GST2	C26	ΑI	RTCOMP	AD21	Ю	VAD1
AC13 P	AGPVREF0	AE12	Ю	GD15	AC12	Ю	GSTOP	P02	Ю	SPCLK1	AF24	Ю	VAD2
AC06 P	AGPVREF1	AD10	Ю	GD16	AC14	Ю	GTRDY	C02	Ю	SPCLK2	AE24	Ю	VAD3
B03 AO	AR	AE10	Ю	GD17	AC01	I	GWBF	P01	Ю	SPDAT1	AE19	Ю	VAD4
D03 I	BISTIN	AF10	Ю	GD18	A01	O	HSYNC	C01	Ю	SPDAT2	AF20	Ю	VAD5
AC17	DEBUG	AD09	Ю	GD19	B11	O	HTRST#	AD26	I	SUSST#	AD24	Ю	VAD6
D07 I	DISPCLKI	AF09	Ю	GD20	A12	I	HTSTP#	B12	О	TCAD0	AF25	Ю	VAD7
A07 O	DISPCLKO	AF08	Ю	GD21	E07	O	INTA#	C12	О	TCAD0#	AE21	Ю	VBE#
AD23 O	DNCMD	AE09	Ю	GD22	AE26	I	PWROK	A13	О	TCAD1	E25	P	VCCARX
AF22 O	DNSTB	AD08	Ю	GD23	T26	I	RCAD0	A14	О	TCAD1#	C22	P	VCCATX
AD22 O	DNSTB#	AF06	Ю	GD24	R26	I	RCAD0#	B14	О	TCAD2	B02	P	VCCDAC
P03 O	DVP0CLK / TVCLK	AD07	Ю	GD25	P24	I	RCAD1	C14	О	TCAD2#	D05	P	VCCPLL1
J01 O	DVP0D00 / TVD00 / strap	AE06	Ю	GD26	P25	I	RCAD1#	A15	О	TCAD3	A05	P	VCCPLL2
K02 O	DVP0D01 / TVD01 / strap	AD05	Ю	GD27	P26	I	RCAD2	A16	О	TCAD3#	A06	P	VCCPLL3
K03 O	DVP0D02 / TVD02 / strap	AF05	Ю	GD28	N26	I	RCAD2#	A17	О	TCAD4	U01	P	VCCQQ
L04 O	DVP0D03 / TVD03 / strap	AF04	Ю	GD29	M24	I	RCAD3	A18	О	TCAD4#	A04	P	VCCRGB
K01 O	DVP0D04 / TVD04 / strap	AE04	Ю	GD30	M25	I	RCAD3#	B18	О	TCAD5	AC25	P	VCCSUS
L02 O	DVP0D05 / TVD05 / strap	AD04	Ю	GD31	K24	I	RCAD4	C18	О	TCAD5#	AD19	ΑI	VLPCOMP
L03 O	DVP0D06 / TVD06 / strap	AC05	Ю	GDBIH / GPIPE#	K25	I	RCAD4#	A19	О	TCAD6	AF21	P	VLVREF
M04 O	DVP0D07 / TVD07 / strap	AC04	Ю	GDBIL	K26	I	RCAD5	A20	О	TCAD6#	AF19	Ю	VPAR
L01 O	DVP0D08 / TVD08	AC11	Ю	GDEVSEL	J26	I	RCAD5#	B20	О	TCAD7	B01	О	VSYNC
M02 O	DVP0D09 / TVD09	AC09	Ю	GFARME	H24	I	RCAD6	C20	О	TCAD7#	C06	I	XIN
M03 O	DVP0D10 / TVD10 / strap	AA03	O	GGNT	H25	I	RCAD6#	E12	О	TCAD8			
M01 O	DVP0D11 / TVD11	AC10	Ю	GIRDY	H26	I	RCAD7	E13	О	TCAD8#			
N01 O	DVP0DE / TVDE	E26	P	GNDARX	G26	I	RCAD7#	D13	О	TCAD9			
P04 O	DVP0DET / TVCKR	C21	P	GNDATX	R24	I	RCAD8	C13	О	TCAD9#			
N04 O	DVP0HS / TVHS	C03	P	GNDDAC	R23	I	RCAD8#	E14	О	TCAD10			
N03 O	DVP0VS / TVVS	D04	P	GNDDAC	R22	I	RCAD9	E15	О	TCAD10#			
AE15 IO	GADSTB0F	C05	P	GNDPLL1	P22	I	RCAD9#	D15	О	TCAD11			
AF15 IO	GADSTB0S	B05	P	GNDPLL2	N24	I	RCAD10	C15	О	TCAD11#			
AE07 IO	GADSTB1F	B06	P	GNDPLL3	N23	I	RCAD10#	D17	О	TCAD12			
AF07 IO	GADSTB1S	T01	P	GNDQQ	N22	I	RCAD11	C17	О	TCAD12#			
AD15 IO	GC#BE0	B04	P	GNDRGB	M22	I	RCAD11#	E18	О	TCAD13			
AF11 IO	GC#BE1	AC16	Ю	GPAR	L22	I	RCAD12	E19	О	TCAD13#			
AD11 IO	GC#BE2	N02	O	GPO0	K22	I	RCAD12#	D19	О	TCAD14			
AC07 IO		D02	О	GPOUT	J24	I	RCAD13	C19	О	TCAD14#			
A11 I	GCLK	AD06	I	GRBF	J23	I	RCAD13#	E20	О	TCAD15			
AF18 IO	GD00	Y01	I	GREQ	J22	I	RCAD14	D21	О	TCAD15#			
AD18 IO	GD01	AC02	I	GSBA0#	H22	I	RCAD14#	B16	О	TCLK0			
AE18 IO	GD02	AC03	I	GSBA1#	G24	I	RCAD15	C16	О	TCLK0#			
AF17 IO	GD03	AD01	I	GSBA2#	G23	I	RCAD15#	E16	О	TCLK1			
AD17 IO	GD04	AD02	I	GSBA3#	M26	I	RCLK0	E17	О	TCLK1#			
AD16 IO	GD05	AF02	I	GSBA4#	L26	I	RCLK0#	A21	О	TCTL			
AE16 IO	GD06	AD03	I	GSBA5#	L24	I	RCLK1	A22	О	TCTL#			
AF16 IO	GD07	AE03	I	GSBA6#	L23	I	RCLK1#	AC26	I	TESTIN			
AF14 IO	GD08	AF03	I	GSBA7#	F24	I	RCTL						
AD14 IO	GD09	AF01	I	GSBSTBF	F25	I	RCTL#						

VCCGFX (33 pins): D1, E1-4, F1-6, G2-5, H3-5, J4-5,9, K5,8-9, L5,8-9, M5,9, N5,9, P9, R9

VCCAGP (38 pins): M8, N8, T2-5,8-9, U2-5,8-9, V2-4,8-13, W2-4,9, Y3-5, AA4-5, AB7-8,11-14

VCCVL (16 pins): V14-17, W15-18, AB17-20, AC18-21

 $\textbf{VCCHT} \qquad \textbf{(79 pins):} \qquad \textbf{A9-10,24-26, B9-10,23-26, C9-11,23-25, D9-11,22-24, E9-11,21-24, F10-11,15-16,19-23, G21-22, H21, J10-17, K18,21, L18,21, M18, N18,21, P18,21, R18, P18,21, P1$ 

T18,21-25, U18,21-26, V21-26

VCC (44 pins): F9, H8-12,15-16, J8, K19, L19, M19, P8, R8,19, T19, U19, V18-19, W10-14,19, Y20-26, AA21-26, AB21-26

 $\textbf{GND} \qquad (149 \text{ pins}): \quad A8,23, B7-8,13,15,17,19,21-22, C7-8, D6,8,12,14,16,18,20, E5-6,8, F7-8,12-14,17-18,26, G1,25, H1-2,23, J2-3,18,21,25, K4,10-17,23, L10-17,25, H1-2,23, L10-17,25, H1-2,25, H1-2,25, H1-2,25, H1-2,25, H1-2,25, H1-2,25, H1-2,25, H1-2,25, H1$ 



Table 4. Pin List (Listed by Pin Number) - Display Functions Enabled on AGP Interface

Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Names
A01	О	HSYNC	D04	P	GNDDAC	M01	О	DVP0D11 / TVD11	AD09	О	GTVDE
A02	AO	AB	D05	P	VCCPLL1	M02	О	DVP0D09 / TVD09	AD10	О	GTVD06
A03	AO	AG	D07	I	DISPCLKI	M03	О	DVP0D10 / TVD10 / strap	AD11	О	GTVD07
A04	P	VCCRGB	D13	О	TCAD9	M04	О	DVP0D07 / TVD07 / strap	AD12	О	GTVD10
A05	P	VCCPLL2	D15	О	TCAD11	M22	I	RCAD11#	AD19	ΑI	VLPCOMP
A06	P	VCCPLL3	D17	О	TCAD12	M24	I	RCAD3	AD20	Ю	VAD0
A07	О	DISPCLKO	D19	О	TCAD14	M25	I	RCAD3#	AD21	IO	VAD1
A11	I	GCLK	D21	О	TCAD15#	M26	I	RCLK0	AD22	О	DNSTB#
A12	I	HTSTP#	D25	ΑI	RPCOMP	N01	О	DVP0DE / TVDE	AD23	О	DNCMD
A13	О	TCAD1	D26	ΑI	RNCOMP	N02	О	GPO0	AD24	IO	VAD6
A14	О	TCAD1#	E07	О	INTA#	N03	О	DVP0VS / TVVS	AD25	I	RESET#
A15	О	TCAD3	E12	О	TCAD8	N04	О	DVP0HS / TVHS	AD26	I	SUSST#
A16	О	TCAD3#	E13	О	TCAD8#	N22	I	RCAD11	AE01	О	GDVP1D02
A17	О	TCAD4	E14	О	TCAD10	N23	I	RCAD10#	AE03	О	GDVP1CLK
A18	О	TCAD4#	E15	О	TCAD10#	N24	I	RCAD10	AE04	О	GDVP1D08
A19	О	TCAD6	E16	О	TCLK1	N26	I	RCAD2#	AE06	О	GDVP1D10
A20	О	TCAD6#	E17	О	TCLK1#	P01	Ю	SPDAT1	AE07	О	GTVD00
A21	О	TCTL	E18	О	TCAD13	P02	Ю	SPCLK1	AE09	О	GTVD01
A22	О	TCTL#	E19	О	TCAD13#	P03	О	DVP0CLK / TVCLK	AE10	О	GTVD05
B01	О	VSYNC	E20	О	TCAD15	P04	О	DVP0DET / TVCKR	AE12	О	GTVD08
B02	P	VCCDAC	E25	P	VCCARX	P22	I	RCAD9#	AE13	О	GTVD11
B03	AO	AR	E26	P	GNDARX	P24	I	RCAD1	AE19	IO	VAD4
B04	P	GNDRGB	F24	I	RCTL	P25	I	RCAD1#	AE21	IO	VBE#
B05	P	GNDPLL2	F25	I	RCTL#	P26	I	RCAD2	AE23	I	UPSTB
B06	P	GNDPLL3	G23	I	RCAD15#	R22	I	RCAD9	AE24	IO	VAD3
B11	О	HTRST#	G24	I	RCAD15	R23	I	RCAD8#	AE26	I	PWROK
B12	O	TCAD0	G26	I	RCAD7#	R24	I	RCAD8	AF01	О	GDVP1D01
B14	O	TCAD2	H22	I	RCAD14#	R26	I	RCAD0#	AF02	O	GDVP1D05
B16	O	TCLK0	H24	I	RCAD6	T01	P	GNDQQ	AF03	О	GDVP1CLK#
B18	O	TCAD5	H25	I	RCAD6#	T26	I	RCAD0	AF04	O	GDVP1D06
B20	О	TCAD7	H26	I	RCAD7	U01	P	VCCQQ	AF05	О	GDVP1D07
C01	IO	SPDAT2	J01	О	DVP0D00 / TVD00 / strap	V01	ΑI	AGPCOMPP	AF06	О	GDVP1D09
C02	Ю	SPCLK2	J22	I	RCAD14	W01	ΑI	AGPCOMPN	AF07	I	GTVCLKR
C03	P	GNDDAC	J23	I	RCAD13#	Y02	I	AGP8XDT#	AF08	O	GTVCLK
C04	ΑI	RSET	J24	I	RCAD13	AC01	О	GTVCLK#	AF09	O	GTVD02
C05	P	GNDPLL1	J26	I	RCAD5#	AC02	О	GDVP1VS	AF10	О	GTVD04
C06	I	XIN	K01	О	DVP0D04 / TVD04 / strap	AC03	О	GDVP1DE	AF12	О	GTVD09
C12	О	TCAD0#	K02	О	DVP0D01 / TVD01 / strap	AC06	P	AGPVREF1	AF19	IO	VPAR
C13	О	TCAD9#	K03	О	DVP0D02 / TVD02 / strap	AC07	О	GDVP1D11	AF20	IO	VAD5
C14	O	TCAD2#	K22	I	RCAD12#	AC09	O	GTVHS	AF21	P	VLVREF
C15	O	TCAD11#	K24	I	RCAD4	AC11	O	GTVVS	AF22	О	DNSTB
C16	O	TCLK0#	K25	I	RCAD4#	AC13	P	AGPVREF0	AF23	I	UPSTB#
C17	O	TCAD12#	K26	I	RCAD5	AC17		DEBUG	AF24	IO	VAD2
C18	O	TCAD5#	L01	0	DVP0D08 / TVD08	AC25	P	VCCSUS	AF25	IO	VAD7
C19	O	TCAD14#	L02	O	DVP0D05 / TVD05 / strap	AC26	I	TESTIN	AF26	I	UPCMD
C20	O	TCAD7#	L03	O	DVP0D06 / TVD06 / strap	AD01	O	GDVP1D00			
C21	P	GNDATX	L04	O	DVP0D03 / TVD03 / strap	AD02	0	GDVP1HS			
C22	P	VCCATX	L22	I	RCAD12	AD03	O	GDVP1D03			
C26	AI	RTCOMP	L23	I	RCLK1#	AD04	I	GDVP1DET			
D02	O	GPOUT	L24	I	RCLK1	AD05	0	GDVP1D04			
D03	I	BISTIN DI FI A FI C CO 5 HO 5	L26	I	RCLK0#	AD08	О	GTVD03			

VCCGFX (33 pins): D1, E1-4, F1-6, G2-5, H3-5, J4-5,9, K5,8-9, L5,8-9, M5,9, N5,9, P9, R9

VCCAGP (38 pins): M8, N8, T2-5,8-9, U2-5,8-9, V2-4,8-13, W2-4,9, Y3-5, AA4-5, AB7-8,11-14

VCCVL (16 pins): V14-17, W15-18, AB17-20, AC18-21

VCCHT (79 pins): A9-10,24-26, B9-10,23-26, C9-11,23-25, D9-11,22-24, E9-11,21-24, F10-11,15-16,19-23, G21-22, H21, J10-17, K18,21, L18,21, M18, N18,21, P18,21, R18,

T18,21-25, U18,21-26, V21-26

VCC (44 pins): F9, H8-12,15-16, J8, K19, L19, M19, P8, R8,19, T19, U19, V18-19, W10-14,19, Y20-26, AA21-26, AB21-26

 $\textbf{GND} \qquad (149 \text{ pins}): \quad A8,23, B7-8,13,15,17,19,21-22, C7-8, D6,8,12,14,16,18,20, E5-6,8, F7-8,12-14,17-18,26, G1,25, H1-2,23, J2-3,18,21,25, K4,10-17,23, L10-17,25, H1-2,23, H1-2,23, H1-2,23, H1-2,23, H1-2,23, H1-2,23,$ 

M10-17,21,23,N10-17,25,P5,10-17,23,R1-5,10-17,21,25,T10-17,U10-17,V5,W5,21-26,AB2-6,9-10,15-16,AC8,22-24,AE2,5,8,11,14,17,20,22,25,AB2-6,9-10,15-16,AB2-6,AB2-6,9-10,15-16,AB2-6,A





Table 5. Pin List (Listed by Pin Name) - Display Functions Enabled on AGP Interface

Pin#	Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin #		Pin Names
A02 A	O AB	E26	P	GNDARX	R23	I	RCAD8#	E14	О	TCAD10
A03 A	O AG	C21	P	GNDATX	R22	I	RCAD9	E15	О	TCAD10#
Y02	I AGP8XDT#	C03	P	GNDDAC	P22	I	RCAD9#	D15	О	TCAD11
W01 A	AI AGPCOMPN	D04	P	GNDDAC	N24	I	RCAD10	C15	О	TCAD11#
V01 A	AI AGPCOMPP	C05	P	GNDPLL1	N23	I	RCAD10#	D17	О	TCAD12
AC13	P AGPVREF0	B05	P	GNDPLL2	N22	I	RCAD11	C17	О	TCAD12#
AC06	P AGPVREF1	B06	P	GNDPLL3	M22	I	RCAD11#	E18	О	TCAD13
B03 A	O AR	T01	P	GNDQQ	L22	I	RCAD12	E19	О	TCAD13#
D03	I BISTIN	B04	P	GNDRGB	K22	I	RCAD12#	D19	О	TCAD14
AC17	DEBUG	N02	О	GPO0	J24	I	RCAD13	C19	О	TCAD14#
D07	I DISPCLKI	D02	О	GPOUT	J23	I	RCAD13#	E20	О	TCAD15
A07 (	O DISPCLKO	AC01	О	GTVCLK#	J22	I	RCAD14	D21	О	TCAD15#
_	O DNCMD	AF08	О	GTVCLK	H22	I	RCAD14#	B16	О	TCLK0
	O DNSTB	AF07	I	GTVCLKR	G24	I	RCAD15	C16	О	TCLK0#
	O DNSTB#	AE07	О	GTVD00	G23	I	RCAD15#	E16	О	TCLK1
	O DVP0CLK / TVCLK	AE09	О	GTVD01	M26	I	RCLK0	E17	О	TCLK1#
	O DVP0D00 / TVD00 / strap	AF09	О	GTVD02	L26	I	RCLK0#	A21	О	TCTL
	O DVP0D01 / TVD01 / strap	AD08	О	GTVD03	L24	I	RCLK1	A22	О	TCTL#
	O DVP0D02 / TVD02 / strap	AF10	О	GTVD04	L23	I	RCLK1#	AC26	I	TESTIN
-	O DVP0D03 / TVD03 / strap	AE10	О	GTVD05	F24	I	RCTL	AF26	I	UPCMD
	O DVP0D04 / TVD04 / strap	AD10	O	GTVD06	F25	I	RCTL#	AE23	I	UPSTB
-	O DVP0D05 / TVD05 / strap	AD11	O	GTVD07	AD25	I	RESET#	AF23	I	UPSTB#
	O DVP0D06 / TVD06 / strap	AE12	O	GTVD08	D26	AI	RNCOMP	AD20	IO	VAD0
-	O DVP0D07 / TVD07 / strap	AF12	0	GTVD09	D25	AI	RPCOMP	AD21	IO	VAD1
-	O DVP0D08 / TVD08	AD12	0	GTVD10	C04	AI	RSET	AF24	IO	VAD2
1	O DVP0D09 / TVD09	AE13	0	GTVD11	C26	AI	RTCOMP	AE24	IO	VAD3
	O DVP0D10 / TVD10 / strap	AD09	0	GTVDE	P02	IO	SPCLK1	AE19	IO	VAD4
	O DVP0D11 / TVD11	AC09	0	GTVHS	C02	IO	SPCLK2	AF20	IO	VAD5
	O DVP0DE / TVDE O DVP0DET / TVCKR	AC11	0	GTVVS	P01	IO	SPDAT1	AD24	IO	VAD6
	O DVP0DET / TVCKR O DVP0HS / TVHS	A01 B11	0	HSYNC HTRST#	C01 AD26	IO	SPDAT2 SUSST#	AF25 AE21	IO	VAD7 VBE#
	O DVP0HS / TVHS	A12	I	HTSTP#	B12	O	TCAD0		10 <b>P</b>	VCCARX
	I GCLK	E07	0	INTA#	C12	0	TCAD0#	E25 C22		VCCARX
	O GDVP1CLK#	AE26	I	PWROK	A13	0	TCAD1	B02	P P	VCCATA VCCDAC
	O GDVP1CLK#	T26	I	RCAD0	A13	0	TCAD1#	D05	P	VCCPLL1
	O GDVP1CLK	R26	I	RCAD0#	B14	0	TCAD1#	A05	P	VCCPLL1 VCCPLL2
	O GDVP1D01	P24	I	RCAD1	C14	0	TCAD2#	A05 A06	P	VCCPLL2 VCCPLL3
	O GDVP1D01	P25	I	RCAD1#	A15	o	TCAD3	U01	P	VCCPLLS VCC00
-	O GDV11D02	P26	I	RCAD1# RCAD2	A16	o	TCAD3#	A04	P	VCCQQ VCCRGB
	O GDVP1D04	N26	I	RCAD2#	A17	o	TCAD4	AC25	P	VCCSUS
	O GDVP1D05	M24	I	RCAD3	A18	o	TCAD4#	AD19	ΑI	VLPCOMP
	O GDVP1D06	M25	I	RCAD3#	B18	o	TCAD5	AF21	P	VLVREF
	O GDVP1D07	K24	I	RCAD4	C18	O	TCAD5#	AF19	Ю	VPAR
	O GDVP1D08	K25	I	RCAD4#	A19	o	TCAD6	B01	O	VSYNC
	O GDVP1D09	K26	I	RCAD5	A20	O	TCAD6#	C06	I	XIN
	O GDVP1D10	J26	I	RCAD5#	B20	О	TCAD7			
	O GDVP1D11	H24	I	RCAD6	C20	О	TCAD7#			
	O GDVP1DE	H25	I	RCAD6#	E12	О	TCAD8			
	I GDVP1DET	H26	I	RCAD7	E13	O	TCAD8#			
	O GDVP1HS	G26	I	RCAD7#	D13	o	TCAD9			
	O GDVP1VS	R24	I	RCAD8	C13	o	TCAD9#			
	(33 pins): D1 E1 4 E1 6 G2 5 H3 5					<u> </u>	ı			

VCCGFX (33 pins): D1, E1-4, F1-6, G2-5, H3-5, J4-5,9, K5,8-9, L5,8-9, M5,9, N5,9, P9, R9

VCCAGP (38 pins): M8, N8, T2-5,8-9, U2-5,8-9, V2-4,8-13, W2-4,9, Y3-5, AA4-5, AB7-8,11-14

VCCVL (16 pins): V14-17, W15-18, AB17-20, AC18-21

VCCHT (79 pins): A9-10,24-26, B9-10,23-26, C9-11,23-25, D9-11,22-24, E9-11,21-24, F10-11,15-16,19-23, G21-22, H21, J10-17, K18,21, L18,21, M18, N18,21, P18,21, R18,

T18,21-25, U18,21-26, V21-26

VCC (44 pins): F9, H8-12,15-16, J8, K19, L19, M19, P8, R8,19, T19, U19, V18-19, W10-14,19, Y20-26, AA21-26, AB21-26

GND (149 pins): A8,23, B7-8,13,15,17,19,21-22, C7-8, D6,8,12,14,16,18,20, E5-6,8, F7-8,12-14,17-18,26, G1,25, H1-2,23, J2-3,18,21,25, K4,10-17,23, L10-17,25,


M10-17,21,23,N10-17,25,P5,10-17,23,R1-5,10-17,21,25,T10-17,U10-17,V5,W5,21-26,AB2-6,9-10,15-16,AC8,22-24,AE2,5,8,11,14,17,20,22,25,AB2-6,9-10,15-16,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-6,AB2-





#### Pin Arrangement

Pinouts for the K8M800 North Bridge chip were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX and NLX) were also considered and can typically follow the same general component placement. If desired by the PCB layout engineer, for better routing, the North Bridge chip can be oriented 45 degrees clockwise rotated from the position shown below.







#### **Pin Descriptions**

#### **CPU Interface Pin Descriptions**

of a fine fine of the descriptions							
"HyperTransport" Transmit Interface							
Signal Name	Pin #	I/O	Signal Description				
TCAD15 / TCAD15#	E20, D21	О	Transmit Differential Control / Address / Data Pair 15.				
TCAD14 / TCAD14#	D19, C19	О	Transmit Differential Control / Address / Data Pair 14.				
TCAD13 / TCAD13#	E18, E19	О	Transmit Differential Control / Address / Data Pair 13.				
TCAD12 / TCAD12#	D17, C17	О	Transmit Differential Control / Address / Data Pair 12.				
TCAD11 / TCAD11#	D15, C15	О	Transmit Differential Control / Address / Data Pair 11.				
TCAD10 / TCAD10#	E14, E15	О	Transmit Differential Control / Address / Data Pair 10.				
TCAD9 / TCAD9#	D13, C13	О	Transmit Differential Control / Address / Data Pair 9.				
TCAD8 / TCAD8#	E12, E13	О	Transmit Differential Control / Address / Data Pair 8.				
TCAD7 / TCAD7#	B20, C20	О	Transmit Differential Control / Address / Data Pair 7.				
TCAD6 / TCAD6#	A19, A20	О	Transmit Differential Control / Address / Data Pair 6.				
TCAD5 / TCAD5#	B18, C18	О	Transmit Differential Control / Address / Data Pair 5.				
TCAD4 / TCAD4#	A17, A18	Ο	Transmit Differential Control / Address / Data Pair 4.				
TCAD3 / TCAD3#	A15, A16	О	Transmit Differential Control / Address / Data Pair 3.				
TCAD2 / TCAD2#	B14, C14	О	Transmit Differential Control / Address / Data Pair 2.				
TCAD1 / TCAD1#	A13, A14	О	Transmit Differential Control / Address / Data Pair 1.				
TCAD0 / TCAD0#	B12, C12	Ο	Transmit Differential Control / Address / Data Pair 0.				
TCLK0 / TCLK0#	B16, C16	О	Transmit Differential Clock Pair 0. Clock for TCAD 0-7.				
TCLK1 / TCLK1#	E16, E17	О	Transmit Differential Clock Pair 1. Clock for TCAD 8-15.				
TCTL / TCTL#	A21, A22	О	Transmit Differential Control.				
		66	HyperTransport" Receive Interface				
RCAD15 / RCAD15#	G24, G23	I	Receive Differential Control / Address / Data Pair 15.				
RCAD14 / RCAD14#	J22, H22	I	Receive Differential Control / Address / Data Pair 14.				
RCAD13 / RCAD13#	J24, J23	I	Receive Differential Control / Address / Data Pair 13.				
RCAD12 / RCAD12#	L22, K22	I	Receive Differential Control / Address / Data Pair 12.				
RCAD11 / RCAD11#	N22, M22	I	Receive Differential Control / Address / Data Pair 11.				
RCAD10 / RCAD10#	N24, N23	I	Receive Differential Control / Address / Data Pair 10.				
RCAD9 / RCAD9#	R22, P22	I	Receive Differential Control / Address / Data Pair 9.				
RCAD8 / RCAD8#	R24, R23	I	Receive Differential Control / Address / Data Pair 8.				
RCAD7 / RCAD7#	H26, G26	I	Receive Differential Control / Address / Data Pair 7.				
RCAD6 / RCAD6#	H24, H25	I	Receive Differential Control / Address / Data Pair 6.				
RCAD5 / RCAD5#	K26, J26	I	Receive Differential Control / Address / Data Pair 5.				
RCAD4 / RCAD4#	K24, K25	I	Receive Differential Control / Address / Data Pair 4.				
RCAD3 / RCAD3#	M24, M25	I	Receive Differential Control / Address / Data Pair 3.				
RCAD2 / RCAD2#	P26, N26	I	Receive Differential Control / Address / Data Pair 2.				
RCAD1 / RCAD1#	P24, P25	I	Receive Differential Control / Address / Data Pair 1.				
RCAD0 / RCAD0#	T26, R26	I	Receive Differential Control / Address / Data Pair 0.				
RCLK0 / RCLK0#	M26, L26	I	Receive Differential Clock Pair 0. Clock for RCAD 0-7.				
RCLK1 / RCLK1#	L24, L23	I	Receive Differential Clock Pair 1. Clock for RCAD 8-15.				
RCTL / RCTL#	F24, F25	I	Receive Differential Control.				
			"HyperTransport" Control				
HTRST#	B11	О	HyperTransport Reset. Connect to RESET# pin of K8 CPU. 1.5V swing. Active				
			when the RESET# input is active.				
HTSTP#	A12	I	HyperTransport Stop. Connect to South Bridge DPSLP# pin.				
		, ,1	MO CDITRED TO THE TOTAL TO CDITRED TO THE TOTAL TO CDITRED TO THE TOTAL				

<sup>&</sup>quot;Transmit" pins should be connected to the K8 CPU "In" pins. "Receive" pins should be connected to the K8 CPU "Out" pins. See the HyperTransport specs and the specs for the K8 CPU models to be supported for additional information.





#### **Accelerated Graphics Port Interface Pin Descriptions**

	AGP Bus Interface								
Signal Name	Pin #	I/O	Signal Description						
GD[31:0]	(see	Ю	Address / Data Bus. Address is driven with GDS assertion for AGP-style transfers and						
	pin list)		with GFRAME# assertion for PCI-style transfers.						
GC#BE[3:0]	AC7	IO	Command / Byte Enable. (Interpreted as GC/BE# for AGP 2x/4x and GC#/BE for 8x).						
	AD11		For AGP cycles these pins provide command information (different commands than for						
(GCBE[3:0]#	AF11		PCI) driven by the master (graphics controller) when requests are being enqueued using						
for 4x mode)	AD15		GPIPE# (2x/4x only as GPIPE# isn't used in 8x mode). These pins provide valid byte						
			information during AGP write transactions and are driven by the master. The target (this						
			chip) drives these lines to "0000" during the return of AGP read data. For PCI cycles,						
			commands are driven with GFRAME# assertion. Byte enables corresponding to supplied or						
			requested data are driven on following clocks.						
GPAR	AC16	IO	<b>AGP Parity.</b> A single parity bit is provided over GD[31:0] and GC#BE[3:0].						
GDBIH / GPIPE#	AC5	IO	<b>Dynamic Bus Inversion High / Low.</b> AGP 8x transfer mode only. Driven by the source to						
<b>GDBIL</b>			indicate whether the corresponding data bit group (GDBIH for GD[31:16] and GDBIL for						
	AC4		GD[15:0]) needs to be inverted on the receiving end (1 on GDBIx indicates that the						
			corresponding data bit group should be inverted). Used to limit the number of						
			simultaneously switching outputs to 8 for each 16-pin group.						
			Pipelined Request. Not used by AGP 8x. Asserted by the master (external graphics						
			controller) to indicate that a full-width request is to be enqueued by the target (North						
			Bridge). The master enqueues one request each rising edge of GCLK while GPIPE# is						
			asserted. When GPIPE# is deasserted no new requests are enqueued across the AD bus.						
			<b>Note</b> : See RxAE[1] for GPIPE# / GDBIH pin function selection.						
GADSTB0F	AE15	IO	Bus Strobe 0. Source synchronous strobes for GD[15:0] (the agent that is providing the						
(GADSTB0  for  4x),			data drives these signals). For 8x transfer mode, GADSTB0 is interpreted as GADSTB0F						
GADSTB0S	AF15		("First" strobe) and GADSTB0# as GADSTB0S ("Second" strobe). GADSTB0 and						
(GADSTB0# for 4x)			GADSTB0# provide timing for 4x mode.						
GADSTB1F	AE7	IO	<b>Bus Strobe 1.</b> Source synchronous strobes for GD[31:16] (i.e., the agent that is providing						
(GADSTB1 for 4x),			the data drives these signals). For 8x transfer mode, GADSTB1 is interpreted as						
GADSTB1S	AF7		GADSTB1F ("First" strobe) and GADSTB1# as GADSTB1S ("Second" strobe).						
(GADSTB1# for 4x)			GADSTB1 and GADSTB1# provide timing for 4x transfer mode.						
GFRAME	AC9	IO	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one						
(GFRAME# for 4x)			more data transfer is desired by the cycle initiator. Interpreted as active high for 8x.						
GIRDY	AC10	IO	<b>Initiator Ready.</b> (Interpreted as active low for PCI/AGP2x/4x and high for AGP 8x). For						
(GIRDY# for 4x)			AGP write cycles, the assertion of this pin indicates that the master is ready to provide all						
			write data for the current transaction. Once this pin is asserted, the master is not allowed to						
			insert wait states. For AGP read cycles, the assertion of this pin indicates that the master is						
			ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a						
			wait state during the initial block of a read transaction. However, it may insert wait states						
			after each block transfers. For PCI cycles, asserted when the initiator is ready for data						
CEDDA	A C1 4	10	transfer.						
GTRDY# for 4x)	AC14	IO	<b>Target Ready.</b> (Interpreted as active low for PCI/AGP2x/4x and high for AGP 8x). For						
(GTRDY# for 4x)			AGP cycles, indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or						
			(when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete						
			subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfer for both read and write						
			transactions. For PCI cycles, asserted when the target is ready for data transfer.						
GDEVSEL	AC11	Ю	Device Select (PCI transactions only). This signal is driven by the North Bridge when a						
(GDEVSEL#	ACII	10	PCI initiator is attempting to access main memory. It is an input when the chip is acting as						
for 4x mode)			PCI initiator. Not used for AGP cycles. Interpreted as active high for AGP 8x.						
101 TA IIIOUC)	1		1 of inflation. Not used for Aor cycles. Interpreted as active high for Aor 6x.						





			AGP Bus Interface (continued)
Signal Name	Pin#	I/O	Signal Description
GSTOP (GSTOP# for 4x)	AC12	IO	<b>Stop (PCI transactions only).</b> Asserted by the target to request the master to stop the current transaction. Interpreted as active high for AGP 8x.
AGP8XDT#	Y2	I	<b>AGP 8x Transfer Mode Detect.</b> Low indicates that the external graphics card can support 8x transfer mode
GRBF (GRBF# for 4x)	AD6	I	<b>Read Buffer Full.</b> Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When GRBF# is asserted, the North Bridge will not return low priority read data to the graphics controller.
GWBF (GWBF# for 4x)	AC1	I	Write Buffer Full.
<b>GSBA[7:0]#</b> (GSBA[7:0] for 4x)	(see pin list)	I	<b>Side Band Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (North Bridge). These pins are ignored until enabled.
GSBSTBF (GSBSTB for 4x), GSBSTBS (GSBSTB# for 4x)	AF1 AE1	I	<b>Side Band Strobe.</b> Driven by the master to provide timing for GSBA[7:0]. 8x mode uses GSBSTBF ("First" strobe) and GSBSTBS ("Second" strobe). These signals are interpreted as GSBSTB & GSBSTB# for AGP4x.
GST[2:0]	AB1 AA1 AA2	O	<ul> <li>Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</li> <li>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</li> <li>001 Indicates that previously requested high priority read data is being returned to the master.</li> <li>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</li> <li>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</li> <li>100 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>101 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>110 Reserved. (arbiter must not issue, may be defined in the future).</li> <li>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRAME#. GST[2:0] are always outputs from the target (North Bridge logic) and inputs to the master (graphics controller).</li> </ul>
GREQ (GREQ# for 4x)	Y1	I	Request. Master (graphics controller) request for use of the AGP bus.
GGNT (GGNT# for 4x)	AA3	О	<b>Grant.</b> Permission is given to the master (graphics controller) to use the AGP bus.
GSERR (GSERR# for 4x)	AC15	Ю	AGP System Error.

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Only one of the two will be used; the signals associated with the other will not be used. GRBF# has an internal pullup to maintain it in the deasserted state in case it is not implemented on the master device. AGP 8x mode allows only SBA (GPIPE# isn't used in 8x mode).

Note: AGP 8x signal levels are 0V and 0.8V. AGP 8x mode maintains most signals at a low level when inactive resulting in no current flow.





#### V-Link Interface Pin Descriptions

	V-Link Interface								
Signal Name	Pin #	I/O	Signal Description						
VAD7,	AF25	IO	Address / Data Bus. Also used to pass strap information from the South Bridge to the North						
VAD6,	AD24	Ю	Bridge (the actual straps are on the indicated South Bridge pin and that information is passed to						
VAD5,	AF20	Ю	the North Bridge at reset time via the VAD pins).						
VAD4,	AE19	IO							
VAD3,	AE24	IO							
VAD2,	AF24	IO							
VAD1,	AD21	IO							
VAD0	AD20	IO							
VPAR	AF19	IO	Parity.						
VBE#	AE21	Ю	Byte Enable.						
UPCMD	AF26	I	Command from Client (South Bridge) to Host (North Bridge).						
UPSTB	AE23	I	Strobe from Client to Host.						
UPSTB#	AF23	I	Complement Strobe from Client to Host.						
DNCMD	AD23	О	Command from Host (North Bridge) to Client (South Bridge).						
DNSTB	AF22	О	Strobe from Host to Client.						
DNSTB#	AD22	О	Complement Strobe from Host to Client.						





#### **CRT and Serial Bus Pin Interface Pin Descriptions**

	CRT Interface							
Signal Name	Pin#	I/O	Signal Description					
AR	В3	AO	Analog Red. Red output to CRT monitor.					
AG	A3	AO	Analog Green. Green output to CRT monitor.					
AB	A2	AO	Analog Blue. Blue output to CRT monitor.					
RSET	C4	ΑI	<b>CRT Output Reference Resistor.</b> Tie to GNDRGB through an external 90.9 $\Omega \pm 1\%$ resistor to					
			control the "RGB" RAMDAC full-scale current.					
HSYNC	A1	О	Horizontal Sync. Digital output to CRT monitor.					
VSYNC	B1	О	Vertical Sync. Digital output to CRT monitor.					

	Integrated Graphics SMBus Interface						
Signal Name	Pin #	I/O	Signal Description				
SPCLK[2:1]	C2, P2	IO	Serial Port (SMB/I2C) Clocks. Clocks for serial data transfer. SPCLK1 is typically used for				
			I <sup>2</sup> C communications. SPCLK2 is typically used for CRT Display DDC communications.				
SPDAT[2:1]	C1, P1		Serial Port (SMB/I2C) Data. Data signals for serial data transfer. SPDAT1 is typically used for				
			I <sup>2</sup> C communications. SPDAT2 is typically used for CRT Display DDC communications.				





#### **Dedicated Digital Video Port 0 (DVP0) Pin Descriptions**

The DVP0 dedicated Digital Video Port can be configured as either a TV Encoder interface port or a Video Capture input port, selectable via strap pins DVP0D[6:5] (see the TV Encoder Interface and Video Capture Interface pin descriptions for details).

	Dedicated Digital Video Port 0 (DVP0)									
Signal Name	Pin #	I/O	Signal Description							
<b>DVP0D11</b> / TVD11 / CAPD11,	M1	О	<b>Digital Video Port 0 Data.</b> Default output drive is 8 mA. 16 mA may be							
<b>DVP0D10</b> / TVD10 / CAPD10 / strap,	M3		selected via SR3D[6]=1.							
<b>DVP0D9</b> / TVD9 / CAPD9 / strap,	M2									
<b>DVP0D8</b> / TVD8 / CAPD8 / strap,	L1		NOTE: DVP0D[6:0] are also used for power-up reset straps for the							
<b>DVP0D7</b> / TVD7 / CAPD7 / strap,	M4		embedded graphics controller. Check the Strap Pin table for details.							
<b>DVP0D6</b> / TVD6 / CAPD6 / strap,	L3									
<b>DVP0D5</b> / TVD5 / CAPD5 / strap,	L2									
<b>DVP0D4</b> / TVD4 / CAPD4 / strap,	K1									
DVP0D3 / TVD3 / CAPD3 / strap,	L4									
DVP0D2 / TVD2 / CAPD2 / strap,	K3									
<b>DVP0D1</b> / TVD1 / CAPD1 / strap,	K2									
DVP0D0 / TVD0 / CAPD0 / strap	J1									
DVP0HS / TVHS / CAPHS	N4	О	Digital Video Port 0 Horizontal Sync. Internally pulled down.							
DVP0VS / TVVS / CAPVS	N3	О	Digital Video Port 0 Vertical Sync. Internally pulled down.							
DVP0DE / TVDE	N1	О	Digital Video Port 0 Data Enable. Internally pulled down.							
DVP0DET / TVCLKR / CAPBCLK	P4	I	<b>Digital Video Port 0 Display Detect.</b> If VGA register 3C5.12[5]=0,							
			3C5.1A[5] will read 1 if display is connected. Tie to GND if not used.							
DVP0CLK / TVCLK / CAPACLK	P3	О	Digital Video Port 0 Clock. Internally pulled down.							

The terminology "3C5.nn" above refers to the VGA "Sequencer" registers at I/O port 3C5 index "nn"

Dedicated I	Dedicated Digital Video Port 0 (DVP0) - TV Encoder Interface									
Signal Name	Pin #	I/O	Signal Description							
TVD11 / DVP0D11 / CAPD11,	M1	О	TV Encoder 0 Data.							
<b>TVD10</b> / DVP0D10 / CAPD10 / strap,	M3									
TVD9 / DVP0D9 / CAPD9 / strap,	M2		To configure DVP0 as a TV Out interface port, pins DVP0D[6:5] must be							
TVD8 / DVP0D8 / CAPD8 / strap,	L1		strapped high.							
TVD7 / DVP0D7 / CAPD7 / strap,	M4									
TVD6 / DVP0D6 / CAPD6 / strap,	L3		Note: One TV Encoder interface is supported through either DVP0 or							
TVD5 / DVP0D5 / CAPD5 / strap,	L2		GDVP1.							
TVD4 / DVP0D4 / CAPD4 / strap,	K1									
TVD3 / DVP0D3 / CAPD3 / strap,	L4									
TVD2 / DVP0D2 / CAPD2 / strap,	K3									
TVD1 / DVP0D1 / CAPD1 / strap,	K2									
TVD0 / DVP0D0 / CAPD0 / strap	J1									
TVHS / DVP0HS / CAPHS	N4	О	TV Encoder 0 Horizontal Sync. Internally pulled down.							
TVVS / DVP0VS / CAPVS	N3	О	TV Encoder 0 Vertical Sync. Internally pulled down.							
TVDE / DVP0DE	N1	О	TV Encoder 0 Display Enable. Internally pulled down.							
TVCLKR / DVP0DET / CAPBCLK	P4	I	TV Encoder 0 Clock Return. Input from TV encoder. Internally pulled							
			down.							
TVCLK / DVP0CLK / CAPACLK	Р3	О	TV Encoder 0 Clock Out. Output to TV encoder. Internally pulled							
			down.							

The above pins may be connected to an external TV Encoder chip such as a VIA VT1622A or VT1622AM for driving a TV set. I/O pads for the pins on this page are powered by VCCGFX (3.3V I/O).





#### **Dedicated Digital Video Port 0 (DVP0)** CCIR601 / CCIR656 / VIP1.1 / VIP2.0 Video Capture Port (VCP) I/O Pin# **Signal Name Signal Description** Video Capture Data. To configure DVP0 as a video capture port, pin DVP0D6 must be strapped low. Pin Function: 8-Bit Mode 16-Bit Mode CAPD15 / GPO0 N5 CAPBD7 CAPAD15 CAPD14 / GPOUT D2CAPBD6 CAPAD14 CAPD13 / SPDAT1 P1 CAPBD5 CAPAD13 P2 CAPD12 / SPCLK1, CAPBD4 CAPAD12 **CAPD11** / DVP0D11 / TVD11, M1 CAPBD3 CAPAD11 CAPD10 / DVP0D10 / TVD10 / strap. M3 CAPBD2 CAPAD10 CAPD9 / DVP0D9 / TVD9 / strap, M2CAPBD1 CAPAD9 CAPD8 / DVP0D8 / TVD8 / strap, L1 CAPBD0 CAPAD8 CAPD7 / DVP0D7 / TVD7 / strap, M4 CAPAD7 CAPAD7 CAPD6 / DVP0D6 / TVD6 / strap, L3 CAPAD6 CAPAD6 CAPD5 / DVP0D5 / TVD5 / strap, L2 CAPAD5 CAPAD5 CAPD4 / DVP0D4 / TVD4 / strap, **K**1 CAPAD4 CAPAD4 L4 CAPD3 / DVP0D3 / TVD3 / strap, CAPAD3 CAPAD3 CAPD2 / DVP0D2 / TVD2 / strap, **K**3 CAPAD2 CAPAD2 K2 CAPD1 / DVP0D1 / TVD1 / strap, CAPAD1 CAPAD1 CAPD0 / DVP0D0 / TVD0 / strap J1 CAPAD0 CAPAD0 CAPHS / DVP0HS / TVHS N4 Video Capture Horizontal Sync. For capture port "A" (16-bit and 8bit mode). Internally pulled down. CAPVS / DVP0VS / TVVS N3 Ι Video Capture Vertical Sync. For capture port "A" (16-bit and 8-bit mode). Internally pulled down. CAPAFLD / BISTIN N1 Video Capture "A"-Channel TV Field Indicator. For capture port Ι "A" (16-bit and 8-bit mode). CAPBCLK / DVP0DET / TVCLKR P4 Video Capture Clock B. Port "B" (8-bit mode) input clock from Ι external video decoder. Internally pulled down. Not used in 16-bit mode. CAPACLK / DVP0CLK / TVCLK P3 Video Capture Clock A. Port "A" (16-bit and 8-bit mode) input clock I from external video decoder. Internally pulled down.

Note: I/O pads for the pins on this page are powered by VCCGFX (3.3V I/O).





#### AGP-Multiplexed Digital Video Port 0 (GDVP0) Pin Descriptions

The GDVP0 Digital Video Port is supported through multiplexing its interface signal pins with AGP pins. It is used as a TV Encoder interface port.

	AGP-Multiplexed Digital Video Port 0 (GDVP0) - TV Encoder Interface						
Signal Name	AGP Name	Pin #	I/O	Signal Description			
GTVD11,	GD11	AE13	О	TV Encoder Data. 3C5.12[5:4] must be set to 00.			
GTVD10,	GD13	AD12					
GTVD9,	GD14	AF12		The K8M800 North Bridge supports one TV Encoder interface through either			
GTVD8,	GD15	AE12		GDVP0 or DVP0.			
GTVD7,	GC#BE2	AD11					
GTVD6,	GD16	AD10					
GTVD5,	GD17	AE10					
GTVD4,	GD18	AF10					
GTVD3,	GD23	AD08					
GTVD2,	GD20	AF09					
GTVD1,	GD22	AE09					
GTVD0	GADSTB1F	AE07					
GTVHS	GFRAME	AC09	О	TV Encoder Horizontal Sync.			
GTVVS	GDEVSEL	AC11	О	TV Encoder Vertical Sync.			
GTVDE	GD19	AD09	О	TV Encoder Data Enable.			
GTVCLKR	GADSTB1S	AF07	I	TV Encoder Clock Return. Input from TV encoder. Internal pull down.			
GTVCLK	GD21	AF08	О	TV Encoder Clock Out. Output to TV encoder. Internally pulled down.			
GTVCLK#	GWBF	AC01	О	TV Encoder Clock Out Complement. Output to TV encoder. Internally			
				pulled down.			

#### AGP-Multiplexed Digital Video Port 1 (GDVP1) Pin Descriptions

The GDVP1 Digital Video Port is supported through multiplexing its interface signal pins with AGP pins. It is used as a TMDS Transmitter interface port.

	AGP-Multiplexed Digital Video Port 1 (GDVP1) – TMDS Interface						
Signal Name	AGP Name	Pin#	I/O	Signal Description			
GDVP1D11,	GC#BE3	AC07	О	<b>Data.</b> 3C5.3E[0] must be set to 1.			
GDVP1D10,	GD26	AE06					
GDVP1D9,	GD24	AF06					
GDVP1D8,	GD30	AE04					
GDVP1D7,	GD28	AF05					
GDVP1D6,	GD29	AF04					
GDVP1D5,	GSBA4#	AF02					
GDVP1D4,	GD27	AD05					
GDVP1D3,	GSBA5#	AD03					
GDVP1D2,	GSBSTBS	AE01					
GDVP1D1,	GSBSTBF	AF01					
GDVP1D0,	GSBA2#	AD01					
GDVP1HS	GSBA3#	AD02	O	Horizontal Sync.			
GDVP1VS	GSBA0#	AC02	О	Vertical Sync.			
GDVP1DE	GSBA1#	AC03	О	Data Enable.			
GDVP1DET	GD31	AD04	I	<b>Display Detect.</b> If VGA register 3C5.3E[0] = 1, 3C5.1A[4] will read 1 if a			
				display is connected. Tie to GND if not used.			
GDVP1CLK	GSBA6#	AE03	О	Clock.			
GDVP1CLK#	GSBA7#	AF03	Ο	Clock Complement.			

I/O pads for all pins on this page are powered by VCC15AGP (1.5V I/O).





#### Clock, Reset, Power Control, General Purpose I/O, Interrupts and Test Pin Descriptions

	Clock, Reset, Power Control, General Purpose I/O, Interrupts and Test					
Signal Name	Pin #	I/O	Signal Description			
GCLK	A11	I	AGP Clock. 66 MHz clock for AGP logic.			
DISPCLKI	D7	I	<b>Dot Clock (Pixel Clock) In.</b> Used for external EMI reduction circuit if used. Connect to GND if external EMI reduction circuit not implemented.			
DISPCLKO	A7	О	<b>Dot Clock (Pixel Clock) Out.</b> Used for external EMI reduction circuit if used. NC if external EMI reduction circuit not implemented.			
RESET#	AD25	Ι	<b>Reset.</b> Input from the South Bridge chip. 3.3V tolerant input. When asserted, this signal resets the chip and sets all register bits to the default value. The rising edge of this signal is used to sample all power-up strap options In addition, HTRST# is driven active to reset the K8 CPU.			
PWROK	AE26	I	<b>Power OK.</b> Driven by South Bridge PWROK output from the power supply PWRGOOD input to the South Bridge.			
SUSST#	AD26	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pull-up to disable.			
TESTIN	AC26	I	<b>Test In.</b> This pin is used for testing and must be left unconnected or tied high (4.7K $\Omega$ to 2.5V) on all board designs.			
BISTIN	D3	I	Built-In-Self-Test In. Reserved for test. Connect to GND for normal operation.			
DEBUG	AC17	I	<b>Debug.</b> Reserved for test. Connect to ground for normal operation.			
XIN	C6	I	Reference Frequency In. 14.31818 MHz.			
INTA#	E7	О	PCI Interrupt Output A. Connect to the South Bridge.			
GPOUT	D2	О	General Purpose Output.			
GOP0	N2	О	General Purpose Output.			

Integrated Graphics Power and Ground						
Signal Name	Pin #	I/O	Signal Description			
VCCDAC	B2	P	<b>DAC Voltage.</b> 3.3V ±5% connected via ferrite bead for isolation of digital switching noise.			
GNDDAC	C3, D4	P	DAC Ground. Connect to main ground plane.			
VCCRGB	A4	P	Power for CRT RGB Outputs. 3.3V ±5% connected via ferrite bead for isolation of digital			
			switching noise.			
GNDRGB	B4	P	Connection point for RGB Load Resistors. Connect to main ground plane via ferrite bead for			
			isolation of digital switching noise.			
VCCPLL1	D5	P	Power for Graphics Controller PLL1 ("E-Clock"). 1.5V ±5% connected via ferrite bead for			
			isolation of digital switching noise.			
GNDPLL1	C5	P	Ground for Graphics Controller PLL1 ("E-Clock"). Connect to main ground plane via ferrite			
			bead for isolation of digital switching noise.			
VCCPLL2	A5	P	Power for Graphics Controller PLL2 ("D-Clock"). 1.5V ±5% connected via ferrite bead for			
			isolation of digital switching noise.			
GNDPLL2	В5	P	Ground for Graphics Controller PLL2 ("D-Clock"). Connect to main ground plane via ferrite			
			bead for isolation of digital switching noise.			
VCCPLL3	A6	P	<b>Power for Graphics Controller PLL3 ("LCD Clock").</b> 1.5V ±5% connected via ferrite bead for			
			isolation of digital switching noise.			
GNDPLL3	В6	P	Ground for Graphics Controller PLL3 ("LCD Clock"). Connect to main ground plane via			
			ferrite bead for isolation of digital switching noise.			



#### Reference Voltage and Compensation Pin Descriptions

Reference Voltages						
Signal Name	Signal Name   Pin #   I/O   Signal Description					
VLVREF	AF21	P	<b>V-Link Voltage Reference.</b> $0.625V \pm 2\%$ derived using a resistive voltage divider (3K $\Omega$ to 2.5V			
			and 1K $\Omega$ to ground). See Design Guide for details.			
AGPVREF	AC6,	P	AGP Voltage Reference. 0.5 VCCQQ (0.75V) for AGP 2.0 (4x transfer mode) and 0.23			
	AC13		VCCQQ (0.35V) for AGP 3.0 (8x transfer mode). See the Design Guide for additional			
			information and circuit implementation details			

Compensation						
Signal Name	Pin #	I/O	ignal Description			
RPCOMP	D25	ΑI	<b>Host CPU P-Channel Compensation.</b> Connect 50 Ω 1% resistor to GND.			
RNCOMP	D26	AI	<b>lost CPU N-Channel Compensation.</b> Connect 50 Ω 1% resistor to VCCHT.			
RTCOMP	C26	AI	<b>Host CPU Compensation.</b> Connect 100 Ω 1% resistor to VCCHT.			
VLPCOMP	AD19	AI	Vlink P-Channel Compensation. Connect 360 Ω 1% resistor to ground.			
AGPCOMPN	W1	AI	<b>AGP N-Channel Compensation.</b> Connect 60.4 Ω 1% resistor to VCCAGP.			
AGPCOMPP	V1	AI	<b>AGP P-Channel Compensation.</b> Connect 60.4 Ω 1% resistor to GND.			





#### **Power Pin Descriptions**

Analog Power / Ground					
Signal Name	Pin #	I/O	Signal Description		
VCCATX	C22	P	<b>Analog Power for HT Transmit.</b> $3.3V \pm 5\%$ . Connect through a ferrite bead for isolation of digital switching noise.		
GNDATX	C21	P	<b>Analog Ground for HT Transmit.</b> Connect to main ground plane through a ferrite bead for isolation of digital switching noise.		
VCCARX	E25	P	<b>Analog Power for HT Receive.</b> $3.3V \pm 5\%$ . Connect through a ferrite bead for isolation of digital switching noise.		
GNDARX	E26	P	<b>Analog Ground for HT Receive.</b> Connect to main ground plane through a ferrite bead for isolation of digital switching noise.		

	Digital Power / Ground				
Signal Name	Pin #	I/O	Signal Description		
VCCHT	(see pin lists)	P	<b>Power</b> for <b>HyperTransport I/O Interface Logic.</b> Voltage is HT Interface dependent (typically 1.2V).		
VCCVL	(see pin lists)	P	Power for V-Link I/O Interface Logic. 1.5V ±5%		
VCCGFX	(see pin lists)	P	Power for Graphics I/O Interface Logic. 3.3V ±5%		
VCCAGP	(see pin lists)	P	<b>Power</b> for AGP Bus I/O Interface Logic. $1.5V \pm 5\%$		
VCCQQ	U1	P	<b>AGP Quiet Power.</b> 1.5V ±5%. Connect to VCCAGP (see Design Guide)		
GNDQQ	T1	P	AGP Quiet Ground. Connect to main ground plane.		
VCCSUS	AC25	P	<b>Suspend Power.</b> $1.5V \pm 5\%$ . Used to sustain the on-chip 256-byte SRAM.		
VCC	(see pin lists)	P	<b>Power</b> for <b>All Other Internal Logic.</b> 1.5V ±5%		
GND	(see pin lists)	P	Digital Ground. Connect to main ground plane.		





#### **Strap Pin Descriptions**

Strap Pins (External pullup / pulldown straps are required to select "H" / "L")						
Signal	Actual Strap Pin	Function	Description	Status Bit		
	•					
	DVP0D[10,7]	-reserved-	Pull down for normal operation	-		
DVP0D[6]	DVP0D[6]	DP0 Port Enable	L: Disable H: Enable	3C5.12[6]		
DVP0D[5]	DVP0D[5]	DP0 Port Configuration	L: Display H: TV out	3C5.12[5]		
DVP0D[4]	DVP0D[4]	FP Port Configuration	L: 2x 12-bit FP interface H: 24-bit FP interface	3C5.12[4]		
DVP0D[3:0]	DVP0D[3:0]	OEM Panel Type	Reserved for customer configuration	3C5.12[3:0]		
VAD7	VT8235-CD: SDCS3# VT8235-CE: SDCS3# VT8237: PDCS3#	Test Mode	L: Disable H: Enable Pull down for normal operation. VAD7 is sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		
VAD6	VT8235-CD: SDA2 VT8235-CE: SDA2 VT8237: PDA2	Auto-Configure	L: Disable H: Enable VAD6 is sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		
VAD5	VT8235-CD: SDA1 VT8235-CE: SDA1 VT8237: PDA1	External Loop Test Mode	L: Disable H: Enable Pull down for normal operation. VAD5 is sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		
VAD[4:3]	VT8235-CD: SDA0, SA19 VT8235-CE: SDA0, Strap_VAD3 VT8237: PDA0, GPIOD	HT Transmit PLL Feed Back Delay	Check Design Guide for details. VAD[4:3] are sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		
VAD2	VT8235-CD: SA18 VT8235-CE: Strap_VAD2 VT8237: GPIOB	HT Bus Width	L: 8-bit H: 16-bit Pull down for normal operation. VAD2 is sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		
VAD[1:0]	VT8235-CD: SA17, SA16 VT8235-CE: Strap_VAD[1:0] VT8237: GPIOA, GPIOC	HT Bus Frequency	LL: 200MHz HL: 600MHz LH: 400Mhz HH: 800MHz Pull down for normal operation. VAD[1:0] are sampled during system initialization; The actual strapping pin is located on the South Bridge chip.	-		



#### **REGISTERS**

#### **Register Overview**

The following tables summarize the configuration and I/O registers of the K8M800 North Bridge. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), RWC (or just WC) (Read / Write 1's to Clear individual bits) and W1 (Write Once then Read / Only after that). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

The graphics registers are described in a separate document.

Table 6. Registers

#### **I/O Ports**

Port #	I/O Port	<u>Default</u>	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW





### Device 0 Function 0 Registers - AGP & HyperTransport

### **Header Registers**

Offset	Configuration Space Header	<b>Default</b>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0204	RO
5-4	Command	0006	RW
7-6	Status	0210	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	_
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base Address	0000 0008	RW
14-2B	-reserved-	00	
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	
37-34	Capability Pointer	0000 0080	RO
38-3F	-reserved-	00	

# **Device-Specific Registers**

<b>Offset</b>	AGP Drive Control	<u>Default</u>	Acc
40	AGP Compensation Control / Status	8x	RW
41	AGP Output Drive Strength	63	RW
42	AGP Pad Drive & Delay Control	00	RW
43	AGP Strobe Drive Strength	63	RW
44-49	-reserved-	00	
4A	AGP Hardware Support 1	1F	RW
4B	AGP Hardware Support 2	C4	RW
4C	-reserved-	00	
4D	AGP Capability Header Control	04	RW
4E	-reserved-	00	
4F	Multiple Function Control	00	RW

<b>Offset</b>	AGP Power Management Control	<u>Default</u>	<u>Acc</u>
50	Power Management Capability	01	RO
51	Power Management Next Pointer	00	RO
52	Power Management Capabilities I	02	RO
53	Power Management Capabilities II	00	RO
54	Power Management Control/Status	00	RW
55	Power Management Status	00	RO
56	PCI-to-PCI Bridge Support Extension	00	RO
57	Power Management Data	00	RO
58-5F	-reserved-	00	

Offset	K8 Processor Control	<u>Default</u>	Acc
63-60	HT Link Command Device A	0060 5808	RW
67-64	HT Link Config / Control Device A	??11 0020	WC
6B-68	HT Subordinate Link Status	0000 00D0	RO
6F-6C	HT Link A Frequency Capablity	0035 0022	RW
73-70	HT Link B Frequency Capablity	0035 0022	RW
77-74	HT Link Enumeration Scratchpad	0000 0000	RW
78-7F	-reserved-	00	

AGP 3.x Control	<u>Default</u>	Acc
AGP 3.x Capabilities	0030 C002	RO
AGP 3.x Status	1F00 0A03	RO
AGP 3.x Command	1F00 0000	RW
-reserved-	0000 0000	
AGP 3.x GART / TLB Control	0000 0000	RW
AGP 2.0/3.x Graphics Aperture Size	0001 0F00	RW
AGP 2.0/3.x GART Table Base	0000 0000	RW
-reserved-	00	
	AGP 3.x Capabilities AGP 3.x Status AGP 3.x Command -reserved- AGP 3.x GART / TLB Control AGP 2.0/3.x Graphics Aperture Size AGP 2.0/3.x GART Table Base	AGP 3.x Capabilities       0030 C002         AGP 3.x Status       1F00 0A03         AGP 3.x Command       1F00 0000         -reserved-       0000 0000         AGP 3.x GART / TLB Control       0000 0000         AGP 2.0/3.x Graphics Aperture Size       0001 0F00         AGP 2.0/3.x GART Table Base       0000 0000

Offset	Reserved	<b>Default</b>	Acc
A0-AF	-reserved-	00	
B0-B7	-reserved-	00	

Offset	AGP Miscellaneous Control	<u>Default</u>	Acc
В8	AGP Pad Power Down	00	RW
В9	AGP Mixed Control	00	RW
BA	Isoch Read GPRI Counter	00	RW
BB	Isoch Write GPRI Counter	00	RW
BC	AGP Control	00	RW
BD	AGP Miscellaneous Control 1	02	RW
BE	AGP Miscellaneous Control 2	00	RW
BF	AGP 3.x Control	00	RW

ĺ	Offset	AGP Duty Control	<b>Default</b>	Acc
ĺ	C0	AGP Duty Control 1	00	RW
ĺ	C1	AGP Duty Control 2	00	RW

Offset	Reserved	Default	Acc
C2-CF	-reserved-	00	
D0-DF	-reserved-	00	
E0-EF	-reserved-	00	
F0-FF	-reserved-	00	





# **Device 0 Function 1 Registers – Error Reporting**

# **Header Registers**

<b>Offset</b>	<b>Configuration Space Header</b>	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	1204	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved-	00	—
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
10-3F	-reserved-	00	_

<b>Offset</b>	V-Link Error Control	<u>Default</u>	Acc
40-4F	-reserved-	00	_
50	NB Vlink Bus Error Status	00	WC
51-57	-reserved-	00	
58	NB Vlink Bus Err Reporting Enable	00	RW
59-5F	-reserved-	00	—

Offset	Reserved	<u>Default</u>	Acc
60-CF	-reserved-	00	

<b>Offset</b>	AGP Error Control	<u>Default</u>	Acc
D0-DF	-reserved-	00	
E0	AGP Error Status	00	WC
E1	AGP Isochronous Error Status	00	RO
E2-E7	-reserved-	00	
E8	AGP Error Reporting Enable	00	RW
E9-FF	-reserved-	00	





# **Device 0 Function 2 Registers – Host CPU**

# **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	2204	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
10-3F	-reserved-	00	

<b>Offset</b>	<b>Host CPU Control</b>	<u>Default</u>	Acc
40-9F	-reserved-	00	

Offset	K8 Host CPU Control	<u>Default</u>	Acc
A0	CPU Control 1	00	RW
A1	CPU Control 2	00	RW
A2	RAM Base Address	00	RW
A3	HyperTransport Init Value 1	B1	RW
A4	HyperTransport Init Value 2	30	RW
A5	Arbitration Control 1	08	RW
A6	Arbitration Control 2	00	RW
A7	HyperTransport Control 1	86	RW
A8	HyperTransport Control 2	7F	RW
A9	HyperTransport Control 3	CF	RW
AA	Transmit Data Drive Control	22	RW
AB	Transmit Clock Drive Control	22	RW
AC	Transmit Autocomp Result	00	RW
AD	HT Controller Misc Control	00	RW
ΑE	Rcvr Termination Value Control	22	RW
AF	Rcvr Termination Autocomp Status	00	RW
В0	Response Flow Control Buffer Depth	84	RW
B1	Receive Post-Write Buffer Depth	15	RW
B2	TPM Control	00	RW
В3	-reserved-	00	
B4	AGP Master Isoc Request Timer	03	RW
B5	PCI Master Timer	00	RW
В6	AGP Master Timer	00	RW
В7	AGP Master Iso Req Hi Priority Timr	00	RW
B8-BF	-reserved-	00	
C0	HT Transmit CAD[7:0],Ctrl R/F Dela	00	RW
C1	HT Transmit Clock0 Rise / Fall Delay	00	RW
C2	HT Transmit CAD[15:8] R/F Delay	00	RW
C3	HT Transmit Clock1 Rise / Fall Delay	00	RW
C4	HT Rcv CAD[7:0],Ctl,Clk0 R/FDelay	00	RW
C5	HT Rcv CAD[15:8], Clk1 R/F Delay	00	RW
C6-FF	-reserved-	00	





### **Device 0 Function 3 Registers – DRAM**

### **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3204	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
10-3F	-reserved-	00	

### **Device-Specific Registers**

<b>Offset</b>	DRAM Control	<b>Default</b>	Acc
40-46	-reserved-	00	
47	DRAM End Address	01	RW
48-6F	-reserved-	00	

Offset	Timer Control	<u>Default</u>	Acc
70	PCI Timer	00	RW
71	AGP Timer	00	RW
72	VGA Timer	00	RW
73	High Priority Display Timer	00	RW
74	Low Priority Display Timer	00	RW
75-7F	-reserved-	00	

Offs	et ROM Shadow	<u>Default</u>	Acc
80	ROM Shadow Control C0000-CFFFF	00	RW
81	ROM Shadow Control D0000-DFFFF	00	RW
82	ROM Shadow Control E0000-FFFFF	00	RW
83	-reserved-	00	

<b>Offset</b>	SMM / APIC Control	<b>Default</b>	<u>Acc</u>
84-85	-reserved-	00	_
86	SMM / APIC Decoding	01	RW
87-9F	-reserved-	00	

Offset	UMA Registers	Default	Acc
A0	CPU Direct Access FB Base Addr	00	RW
A1	CPU Direct Access FB Size	00	RW
A2	VGA Timer	00	RW
A3	Reserved (Do Not Program)	00	RW
A4	FIFO / Flow Control 1	00	RW
A5	FIFO / Flow Control 2	20	RW
A7-A6	Reserved (Do Not Program)	0000	RW
A8-FF	-reserved-	00	

### **Device 0 Function 4 Registers – Power Management**

### **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	4204	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
10-3F	-reserved-	00	

### **Device-Specific Registers**

<b>Offset</b>	Reserved	<u>Default</u>	Acc
40-4F	-reserved-	00	_
50-5F	-reserved-	00	
60-6F	-reserved-	00	
70-7F	-reserved-	00	_
80-8F	-reserved-	00	
90-9F	-reserved-	00	_

Offset	Power Management Control	Default	Acc
A0	Power Management Mode	00	RW
A1	-reserved-	00	_
A2	Dynamic Clock Stop	00	RW
A3-AF	-reserved-	00	_

Above registers A0-A3 were previously BC-BF

<b>Offset</b>	Reserved	<u>Default</u>	Acc
B0-BF	-reserved-	00	
C0-CF	-reserved-	00	

Offset	BIOS Scratch	<u>Default</u>	Acc
D0-EF	BIOS Scratch Registers	00	RW

Registers D0-EF above are same as former F3-F4

Offset	<u>Test</u>	<u>Default</u>	<u>Acc</u>
F0-FF	Reserved (Do Not Program)	00	RW





### Device 0 Function 7 Registers - V-Link / PCI

# **Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	7204	RO
5-4	Command	0006	RW
7-6	Status	0200	WC
8	Revision ID	0n	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
10-3F	-reserved-	00	_

# **Device-Specific Registers**

Offset	V-Link Control	<u>Default</u>	Acc
40	V-Link Revision ID	00	RO
41	V-Link NB Capability	19	WC
42	V-Link NB Downlink Command	88	RW
43	V-Link NB Uplink Max Req Depth	80	RO
44	V-Link NB Uplink Buffer Size	82	RO
45	V-Link NB Bus Timer	44	RW
46	V-Link NB Misc Control	00	RW
47	V-Link Control	00	RW
48	V-Link NB/SB Configuration	18	RW
49	V-Link SB Capability	19	RO
4A	V-Link SB Downlink Status	88	RO
4B	V-Link SB Uplink Max Req Depth	80	RW
4C	V-Link SB Uplink Buffer Size	82	RW
4D	V-Link SB Bus Timer	44	RW
4E	CCA Master High Priority	00	RW
4F	V-Link SB Miscellaneous Control	00	RW

### **Device-Specific Registers (continued)**

<b>Offset</b>	Reserved	<u>Default</u>	Acc
50-5F	-reserved-	00	
60-6F	-reserved-	00	

Offset	PCI Bus Control	<u>Default</u>	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control	48	WC
72	-reserved-	00	_
73	PCI Master Control	00	RW
74	-reserved-	00	_
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77-7F	-reserved-	00	

Offset	Reserved	Default	Acc
80-8F	-reserved-	00	
90-9F	-reserved-	00	
A0-AF	-reserved-	00	

Offset	V-Link Compenation / Drive Ctrl	<u>Default</u>	Acc
В0	V-Link Duty Control 1	00	RW
B1	V-Link Duty Control 2	00	RW
B2-B3	-reserved-	00	
B4	V-Link NB Compensation Control	00	RW
B5	V-Link NB Strobe Drive Control	00	RW
В6	V-Link NB Data Drive Control	00	RW
В7	-reserved-	00	
В8	V-Link SB Compensation Control	00	RW
В9	V-Link SB Strobe Drive Control	00	RW
BA	V-Link SB Data Drive Control	00	RW
BB-BF	-reserved-	00	

Offset	Reserved	<b>Default</b>	Acc
C0-CF	-reserved-	00	
D0-DF	-reserved-	00	
E0-EF	-reserved-	00	
F0-FF	-reserved-	00	





# **Device 1 Registers - PCI-to-PCI Bridge**

### **Header Registers**

Offset	Configuration Space Header	<u>Default</u>	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	B204	RO
5-4	Command	0007	RW
7-6	Status	0230	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
С	-reserved-	00	
D	Latency Timer	00	RO
Е	Header Type	01	RO
F	-reserved- (Built In Self Test)	00	_
10-17	-reserved-	00	
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	Secondary Latency Timer	00	RO
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-33	-reserved-	00	
34	Capability Pointer	80	RO
35-3D	-reserved-	00	
3F-3E	PCI-to-PCI Bridge Control	00	RW

Offset	AGP Bus Control	<u>Default</u>	Acc
40	CPU-to-AGP Flow Control 1	00	RW
41	CPU-to-AGP Flow Control 2	08	RW
42	AGP Master Control	00	RW
43	AGP Master Latency Timer	22	RW
44	Reserved (Do Not Program)	20	RW
45	Fast Write Control	72	RW
47-46	PCI-to-PCI Bridge Device ID	0000	RW
48-7F	-reserved-	00	_

Offset	Power Management	<u>Default</u>	Acc
80	Capability ID	01	RO
81	Next Pointer	00	RO
82	Power Management Capabilities 1	02	RO
83	Power Management Capabilities 2	00	RO
84	Power Management Control / Status	00	RW
85	Power Management Status	00	RO
86	PCI-PCI Bridge Support Extensions	00	RO
87	Power Management Data	00	RO
88-FF	-reserved-	00	





### Miscellaneous I/O

One I/O port is defined: Port 22h.

# Port 22 – PCI / AGP Arbiter Disable .......RW 7-1 Reserved ......always reads 0 0 PCI / AGP Arbiter Disable 0 Respond to all REQ# signals.....default 1 Do not respond to any REQ# signals

This port can be enabled for read/write access by setting bit-7 of Device 0 Function 7 Configuration Register 76h.

### **Configuration Space I/O**

All North Bridge registers (listed above) are addressed via the following configuration mechanism:

### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CF	B-CF8 - Configuration AddressRW
31	Configuration Space Enable
	0 Disableddefault
	1 Convert configuration data port writes to
	configuration cycles on the PCI bus
30-24	<b>Reserved</b> always reads 0
23-16	PCI Bus Number
	Used to choose a specific PCI bus in the system
15-11	Device Number
	Used to choose a specific device in the system
	(devices 0 and 1 are defined)
	Function Number
	Used to choose a specific function if the selected
	device supports multiple functions (functions 0-4 and
	7 are defined for device 0 but the function number is
	unused / ignored for Device 1).
	Register Number (also called the "Offset")
	Used to select a specific DWORD in the
	configuration space
	Fixedalways reads 0
1-0	i incu
Port CF	F-CFC - Configuration DataRW

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.





# **Device 0 Function 0 Registers - AGP**

### **Device 0 Function 0 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number and device number equal to zero and function number equal to 0.

Offset 1	-0 - V	endor ID (1106h)RO
		ode (reads 1106h to identify VIA Technologies)
Offset 3		evice ID (0204h)RO
15-0	ID C	<b>ode</b> (reads 0204h to identify the K8M800 NB)
Offset 5	5-4 –C	ommand (0006h)RW
15-10	Rese	rved always reads 0
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agent default
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report ECC errors).
7		ess / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	y Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Speci	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI I	Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	space RO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space
		-

Offset 7	7-6 – S	tatus (0210h)RWC
15	Detec	eted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6)write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	nled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Rece	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11	_	always reads 0
	0	Target Abort never signaled
10-9		SEL# Timing
	00	
	01	Medium always reads 01
	10	Slow
	11	Reserved
8		Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
-	TE 4	in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		<b>Definable Features</b> always reads 0
5 4		Hz Capable always reads 0
3-0	Rese	orts New Capability list always reads 1
3-0	Kese	rvedalways reads 0
Offset 8	3 - Rev	rision ID (0nh)RO
7-0	Chip	<b>Revision Code</b> always reads 0nh
Offset C	) Dra	gramming Interface (00h)
7-0		gramming Interface (00h)RO face Identifieralways reads 00h
		·
Offset A		O Class Code (00h)RO
7-0	Sub (	Class Code reads 00 to indicate Host Bridge
Offset I	B - Bas	se Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
Occ. 4 I		_
		tency Timer (00h)RW
Specifie		atency timer value in PCI bus clocks.
7-3		ranteed Time Slice for CPU default=0
2-0		rved (fixed granularity of 8 clks) always read 0
		2-1 are writeable but read 0 for PCI specification
		atibility. The programmed value may be read
	back	in Rx75[6-4] (PCI Arbitration 1).

-35-



					_						
<b>Device 0 Function 0 Header Registers (continued)</b>											
Offset F	C - H	eade	r Tx	ne (	00h)						RO
7-0											function
7-0	пеа	uer	ı yp	e Co	ue	• • • • • • •	16	aus (	JU. SI	ingie	Tunction
Offset I	- Bu	ıilt I	n Se	lf Te	est (E	BIST	00)	)h)			RO
7											functions
6-0		erve									s reads 0
0 0	1105	C1	-	•••••		•••••	•••••	•••••	u	1114	5 Teaas o
Offset 1	3-10	- Gr	aph	ics A	\per	ture	Bas	e (A	GP 3	<b>3.0</b> )	
(000000	08h)		•••••	•••••			•••••				RW
											def=0
											0 if the
											ure Size
		-		_				•		-	is 0.
	_		/10 (2								
31 30	29	28	-	-	27	26			23	22	(Base)
11 10	<u>9</u>	<u>8</u>	7	6	<u>5</u>	<u>4</u>	<u>3</u>	2	1	0	(Size)
RW RW			0	0			RW RW				4M
RW RW			0	0			RW		KW 0	0	8M 16M
RW RW			0	0			RW	0	0	0	32M
RW RW			0	0		RW		0	0	0	64M
RW RW			0	0	RW		0	0	0	0	128M
RW RW			0	0	0	0	0	0	0	0	256M
RW RW	RW	0	0	0	0	0	0	0	0	0	512M
RW RW	0	0	0	0	0	0	0	0	0	0	1G
RW 0	0	0	0	0	0	0	0	0	0	0	2G-max
0 0	0	0	0	0	0	0	0	0	0	0	4G
21-4	21-4 Reservedalways reads 0										
3	Pref	fetch	able							,	
-					•			in tl	ne a	ddre	ss range
		ned b									<i>3</i> ·
2-1	Тур		<i>y</i>		_		-				s reads 0

Indicates the address range in the 32-bit address

Offset 2	2D-2C – Subsystem Vendor ID (00	000h)R/W1
15-0	Subsystem Vendor ID	default = 0
This reg	gister may be written once and is the	en read only.
Offset 2	2F-2E – Subsystem ID (0000h)	R/W1
15-0	Subsystem ID	default = 0
This res	gister may be written once and is the	en read only.

Offset 34 - Capability Pointer (CAPPTR)......RO
Contains an offset from the start of configuration space.

7-0 AGP Capability List Pointer ......always reads 80h

space.

space.





### **Device 0 Function 0 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### **AGP Drive Control**

<u> Offset 40 – AGP Pad Control / Status (8xh)RW</u>
7 AGP 4x Strobe VREF Control
0 STB VREF is STB# and vice versa
1 STB VREF is AGPREFdefault
6 AGP 4x Strobe & GD Pad Drive Strength
0 Drive strength set to compensation circuit
defaultdefault
1 Drive strength controlled by RxB1[7-0]
5-3 AGP Compensation Circuit N Control Output.RO
2-0 AGP Compensation Circuit P Control Output .RO
Note: $N = low drive$ , $P = high drive$
Offset 41 – AGP Output Buffer Drive Strength (63h)RW
7-4 AGP Output Buffer Low Drive Strength def=6
3-0 AGP Output Buffer High Drive Strength def=3

Offset 4	2 – AGP Pad Drive / Delay (00h) RW
7	GD/GBE/GDS, SBA/SBS Control
	0 SBA/SBS = no capdefault
	GD/GBE/GDS = no cap
	1 SBA/SBS = $cap$
	GD/GBE/GDS = cap
6-5	GD / GC#BE Receive Strobe Delay
	00 Nonedefault
	01 Delay by 1.5 ns
	10 Delay by 3.0 ns
	11 Delay by 4.5 ns
4	GD[31-16] Staggered Delay
	0 Nonedefault
	1 GD[31:16] delayed by 1 ns
3	AGP Slew Rate Control
	0 Disable default
	1 Enable
2	SBA Receive Strobe Delay
	0 None
	1 Delay by 1.5 ns
1-0	GDS Output Delay
	00 Nonedefault
	01 Delay by 1.5 ns
	10 Delay by 3.0 ns
	11 Delay by 4.5 ns
	(GDS1 & GDS1# will be delayed an additional 1ns if
	bit-4=1)





### **AGP Miscellaneous Control**

A – AGP Request Queue Size (1Fh)RW	<u>Of</u>
t settings will effect the hardware if $Rx4D[1] = 1$ .	,
AGP Request Queue Sizedefault = 1Fh	
B – AGP Hardware Support (C4h)RW	
t settings will effect the hardware if $Rx4D[1] = 1$ .	
AGP SBA Mode	
0 Disable	
1 Enabledefault	
AGP	
0 Disable	
1 Enabledefault	
<b>Reserved</b> always reads 0	
AGP Fast Write	
0 Disabledefault	
1 Enable	
AGP 8x Mode	0.0
0 Disabledefault	<u>Of</u>
1 Enable	,
AGP 4x Mode	
0 Disable	
1 Enabledefault	
AGP 2x Mode	
0 Disabledefault	
1 Enable	
AGP 1x Mode	
0 Disabledefault	
1 Enable	
i 4	AGP SBA Mode  0 Disable 1 Enable

Offset 4	4D – AGP Capability Header Control (04h) RW
7-4	<b>Reserved</b> always reads 0
3	Reserved always reads 0
2	Select Rx80 as the AGP3x Header
	0 Disable AGP3.x Header (test mode)
	1 Enable AGP3.x Header default
1	AGP Hardware Registers Rx4A-4B
	0 Disable – AGP hardware is controlled by
	values in the AGP Capability Header default
	1 Enable – AGP hardware is controlled by
	values in Device 0 Function 0 Rx4A-4B
0	AGP Capability Header Status Register Write
	0 Disable – status registers are read-only default
	1 Enable – status registers can be written
Offset 4	4F – Multiple Function Control (00h)RW
7-1	Reservedalways reads 0
0	This Bridge Configuration Suports MultiFunction
U	0 Multifunction not supported – other functions
	1, 2, 3, 4 and 7 cannot be seen and will return FFFFFFFFh when accesseddefault
	1 Multifunction supported – reflected on RxE[7]





# **AGP Power Management Control**

Offset :	50 – Power Management Capability IDRO
7-0	Capability IDalways reads 01h
Offset :	51 – Power Management Next PointerRO
7-0	Next Pointer always reads 00h ("Null" Pointer)
Offset :	52 – Power Mgmt Capabilities IRO
7-0	Power Management Capabilities always reads 02h
Offset :	53 – Power Mgmt Capabilities IIRO
7-0	Power Management Capabilities always reads 00h
Offset :	54 – Power Mgmt Control / StatusRW
7-2	<b>Reserved</b> always reads 0
1-0	Power State
	00 D0default
	01 -reserved-
	10 -reserved-
	11 D3 Hot

Offset 5	55 – Power Management Status	RO
	Power Management Statusalways reads	
Offset 5	56 – PCI-to-PCI Bridge Support Ext	RO
7-0	P2P Bridge Support Extensions always reads	00h
Offset 5	57 – Power Management Data	RO
7-0	Power Management Data always reads	00h





### HyperTransport Control

Offset 63-60 – Link Command Device A (0060 5808h)RW		
31-29	<b>Slave / Primary Interface Type</b> always reads 0	
28-26	<b>Reserved</b> always reads 0	
25-21	Unit ID Countalways reads 3	
	Specifies the number of unit IDs used by the chip (3).	
20-16	<b>Base Unit ID</b> default = 0	
	Specifies the link-protocol base Unit ID. Hardware	
	uses this value to determine the Unit IDs for link	
	request and response packets. When a new value is	
	written to this field, the response includes a Unit ID	
	that is based on the new value in this register.	
15-8	Capabilities Pointeralways reads 58h	
	Capability lists:	
	$Rx34 \Rightarrow Rx80 (AGP3x) / RxA0 (AGP20)$	
	=> Rx50 (PWD)	
	=> Rx60 (LDT)	
	=> Rx58 (INT)	
	=>	
7-0	Capabilities IDalways reads 08h	
	Specifies the capabilities ID for the link configuration	
	space.	

### Offset 67-64 – Link Config/Ctrl Device A (??11 0020h) WC

DevA:C4h applies to side A of the tunnel and DevA:C8h applies to the B side of the tunnel. The default value for bit-5 may vary (see bit definitions below)

31	Reserved	always reads 0
30-28	Link Width	Out

...... default depends on width of connected device Specifies the operating width of the outgoing link.

000 8 bits

001 16 bits, DevA:C4h only

010 -reserved-

011 -reserved-

100 2 bits

101 4 bits

110 -reserved-

111 Not connected

This field is cleared by PWROK but not by RESET#. The default value of this field depends on the widths of the links of the connecting device per the link specification. After this field is updated, the link width does not change until either RESET# is asserted or a link disconnect sequence occurs via HTSTOP#.

27 Reserved .....always reads 0

### 26-24 Link Width In

....... default depends on width of connected device Specifies the operating width of the incoming link.

000 8 bits

001 16 bits, DevA:C4h only

010 -reserved-

011 -reserved-

100 2 bits

101 4 bits

110 -reserved-

111 Not connected

This field is cleared by PWROK but not by RESET#. The default value of this field depends on the widths of the links of the connecting device per the link specification. After this field is updated, the link width does not change until either RESET# is asserted or a link disconnect sequence occurs via HTSTOP#.

23 Reserved .....always reads 0

**22-20** Max Link Width Out ...... always reads 001b Value indicates 16 bits for side A and 8 for side B.

19 Reserved always reads 0

**18-16** Max Link Width In ...... always reads 001b Value indicates 16 bits for side A and 8 for side B.

### (continued on following page)



### Offset 67-64 (continued from previous page)

15 Reserved always reads 0

### 14 Extended Control Time During Initialization

Specifies the time in which HT[B,A]CTL is held asserted during the initialization sequence that follows an HTSTOP# assertion after Receive {B,A} CTL is detected as being asserted. This bit is cleared by PWROK but not by RESET#.

- 0 At least 16 bit times ......default
- 1 About 50 microseconds

### 13 Link Three-State Enable

During the HTSTOP# disconnect sequence:

- O Link transmitter signals are driven but in an undefined state. Link receiver signals are assumed to be driven......default
- 1 Link transmitter signals are high impedance. Receivers are prepared for high-impedance mode, including cutting power to the receiver differential amps and insuring that there are no resultant high-current paths in the circuits.

This bit is cleared by PWROK but not by RESET#.

# **12-10 Reserved** always reads 0

- 0 No CRC error.....default
- 7 **Transmitter Off....** always reads 0 (not implemented)
- **6** End of Chain ......always reads 0 (not implemented)

- This bit is set by hardware when low-level link initialization completes successfully. If there is no device on the other end of the link, or if the device on the other end of the link is unable to properly perform link initialization, then this bit is not set. This bit is cleared when RESET# is asserted or after the link disconnect sequence completes after the assertion of HTSTOP#.

### 3 CRC Error Command

This bit is intended to be used in test mode only to check the CRC failure detection logic of the device on the other side of the link.

- O Transmitted CRC values match the values calculated per the link specification. ..... default
- 1 Link transmission logic generates erroneous CRC values
- 2 Reserved .....always reads 0

#### CRC Flood

- O CRC errors do not result in sync packets to the outgoing link and do not set the Link Fail bit (bit-4 of this register).......................default
- 1 CRC errors result in sync packets to the outgoing link and set the Link Fail bit (bit-4 of this register).
- **0 Reserved** .....always reads 0

### Offset 6B-68 - Subordinate Link Status (0000 00D0h) .. RO

- 7 Transmitter Off always reads 1
  This bit is hardwired high to indicate that there is no subordinate HyperTransport link.
  - 6 End of HT Chain ...... always reads 1
    This bit is hardwired high to indicate that there is no subordinate HyperTransport link.
  - 5 Reserved ......always reads 0
- 4 Link Failure always reads 1
  This bit is hardwired high to indicate that there is no subordinate HyperTransport link.
- **3-0 Reserved** always reads 0



### Offset 6F-6C – Link A Freq Capability (0035 0022h)....RW

### 31-16 Link A Frequency Capability .. always reads 0035h These bits indicate that the A side of the tunnel supports 200, 400, 600 and 800 MHz link frequencies.

#### 15-12 Reserved .....always reads 0

### 11-8 Link A Frequency

Specifies the link side A frequency.

0000 200 MHz .....default

00x1 -reserved-

0010 400 MHz

0100 600 MHz

0101 800 MHz

011x -reserved-

1xxx -reserved-

After this field is updated, the link frequency does not change until either RESET# is asserted or a link disconnect sequence occurs via HTSTOP#. default is set on the rising edge of PWROK (the value is unchanged by RESET#).

### 7-5

### Major Revision.....always reads 001b Minor Revision.....always reads 00010b Bits 7-0 above are hardwired to indicate that the logic was designed to conform to link specification 1.02.

### Offset 73-70 - Link B Freq Capability (0035 0022h)..... RW

31-16 Link B Frequency Capability.. always reads 0035h These bits indicate that the B side of the tunnel supports 200, 400, 600 and 800 MHz link frequencies.

#### 15-12 Reserved .....always reads 0

### 11-8 Link B Frequency

Specifies the link side B frequency.

0000 200 MHz......default

00x1 -reserved-

0010 400 MHz

0100 600 MHz

0101 800 MHz

011x -reserved-

1xxx -reserved-

After this field is updated, the link frequency does not change until either RESET# is asserted or a link disconnect sequence occurs via HTSTOP#. default is set on the rising edge of PWROK (the value is unchanged by RESET#).

#### 7-5 Major Revision ..... always reads 001b

Minor Revision ..... always reads 00010b Bits 7-0 above are hardwired to indicate that the logic was designed to conform to link specification 1.02.

# Offset 77-74 - Link Enumeration Scratchpad ...... RW

.....always reads 0 31-16 Reserved

**15-0** Enumeration Scratchpad......default = 0000h These bits are reserved for use by software.and control no on-chip logic. These bits are cleared by PWROK but are unaffected by RESET#.



### **AGP GART / Graphics Aperture**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the K8M800.

This scheme is shown in the figure below.




Figure 4. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the K8M800 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc) for AGP 2.0 and 4MB to 2GB for AGP 3.x. The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in Device 0 Function 0 Rx10. The Graphics Aperture Size and TLB Table Base for both AGP 2.0 and AGP 3.x are defined in Rx94 and Rx98 along with various control bits.





### **AGP 3.x Registers**

Offset 8	<u>3-80 - AGP 3.x Capadilities (0030C002n)RO</u>
31-24	<b>Reserved</b> always reads 00
23-20	Major Specification Revision always reads 0011b
	Major rev # of AGP spec that device conforms to
19-16	Minor Specification Revision always reads 0000b
	Minor rev # of AGP spec that device conforms to
15-8	Pointer to Next Item always reads C0 (last item)
7-0	AGP Capability ID
	(always reads 02 to indicate it is AGP)
Offset 8	7-84 - AGP 3.x Status (1F000201h)RO
31-24	Maximum AGP Requestsalways reads 1Fh
	Max # of AGP requests the device can manage (32)
23-16	<b>Reserved</b> always reads 0s†
15-13	Optimum Async Request Sizealways reads 0s†
	Suggested setting is 010b or $2^{(2+4)}=64$ Bytes for
	8QW access
12-10	Calibration Cycle Setting
	000 4 ms
	001 16 ms
	010 64 msdefault†
	011 256 ms
9	<b>Supports Side Band Addressing always reads 1</b>
8	<b>Reserved</b> always reads 0†
7	<b>64-Bit GART Entries</b> always reads 0
6	<b>CPU GART Translation Supported</b> . always reads 0
5	<b>Addresses Above 4G Supported</b> always reads 0
4	<b>Fast Write Supported</b> always reads 0
3	AGP 8x DetectedSet from AGP8XDT# pin
2	<b>4X Rate Supported</b> Reads 0 if bit- $3 = 1$
	Reads 1 if bit- $3 = 0$
1	2X Rate Supportedalways reads 1
0	1X Rate Supportedalways reads 1
†Writab	le if Rx4D[0] = 1.

iiset 8	<u> 88-88 -</u>	AGP 3.x Command RW
31-24	Requ	est Depth (reserved for target) always reads 0s
23-13	Reser	vedalways reads 0s
12-10	Calib	ration Cycle Selectdefault = 0
9	Side l	Band Addressing
	0	Disabledefault
	1	Enable
8	<b>AGP</b>	
	0	Disabledefault
	1	Enable
7-6	Reser	ved always reads 0s
5	Addr	esses Over 4G
	0	Disabledefault
	1	Enable
4	Fast V	Write
	0	Disabledefault
	1	Enable
3	Reser	vedalways reads 0s
2-0	Trans	sfer Mode Selectdefault = 000b
	Rx84	[3] = 0 (8x mode <b>not detected</b> via AGP8XDT#)
	001	1x data transfer rate
	010	2x data transfer rate
	100	4x data transfer rate
	Rx84	[3] = 1 (8x mode <b>detected</b> via AGP8XDT#)
		-reserved default
	001	4x data transfer rate
	010	8x data transfer rate



Offset 9	3-90 - AGP 3.x GART / TLB ControlRW
31-10	<b>Reserved</b> always reads 0s
9	Calibration Cycle
	0 Disabledefault
	1 Enable
8	<b>Graphics Aperture Base Register (Rx13-10) Read</b>
	0 Disabledefault
	1 Enable
7	GART TLB
	0 Disable (TLB entries are invalidated) default
	1 Enable
6-0	<b>Reserved</b> always reads 0s

Offset 97-94 - AGP 3.x Graphics Aperture SizeRW			
31-28	<b>Aperture Page Siz</b>	<b>ze Select</b> default = 0000b	
	Only 4K pages are	allowed	
27		always reads 0s	
26-16	Page Size Suppor	teddefault = 001h	
	If bit-n of this	field is 1, indicates support of	
	2^(n+12) page size	e. Must be set to 001h (field bit-0	
	set) to indicate only	y 4K pages allowed.	
_		always reads 0s	
11-0	-	$\dots default = 0$	
	111100111111	4MB	
	111100111110	8MB	
	111100111100	16MB	
	111100111000	32MB	
	111100110000	64MB	
	111100100000	128MB	
	111100000000	256MB	
	111000000000	512MB	
	110000000000	1GB	
	100000000000	2GB <= Max supported	
	000000000000	4GB <= Do not program	

### 

Reserved

.....always reads 0



### **AGP Miscellaneous Registers**

<u>Offset</u>	<u>B8 - AGP Pad Power Down (00h)RW</u>
7-3	Reserved always reads 0
2	
	0 Disabledefault
	1 Enable
1-0	<b>Reserved</b> always reads 0
Offset 1	B9 - AGP Mixed Control (00h)RW
7	Reserved always reads 0
6	Maintain GD Value by Read Transmit Ready
	0 Disabledefault
	1 Enable
5-0	<b>Total Number of Isochronous Requests</b> def = 00h
<u>Offset</u>	<u>BA – Isoch Read GPRI Counter (00h)RW</u>
7-0	GPRI Counter for Each Isochronous Request to
	Assert GPRI for Isochronous Read def = 00h
Offset !	BB – Isoch Write GPRI Counter (00h)RW
7-0	GPRI Counter for Each Isochronous Request to
	Assert GPRI for Isochronous Write def = 00h

Offset		GP Control (00h)RW	
7	AGP		
	0	Enable default	
	1	Disable	
6	AGP	Read Synchronization	
	0	Disabledefault	
	1	Enable	
5	AGP	Read Snoop DRAM Post-Write Buffer	
	0	Disabledefault	
	1	Enable	
4	GRE	Q Priority	
	0	GREQ has higher priority if FIFO is not over	
		24QW for low priority reads default	
	1	GREQ priority becomes higher when arbiter is	
		parked at AGP master	
3	GGN	T Assertion	
	0	GGNT asserted when one block of data is back	
	1	GGNT asserted when all data from this request	
		is back	
2	Fence	ee / Flush	
	0	Disabledefault	
	1	Enable	
1	GGN	T Parking Policy	
	0	Non-parking GGNT – if GFRAME or GPIPE#	
		is asserted, GGNT is deasserted default	
	1	Parking GGNT – if GFRAME or GPIPE# is	
		asserted, GGNT not deasserted until GREQ	
		deasserted or timeout	
0		to PCI Master or CPU to PCI Turnaround	
	Cycle		
	0	2T or 3T Timing default	
	1	1T Timing	



<b>Offset</b>	BD – AGP Miscellaneous Control 1 (02h)RW	<b>Offset</b>	BF - AGP 3.x Control (00h)	RW
7	Avoid Grant Isochronous Write Data Without	7	<b>CPU / PCI Master GART Access</b>	
	Payload Size Information		0 Disable	default
	0 Disabledefault		1 Enable	
	1 Enable	6	AGP Calibration	
6	Pipe Mode Performance Improvement		0 Disable	default
	0 Disabledefault		1 Enable	
	1 Enable	5	Mix Coherent / Non-Coherent Accesses	Š
5	AGP Data Input Enable (for Power Saving)		0 Disable	default
	0 AGP data input always enableddefault		1 Enable	
	1 AGP data input only enabled when necessary	4	DBI / PIPE Pin Function Select (Pin A	
	to avoid redundant transitions		0 GDBIH	default
4	AGP Performance Improvement		1 GPIPE#	
	0 Disabledefault	3	DBI Function	
	1 Enable		0 Disable (DBI inputs are masked	-
3-0	<b>AGP Data Phase Latency Timer</b> default = 02h		assume DBI=0)	default
			1 Enable	
		2	DBI Output for AGP Transactions	
Offset	BE – AGP Miscellaneous Control 2 (00h)RW		0 Disable	default
7	NMI / AGPBUSY# Select		1 Enable	
,	0 NMIdefault	1	DBI Output for FRAME# Transaction	is Including
	1 AGPBUSY#		Fast Write	1.0.1
6	Assert PP2OFF On Isochronous Request		0 Disable	default
v	0 Disabledefault	0	1 Enable	
	1 Enable	0	DBI Output From FRAME# Transacti	
5	AGP Isoch Read Snoop DRAM Post-Write Buffer		0 Disable	deraul
	0 Disabledefault		1 Enable	
	1 Enable			
4	Guard Bit for Isochronous Request With Length			
	Not Consistent with Isoch Payload Size	<b>Offset</b>	C0 - AGP Duty Control 1 (00h)	RW
	(the Isoch Payload Size is in bits 7-6 of the AGP	7	AGP1 R-Port CKG Rise Time Duty Cy	cle Control
	Isoch Command register at CAPPTR + 20h)	6	AGP0 R-Port CKG Rise Time Duty Cy	
	0 Disabledefault	5	AGP1 R-Port CKG Fall Time Duty Cy	
	1 Enable	4	AGP0 R-Port CKG Fall Time Duty Cy	cle Control
3	Isoch Read Shares FIFO When No Asynch Read	3	AGP1 S-Port CKG Rise Time Duty Cy	cle Control
	Allocated	2	AGP0 S-Port CKG Rise Time Duty Cy	cle Control
	0 Disabledefault	1	AGP1 S-Port CKG Fall Time Duty Cyc	cle Control
	1 Enable	0	AGP0 S-Port CKG Fall Time Duty Cyc	cle Control
2	<b>Reserved</b> always reads 0	0.00	C4 + CD D + C + 14 (001)	DII
1	Isoch Ready Assertion		C1 – AGP Duty Control 2 (00h)	
	0 When one block of data is receiveddefault	7-4	Reservedalv	
	1 When all transaction data is received	3	AGP1 D-Port CKG Rise Time Duty Cy	
0	CPU GART Read, AGP GART Write Coherency	2	AGP0 D-Port CKG Rise Time Duty Cy	
	0 Disabledefault	1	AGP1 D-Port CKG Fall Time Duty Cy	
	1 Enable	0	AGP0 D-Port CKG Fall Time Duty Cy	cie Control



## **Device 0 Function 1 Registers – Error Reporting**

### **Device 0 Function 1 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 1.

Offset 1	-0 - V	endor ID (1106h)RO
		ode (reads 1106h to identify VIA Technologies)
Offset 3	8-2 - D	evice ID (1204h)RO
15-0	ID (	Code (reads 1204h to identify K8M800 NB
	virtua	al device function 1)
Offset 5	5-4 –C	ommand (0006h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
		R# is used to report ECC errors).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6		y Error ResponseRW
	0	Ignore parity errors & continuedefault
5	1 VCA	Take normal action on detected parity errors <b>Palette Snoop</b> RO
5	VGA 0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	_	ory Write and Invalidate Command RO
-	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	-	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	<b>PCI</b>	Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	ory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	cted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	aled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Recei	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11	Signa	always reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
		in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		<b>Definable Features</b> always reads 0
5		Hz Capable always reads 0
4		orts New Capability listalways reads 0
3-0	Rese	rved always reads 0
Offeet 9	Q Dov	ision ID (0nh)RO
7-0	Cnip	Revision Codealways reads 0nh
Offset 9	9 - Pro	gramming Interface (00h)RO
7-0		face Identifieralways reads 00h
		ž
Offset A	<u> </u>	Class Code (00h)RO
7-0		Class Codereads 00 to indicate Host Bridge
Offset 1	B - Bas	se Class Code (06h)RO

Base Class Code.. reads 06 to indicate Bridge Device





### **Device 0 Function 1 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### **V-Link Error Control**

Offset 50 - North Bridge V-Link Error StatusWC			
7-1	<b>Reserved</b> always reads 0		
0	V-Link Parity Error DetectedWC		
	0 No error detecteddefault		
	1 V-Link parity error detected (write 1 to clear)		
Offset	58 – North Bridge V-Link Error CommandRW		
7	V-Link Parity Error or SERR Reporting to NMI		
	0 Disabledefault		
	1 Enable		
6	V-Link Parity Error or SERR Reporting to SB via		
	V-Link		
	0 Disabledefault		
	1 Enable		
5-1	<b>Reserved</b> always reads 0		
0	V-Link Parity Check Report		
	0 Disabledefault		
	1 Enable		

### **AGP Error Control**

Offset 1	E0 – AGP Error StatusWC
7	AGP Data Parity Error DetectedWC
	0 No error detected
	1 AGP data parity error detected (write 1 to
	clear)
6	PCI2 GSERR DetectedWC
	0 No error detecteddefault
	1 PCI2 GSERR detected (write 1 to clear)
5-0	<b>Reserved</b> always reads 0
0.66	Ed ACDI I E CO
	E1 – AGP Isochronous Error StatusRO
7-2	<b>Reserved</b> always reads 0
1-0	Isochronous Error Code from Func 0 Rx8C[1:0]
1-0	
1-0	default = 0
2 0	default = 0
Offset 1	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
Offset 1	E8 – AGP Error Command         RW           Reserved         always reads 0
Offset 1 7-5	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
Offset 1 7-5	E8 – AGP Error Command
Offset 1 7-5 4	Reserved   always reads 0
Offset 1 7-5 4	Reserved   Reporting   Companies   Companies
Offset 1 7-5 4 3-2	Reserved   always reads 0
Offset 1 7-5 4 3-2	Reserved always reads 0 AGP Data Parity Error Reporting 0 Disable default 1 Enable Reserved always reads 0 PCI2 Data Parity Error Reporting
Offset 1 7-5 4 3-2	Reserved always reads 0  AGP Data Parity Error Reporting  0 Disable default 1 Enable  Reserved always reads 0  PCI2 Data Parity Error Reporting 0 Disable default 1 default
Offset 1 7-5 4 3-2 1	Reserved   always reads 0
Offset 1 7-5 4 3-2 1	Reserved   always reads 0



### **Device 0 Function 2 Registers – Host CPU**

### **Device 0 Function 2 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 2.

Offset 1	-0 - V	endor ID (1106h)RO	
15-0	<b>ID</b> Code (reads 1106h to identify VIA Technologies)		
Offset 3	8-2 - D	evice ID (2204h)RO	
15-0	ID (	Code (reads 2204h to identify K8M800 NB	
		al device function 2)	
Offset 5	5-4 -C	ommand (0006h)RW	
15-10			
9		Back-to-Back Cycle EnableRO	
	0	Fast back-to-back transactions only allowed to	
		the same agentdefault	
	1	Fast back-to-back transactions allowed to	
		different agents	
8	SER	R# EnableRO	
	0	SERR# driver disableddefault	
	1	SERR# driver enabled	
	(SER	R# is used to report ECC errors).	
7		ress / Data SteppingRO	
	0	Device never does steppingdefault	
	1	Device always does stepping	
6	Parit	ty Error ResponseRW	
	0	Ignore parity errors & continuedefault	
	1	Take normal action on detected parity errors	
5	VGA	A Palette SnoopRO	
	0	Treat palette accesses normallydefault	
	1	Don't respond to palette accesses on PCI bus	
4	Mem	ory Write and Invalidate CommandRO	
	0	Bus masters must use Mem Writedefault	
	1	Bus masters may generate Mem Write & Inval	
3		ial Cycle MonitoringRO	
	0	Does not monitor special cyclesdefault	
	1	Monitors special cycles	
2		Bus MasterRO	
	0	Never behaves as a bus master	
	1	Can behave as a bus masterdefault	
1		ory SpaceRO	
	0	Does not respond to memory space	
•	1	Responds to memory spacedefault	
0		SpaceRO	
	0	Does not respond to I/O spacedefault	
	1	Responds to I/O space	

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	cted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	nled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Rece	ived Target Abort
	0	No abort received default
	1	Transaction aborted by the target
		write one to clear
11	Signa	always reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit- $6 = 1$ and
		the North Bridge was initiator of the operation
		in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		<b>Definable Features</b> always reads 0
5		Hz Capable always reads 0
4		orts New Capability listalways reads 0
3-0	Rese	rvedalways reads 0
Offset 8	8 - Rev	rision ID (0nh)RO
8-0		Revision Codealways reads 0nh
Offact (	-	•
		gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Offset A		o Class Code (00h)RO
7-0	Sub (	Class Codereads 00 to indicate Host Bridge
Offset l	B - Bas	se Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
		č





### **Device 0 Function 2 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### **Host CPU HyperTransport Control**

Offset 2	<u> A0 – CPU Control 1 (00h)RW</u>
7	In-Order Processing of CPU-to-PCI / CPU-to-
	AGP Requests or HT Ordering Rule
	0 Disabledefault
	1 Enable
6	In-Order Response of PCI Master Write Ready
	and PCI Master Read Ready
	0 Disabledefault
	1 Enable
5	In-Order Response of AGP Master Write Ready
	and AGP Master Read Ready
	0 Disabledefault
	1 Enable
4	AGP ADS Read Outstanding Request Number
	0 16default
	1 32
3	EOI Cycles to PCI2
	0 Disabledefault
	1 Enable
2-0	Number of Outstanding PCI-to-CPU Requests on
	HT Bus default = 0

Offset .	A1 – CPU Control 2 (00h)RW
7	ROMSIP Supportdefault set from VAD6
	0 Disable
	1 Enable
6	Set Isochronous Request Bit for PCI-to-CPU
	Requests with PMSIO
	0 Disable default
	1 Enable
5	Set Isochronous Request Bit for AGP-to-CPU
	Requests with GPRI
	0 Disabledefault
	1 Enable
4	Set Isoc Request Bit for All PCI-to-CPU Requests
	0 Disabledefault
	1 Enable
3	Set Isoc Request Bit for All AGP-to-CPU Requests
	0 Disabledefault
	1 Enable
2	Non-Posted Response of CPU-to-PCI from PCI
	Will Wait for Previous PCI-to-CPU Write PCI
	Write Flush
	0 Disabledefault
	1 Enable
1	Non-Posted Response of CPU-to-AGP from AGP
	Will Wait for Previous AGP-to-CPU Write AGP
	Write Flush
	0 Disabledefault
	1 Enable
0	256-Byte RAM Access
	0 Disabledefault
	1 Enable





Offset A	<u> A3 – HyperTransport Init Value 1 (B1h)RW</u>
7	CPU Fast CommandRO
	0 Disable
	1 Enabledefault
6-4	HT400 Initialization Counter
	default =11b, set from ROMSIP[57:55]
3	AGP Isochronous Read Outstanding Request
	Number
	0 16default
	1 32
2-0	HT200 Initialization Counter
	default =01b, set from ROMSIP[54:52]
Offset A	A4 – HyperTransport Init Value 2 (30h)RW
7	VADS Read Outstanding Request Number
	0 16default
	1 32
6-4	HT800 Initialization Counter
	default =11b, set from ROMSIP[63:61]
3	<b>Reserved</b> always reads 0
2-0	HT600 Initialization Counter
	default =00b, set from ROMSIP[60:58]
	,

Offset A	<u> A5 – Arbitration Control 1 (08h)RW</u>
7	AGP Read Length Could Be 1QW-8QW But Not
	1/2/4/8QW For AGP Performance
	0 Disable default
	1 Enable
6	AGP Write Length
	0 Issue Byte Writes for all BE Writes default
	1 Issue DoubleWord Writes for all BE Writes
5	HT Controller Action for PCI-to-CPU Write
	Cycles With All Byte Enables Set
	0 Issue DoubleWord Writedefault
	1 Issue Byte Write
4	AGP 8QW Read Access from HT
	0 Disable (no 8QW access) default
	1 Enable (allow 8QW access)
3	CF8 / CFC I/O Cycles
	0 Disable default
	1 Enable
2	PCI Master Access Bursting
_	0 Allow only 1 request before data phase. default
	1 Allow up to 4 pipelined requests before data
	phase
1	Reduce 1T Latency for AGP Access (Allow 8x
-	4QW Access to Burst)
	0 Disabledefault
	1 Enable
0	
U	<b>Reserved (Do Not Program)</b> default = 0
	- '
Offset A	A6 – Arbitration Control 2 (00h)RW
	A6 – Arbitration Control 2 (00h)RW Clear CPU-to-PCI Read Response PassPW Bit
Offset A	A6 – Arbitration Control 2 (00h)
Offset A	A6 – Arbitration Control 2 (00h)
Offset A	A6 – Arbitration Control 2 (00h)
Offset A	A6 – Arbitration Control 2 (00h)
Offset A 7 6	A6 – Arbitration Control 2 (00h)
Offset A	A6 – Arbitration Control 2 (00h)
Offset A 7 6	Clear CPU-to-PCI Read Response PassPW Bit  0 Disable default  1 Enable  Set CPU-to-PCI Target Done PassPW Bit  0 Disable default  1 Enable  Clear CPU-to-PCI Target Done PassPW Bit  0 Disable default  1 Enable  Clear CPU-to-PCI Target Done PassPW Bit  0 Disable default
Offset A 7 6 5	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  1 Enable
Offset A 7 6	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]
Offset A 7 6 5	Clear CPU-to-PCI Read Response PassPW Bit  Disable default Enable  Set CPU-to-PCI Target Done PassPW Bit  Disable default Enable  Clear CPU-to-PCI Target Done PassPW Bit  Enable  Clear CPU-to-PCI Target Done PassPW Bit  Enable  Clear CPU-to-PCI Target Done PassPW Bit  Disable default Enable  Legacy NMI Encoding for MT[3]  Disable default
Offset A 7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  Disable default Enable  Set CPU-to-PCI Target Done PassPW Bit  Disable default Enable  Clear CPU-to-PCI Target Done PassPW Bit  Disable default Enable  Clear CPU-to-PCI Target Done PassPW Bit  Disable default Enable  Legacy NMI Encoding for MT[3]  Disable default Enable
Offset A 7 6 5	Clear CPU-to-PCI Read Response PassPW Bit  0 Disable default  1 Enable  Set CPU-to-PCI Target Done PassPW Bit  0 Disable default  1 Enable  Clear CPU-to-PCI Target Done PassPW Bit  0 Disable default  1 Enable  Clear CPU-to-PCI Target Done PassPW Bit  0 Disable default  1 Enable  Legacy NMI Encoding for MT[3]  0 Disable default  1 Enable  Legacy External Interrupt Encoding for MT[3]
Offset A 7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  0 Disable default 1 Enable  Set CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Clear CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Clear CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Legacy NMI Encoding for MT[3] 0 Disable default 1 Enable  Legacy External Interrupt Encoding for MT[3] 0 Disable default
7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable
Offset A 7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Reduce 1T Latency for Fast Write Cycles (Allow
7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Reduce 1T Latency for Fast Write Cycles (Allow FW 8QW Access to Burst)
7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  0 Disable default 1 Enable  Set CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Clear CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Clear CPU-to-PCI Target Done PassPW Bit 0 Disable default 1 Enable  Legacy NMI Encoding for MT[3] 0 Disable default 1 Enable  Legacy External Interrupt Encoding for MT[3] 0 Disable default 1 Enable  Reduce 1T Latency for Fast Write Cycles (Allow FW 8QW Access to Burst)
7 6 5 4	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Reduce 1T Latency for Fast Write Cycles (Allow FW 8QW Access to Burst)  O Disable default  Enable
Offset A 7 6 5 4 3	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Reduce 1T Latency for Fast Write Cycles (Allow FW 8QW Access to Burst)  O Disable default  Enable  Reduce Trustency for Fast Write Cycles (Allow FW 8QW Access to Burst)  O Disable default  Enable  Tenable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Disable default  Disable default  Enable
Offset A 7 6 5 4 3	Clear CPU-to-PCI Read Response PassPW Bit  O Disable default  Enable  Set CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Clear CPU-to-PCI Target Done PassPW Bit  O Disable default  Enable  Legacy NMI Encoding for MT[3]  O Disable default  Enable  Legacy External Interrupt Encoding for MT[3]  O Disable default  Enable  Reduce 1T Latency for Fast Write Cycles (Allow FW 8QW Access to Burst)  O Disable default  Enable  Reduce Trustency for Fast Write Cycles (Allow FW 8QW Access to Burst)  O Disable default  Enable  VID / FID Change Delay to P-State Control





	A7 – HyperTransport Control 1 (86h)RW	Offset	A8 – HyperTransport Control 2 (7Fh)RW
7	SeqID Value in Graphics Engine Packets	7	PCI Master SIO for PCI Master ADS As High
	default = 1		Priority Arbitration
6	Set Isoc When VPRI=1 in Graphics Engine Packet		0 Disable default
	0 Disabledefault		1 Enable
	1 Enable	6	Force AGP ADS Read Command Pass PCI
5	Always Set Isoc in Graphics Engine Packet		Master ADS Write Command When Post Write
	0 Disabledefault		Channel Is Full But Read Channel Is Available
	1 Enable		0 Disable
4	VPRI for Graphics Engine As High Priority		1 Enabledefault
	Arbitration	5	Force PCI Master ADS Read Command Pass
	(independent of bits 5 and 6)		AGP ADS Write Command When Post Write
	0 Disabledefault		Channel Is Full But Read Channel Is Available
	1 Enable		0 Disable
3	Set Isoc When VDPHPRI=1 in AGP Isochronous		1 Enabledefault
	Video Display Packet	4	Force AGP Isochronous Video Display Read
	0 Disabledefault		Command Pass VADS Write Command When
	1 Enable		Post Write Channel Is Full But Read Channel Is
2	Always Set Isoc in AGP Isochronous Video		Available
	Display Packet		0 Disable
	0 Disable		1 Enabledefault
	1 Enabledefault	3	Force Graphics Engine Write Command Pass
1	VDPHPRI for AGP Isochronous Video Display As		AGP Isochronous Video Display Low Priority
	High Priority Arbitration		Read Command When Non-Post Write Channel
	(independent of Isoc setting)		Is Full But Post Write Is Available
	0 Disable		0 Disable
	1 Enabledefault		1 Enabledefault
0	GPRI for AGP ADS As High Priority Arbitration	2	PCI Master Request for PCI Master ADS As
	(independent of RxA1 bits 3 and 5)		Parking Request
	0 Disabledefault		0 Disable
	1 Enable		1 Enabledefault
		1	AGP Master Request for AGP ADS As Parking
			Request
			0 Disable
			1 Enabledefault
		0	Video Display Request for AGP Isochronous
			Video Display As Parking Request
			0 Disable
			1 Enabledefault

- 7 Video Request for Graphics Engine As Parking Request
  - 0 Disable
  - 1 Enable.....default
- 6-4 PCI Master ADS Read Merge Timer .... def = 100b (for waiting for the next request)
- 3-0 PCI Master ADS Write Merge Timer. def = 1111b (for waiting for the next request)





Offset .	AA – Transmit Data Drive Control (22h)RW
7	<b>Data Coarse Delay Control</b> default = 0
6-4	Data Pullup Drive Strength default = 010b
3	Reserved always reads 0
2-0	Data Pulldown Drive Strength default = 010b
Offset .	AB – Transmit Clock Drive Control (22h)RW
7	Clock Coarse Delay Control default = 0
6-4	Clock Pullup Drive Strength default = 010b
3	Reserved always reads 0
2-0	Clock Pulldown Drive Strength default = 010b
0.00	
Offset .	AC – Transmit Autocomp Result (00h)RW
7	Transmitter Autocomp Select
	0 Manualdefault
	1 Automatic
6-4	Transmit Data / Clock Pullup Drive Strength
	from Autocomp RO, default = $000b$
3	<b>Reserved</b> always reads 0
2-0	Transmit Data / Clock Pulldown Drive Strength
	<b>from Autocomp RO</b> , default = 000b
Offact	AD HT Controller Mice Control (00h) DW
	AD – HT Controller Misc Control (00h)RW
7-6	Read Response Buffer Release Delay
	00 No Delaydefault
	01 Delay 1T
	10 Delay 2T
_	11 Delay 3T
5	SeqID Value for AGP Isochronous Video Display
	0 SeqID = 0default
4.6	1 SeqID = 1
4_0	Reserved RW default = $0$

Offset A	AE – Receive Termination Value Control (22h). RW
7	<b>Termination Value Autocomp Select</b> default = 0
6-4	Receive Data Termination Value default = 010b
3	<b>Reserved</b> always reads 0
2-0	Receive Clock Termination Value default = 010b
Offset A	AF – Rcv Termination Autocomp Status (00h) RW
7	Reservedalways reads 0
6-4	Receive Data / Clock Termination Autocomp
	<b>ValueRO</b> , default = 000b
3	DB4 Receive Clock Delay
	default set per ROMSIP[47]
	0 1Tdefault
	1 2T
2-0	Transmit PLL Feedback Delay Fine Tune
	default set per ROMSIP[46:44]
	000 Lead by 100 picosecondsdefault
	001 Align
	010 Lag by 100 picoseconds
	011 Lag by 200 picoseconds
	1xx -reserved-





Offset 1	B0 – Response Flow Control Buffer Depth (84h) RW
7-4	Flow Control Buffer Depth for Response
	Command / Data default = 1000b (8 levels)
3-0	Flow Control Buffer Depth for Non-Posted
	Command / Data default = 0100b (4 levels)
O.CC 4.1	D1 D D 4 W 4 . D 66 D 41 (151) DW
	B1 – Receive Post-Write Buffer Depth (15h)RW
7	AGP Controller Interface (External AGP)
	0 133 MHz Asynchronousdefault
	1 133 MHz Pseudo-Asynchronous
	(integrated graphics is 160 / 200 MHz async)
6	Value of PassPW Bit in AGP Upstream Request
	<b>Packet</b> default = 0
5	Value of Sequence ID in PCI Master / AGP
	<b>Upstream Request Packet</b> default = 0
4	CPU-to=PCI Response Packet Isoc Bit
	0 Always clear
	1 Same as corresponding request packet def
3-0	Receive Post Write Buffer Depth
	(programmed value will only take effect after warm
	boot)
	0000 -not allowed-
	0001 Minimum value
	0101 Maximum valuedefault
	011x -not allowed-
	1xxx -not allowed-

Offset 1	B2 – TPM Control (00h)RW
7	Ignore CPU-to-PCI Accesses to Addresses FED4
	4000 through FED4 FFFF (TPM Reserved Range)
	0 Disabledefault
	1 Enable
6	TPM Special Command Decoding
	0 Disabledefault
	1 Enable
5	Protect Start Address 00 FED4 4020, 00FED4
	4024 and 00 FED4 4028 in MMIO Range with
	Command Length of 1DW
	0 Disabledefault
	1 Enable
4	Forward TPM Special Commands to V-Link By
	I/O Commands
	0 Disabledefault
	1 Enable
3-0	Reservedalways reads 0





Onset.	B4 – AGF Waster Isoc Request Timer (USII)Rw	Offset	CU - HT Transmit CAD[7:0], Control Rise / 1	<u>ran</u>
7-4	HT Controller AGP Master Isochronous Request	Delay (	(00h)	RW
	<b>Timer</b> default = 0	7-6	Positive Data Signal Rise Delay	def = 0
	(programmed in units of 16 HT clocks)	5-4	Positive Data Signal Fall Delay	
3-2	HT Controller Parking Arbitration for PCI / AGP	3-2	Negative Data Signal Rise Delay	
	/ AGP Isochronous Requests	1-0	Negative Data Signal Fall Delay	def = 0
	00 Park at previous busdefault			
	01 Park at PCI Master		<u>C1 – HT Transmit Clock0 Rise/Fall Delay (00</u>	
	10 Park at AGP Master	7-6	Positive Clock Signal Rise Delay	
	11 Park at AGP Isochronous Request	5-4	Positive Clock Signal Fall Delay	
1	AGP FIFO Data Depth	3-2	Negative Clock Signal Rise Delay	
	0 64 QWdefault	1-0	Negative Clock Signal Fall Delay	def = 0
	1 128 QW			
0	Fast Write Data Depth			
	0 16 QWdefault	Offset	C2 – HT Transmit CAD[15:8] R/F Delay (00h	ı) RW
	1 32 QW	7-6	Positive Data Signal Rise Delay	
Offact	D5 DCI Mostor Timor (00h) DW	5-4	Positive Data Signal Fall Delay	
	B5 – PCI Master Timer (00h)RW	3-2	Negative Data Signal Rise Delay	
7-4	HT Controller PCI Master Timer def = 0	1-0	Negative Data Signal Fall Delay	
2.0	(programmed in units of 16 HT clocks)	10	1 teguer to Data Signar I am Deing	uci o
3-0	HT Ctrlr PCI Master Promotion Timer def = 0	Offset	<u>C3 – HT Transmit Clock1 Rise/Fall Delay (00</u>	)h) RW
	(programmed in units of 16 HT clocks)	7-6	Positive Clock Signal Rise Delay	def = 0
Offset 1	B6 – AGP Master Timer (00h)RW	5-4	Positive Clock Signal Fall Delay	def = 0
	HT Controller AGP Master Timer def = 0	3-2	Negative Clock Signal Rise Delay	def = 0
, ·	(programmed in units of 16 HT clocks)	1-0	Negative Clock Signal Fall Delay	def = 0
3-0	HT Ctrlr AGP Master Promotion Timer def = 0			
•	(programmed in units of 16 HT clocks)			
	,	Offset	C4 – HT Receive CAD[7:0], Control, Clock 0	Rise /
	B7 – AGP Master Isochronous Request High		elay (00h)	
<u>Priorit</u>	y Timer (00h)RW	7-6	Data Input Rise Delay	-
7-0	HT Controller AGP Master Isochronous Request	5-4	Data Input Fall Delay	
	<b>High Priority Timer</b> default = 00h	3-4	Clock Input Rise Delay	
	(programmed in units of 16 HT clocks)	1-0	Clock Input Fall Delay	
		1-0	Clock Input Pan Delay	uci 0
		Offset	C5 - HT Receive CAD[15:8], Clock 1 Rise / F	<u>'all</u>
		Delay (	(00h)	RW
		7-6	Data Input Rise Delay	def = 0
		5-4	Data Input Fall Delay	def = 0

Clock Input Rise Delay ..... def = 0Clock Input Fall Delay ..... def = 0





# **Device 0 Function 3 Registers – DRAM**

### **Device 0 Function 3 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 3.

Offset 1	-0 - V	endor ID (1106h)RO
		ode (reads 1106h to identify VIA Technologies)
Offset 3	8-2 - D	evice ID (3204h)RO
15-0	ID (	Code (reads 3204h to identify K8M800 NB al device function 3)
Offset 5	5-4 –C	ommand (0006h)RW
15-10		
9	Fast	Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8	SER	R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
	(SER	R# is used to report ECC errors).
7	Addı	ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	ty Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Spec	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI	Bus MasterRO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	nory SpaceRO
	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	I/O S	SpaceRO
	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

Offset 7	7-6 – S	tatus (0200h)RWC
15	Detec	cted Parity Error
	0	No parity error detecteddefault
	1	Error detected in either address or data phase.
		This bit is set even if error response is disabled
		(command register bit-6) write one to clear
14	Signa	aled System Error (SERR# Asserted)
		always reads 0
13	Signa	nled Master Abort
	0	No abort received default
	1	Transaction aborted by the master
		write one to clear
12	Rece	ived Target Abort
	0	No abort receiveddefault
	1	Transaction aborted by the target
		write one to clear
11	Signa	always reads 0
	0	Target Abort never signaled
10-9	DEV	SEL# Timing
	00	Fast
	01	Mediumalways reads 01
	10	Slow
	11	Reserved
8	Data	Parity Error Detected
	0	No data parity error detected default
	1	Error detected in data phase. Set only if error
		response enabled via command bit-6 = 1 and
		the North Bridge was initiator of the operation
_	T (	in which the error occurred write one to clear
7		Back-to-Back Capablealways reads 0
6		<b>Definable Features</b> always reads 0
5		Hz Capable always reads 0
4	Supp	orts New Capability listalways reads 0 rvedalways reads 0
3-0	Kese	rveuaiways ieaus 0
Offset 8	8 - Rev	rision ID (0nh)RO
9-0		Revision Codealways reads 0nh
	-	•
Offset 9	9 - Pro	gramming Interface (00h)RO
7-0	Inter	face Identifieralways reads 00h
Offered	A C:-1	Class Code (00k)
		O Class Code (00h)RO
7-0	Sub (	Class Codereads 00 to indicate Host Bridge
Offset 1	B - Bas	se Class Code (06h)RO
7-0		Class Code reads 06 to indicate Bridge Device
7-0	Dase	Simbs Code reads to to indicate Dridge Device



### **Device 0 Function 3 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### **DRAM Control**

### Offset 47 – DRAM End Address (HA[31:24]) (01h)......RW

### **Table 7. System Memory Map**

Space	Start Start	<u>Size</u>	Address Range	<b>Comment</b>
DOS	0	640K	00 <del>000000-0009FF</del> FF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
<b>BIOS</b>	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
<b>BIOS</b>	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
<b>BIOS</b>	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
<b>BIOS</b>	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
<b>BIOS</b>	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
<b>BIOS</b>	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
<b>BIOS</b>	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
<b>BIOS</b>	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB	_	00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFF	$000 Fxxxx\ alias$

### **Timer Control**

Offset	<u> 70 – PC1 11mer (00n)</u>	K W
7-4	PCI Promotion Timer	def = 0
	(programmed in units of 8 HT clocks)	
3-0	PCI Timeout Timer	def = 0
	(programmed in units of 16 HT clocks)	
Offset '	71 – AGP Timer (00h)	RW
	AGP Promotion Timer	
	(programmed in units of 8 HT clocks)	
3-0		def = 0
	(programmed in units of 16 HT clocks)	
Offset '	72 – VGA Timer (00h)	RW
7-4	VGA Promotion Timer	$def = 0$
	(programmed in units of 8 HT clocks)	
3-0	VGA Timeout Timer	def = 0
	(programmed in units of 16 HT clocks)	
Offset '	73 – High Priority Display Timer (00h)	RW
	High Priority Display Timer	
	(programmed in units of 16 HT clocks)	
Offset '	74 – Low Priority Display Timer (00h)	RW
	Reservedalv	
3-0	Low Priority Display Timer	
	(programmed in units of 16 HT clocks)	





# **ROM Shadow Control**

Offset 8	80 - Shadow RAM Control 1 (00h)	RW	Offset 8	82 - Shadow RAM Control 3 (00h) RW
7-6	CC000h-CFFFFh		7-6	E0000h-EFFFFh
	00 Read/write disable	default		00 Read/write disable default
	01 Write enable			01 Write enable
	10 Read enable			10 Read enable
	11 Read/write enable			11 Read/write enable
5-4	C8000h-CBFFFh		5-4	F0000h-FFFFFh
	00 Read/write disable	default		00 Read/write disable
	01 Write enable			01 Write enable
	10 Read enable			10 Read enable
	11 Read/write enable			11 Read/write enable
3-2	C4000h-C7FFFh		3-2	Memory Hole
	00 Read/write disable	default		00 Nonedefault
	01 Write enable			01 512K-640K
	10 Read enable			10 15M-16M (1M)
	11 Read/write enable			11 14M-16M (2M)
1-0	C0000h-C3FFFh		1	Disable A,BK SMRAM Direct Access
	00 Read/write disable	default	0	Enable A,BK DRAM Access
	01 Write enable			
	10 Read enable			SMI Mapping Control:
	11 Read/write enable			Bits <u>SMM</u> <u>Non-SMM</u>
				1-0 Code Data Code Data
Offset 3	81 - Shadow RAM Control 2 (00h)	RW		00 DRAM DRAM PCI PCI
7-6	DC000h-DFFFFh			01 DRAM DRAM DRAM
	00 Read/write disable	default		10 DRAM PCI PCI PCI
	01 Write enable			11 DRAM DRAM DRAM
	10 Read enable			
	11 Read/write enable		SMM /	APIC Control
5-4	D8000h-DBFFFh			<del></del>
	00 Read/write disable	default	Offset !	86 - SMM / APIC Decoding (01h) RW
	01 Write enable			Reservedalways reads 0
	10 Read enable			
	11 Read/write enable		5	APIC Lowest Interrupt Arbitration 0 Disabledefault
3-2	D4000h-D7FFFh			
	00 Read/write disable	default		1 Enable
	01 Write enable		4	I/O APIC Decoding
	10 Read enable			0 FECxxxxx accesses go to PCI default
	11 Read/write enable			1 FEC00000 to FEC7FFFF accesses go to PCI
1-0	D0000h-D3FFFh		•	FEC80000 to FECFFFFF accesses go to AGP
	00 Read/write disable	default	3	MSI (Processor Message) Support
	01 Write enable			0 Disable (master access to FEExxxxx will go to
	10 Read enable			PCI) default
	11 Read/write enable			1 Enable (master access to FEExxxxx will be
			•	passed to host side to do snoop)
			2	Top SMM
				0 Disabledefault
			4	1 Enable
			1	Reserved always reads 0
			0	Compatible SMM
				0 Disable
				1 Enabledefault





### **UMA Control**

Offset A	A0 – CPU Direct Access FB Base Address (00h). RW
7-1	<b>CPU Direct Access FB Address [27:21]</b> def = 0
0	CPU Direct Access FB
	0 Disabledefault
	1 Enable
Offset A	A1 – CPU Direct Access FB Size (00h)RW
7	VGA
	0 Disabledefault
	1 Enable
6-4	<b>CPU Direct Access FB Size</b> def = 0
	000 Nonedefault
	001 2MB
	010 4MB
	011 8MB
	100 16MB
	101 32 MB
	11x -reserved-
3-0	<b>CPU Direct Access FB Address [31:28]</b> def = 0
Offset A	A2 – VGA Timer (00h)RW
7-4	<b>Reserved</b> always reads 0
3-0	<b>VGA Timer</b> def = 0
	(programmed in units of 16 dot clocks)

Offset 2	<b>A4</b> – <b>F</b>	IFO / Flow Control 1 (00h)RW
7-6	DBX	AGP FIFO and Video Display FIFO Depth
	00	AGP FIFO = 64QW, Vid FIFO = 64 QW def
	01	AGP FIFO = 32 QW, Vid FIFO = 96 QW
	10	AGP FIFO = 96 QW, Vid FIFO = 32 QW
	11	AGP FIFO = 128 QW, Vid FIFO = 0 QW
5	AGP	Interrupt Destination
	0	AGP Interrupt to HT Controller default
	1	AGP Interrupt to DRAM Controller
4	DRA	M Controller Mode
	0	Synchronous default
	1	Asynchronous (not 166 MHz)
3		1T From DRAM Controller or DBX to
	Grap	
	0	Disabledefault
	1	Enable
2	Sync	1T From DRAM Controller to DBX (Async
		e Only)
	0	Disabledefault
	1	Enable
1	Merg	ge Graphics Read Address Bit-4 From 1 to 0
	0	Don't Merge default
	1	Merge
0		ge Graphics Write Address Bit-4 From 1 to 0
	0	Don't Merge default
	1	Merge
Offset A	<b>A5</b> – F	IFO / Flow Control 2 (20h)RW
7	DBX	Daa Sync
	0	No syncdefault
	1	Data sync 1T from DBX to internal AGP
6	Integ	ratedGraphics Controller Clock Frequency
	(see a	ılso bit-0)
	0	200 MHzdefault
	1	166 MHz
5		ratedGraphics Controller Merge Control
	0	Only 4 QW-aligned requests can be merged
	1	4/8 QW-aligned requests can be merged
		default
4	Integ	rated Graphics Controller Read Data Queue
	0	64 QW default
	1	128 QW
3		rated Graphics Controller Clock Frequency
	0	Frequey selected per bit-6 default
	1	133 MHz

2-0 Reserved

..... **RW**, default = 0





# <u>Device 0 Function 4 Registers – Power</u> <u>Management</u>

### **Device 0 Function 4 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 4.

Offset 1	<u>-0 - V</u>	<u>endor ID (1106h)RO</u>
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Offset 3	8-2 - D	evice ID (4204h)RO
15-0	ID (	Code (reads 4204h to identify K8M800 NB
		al device function 4)
Offset 5	5-4 -C	ommand (0006h)RW
15-10		
9		Back-to-Back Cycle EnableRO
9	rast ()	
	U	Fast back-to-back transactions only allowed to
	1	the same agentdefault Fast back-to-back transactions allowed to
	1	
0	CED	different agents
8		R# Enable RO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
_		R# is used to report ECC errors).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6	Parit	ty Error ResponseRW
	0	Ignore parity errors & continuedefault
	1	Take normal action on detected parity errors
5	VGA	A Palette SnoopRO
	0	Treat palette accesses normallydefault
	1	Don't respond to palette accesses on PCI bus
4	Mem	ory Write and Invalidate CommandRO
	0	Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	Spec	ial Cycle MonitoringRO
	0	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	PCI :	Bus Master RO
	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	Mem	ory SpaceRO
-	0	Does not respond to memory space
	1	Responds to memory spacedefault
0	_	SpaceRO
v	0	Does not respond to I/O spacedefault
	1	Responds to I/O space
	1	responds to 110 space

15	Detected Parity Error
	0 No parity error detecteddefault
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6) write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort receiveddefault
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target
	write one to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
10,	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
Ü	0 No data parity error detected default
	1 Error detected in data phase. Set only if error
	response enabled via command bit-6 = 1 and
	the North Bridge was initiator of the operation
	in which the error occurred write one to clear
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capablealways reads 0
4	Supports New Capability listalways reads 0
3-0	Reserved always reads 0
	in a second seco
Offset 8	3 - Revision ID (0nh)RO
10-0	Chip Revision Codealways reads 0nh
	·
Offset 9	- Programming Interface (00h)RO
7-0	Interface Identifieralways reads 00h
O.CC 4	
	A - Sub Class Code (00h)RO
7-0	Sub Class Codereads 00 to indicate Host Bridge
Offset 1	B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device

Offset 7-6 – Status (0200h)......RWC





### **Device 0 Function 4 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### **Power Management Control**

Offset 2	A0 – Po	ower Management Mode (00h)RW
7	Dyna	mic Power Management
	0	Disabledefault
	1	Enable
6	Halt /	Shutdown Power Management
	0	Disabledefault
	1	Enable
5	Stop	Clock Power Management
	0	Disabledefault
	1	Enable
4	Suspe	end Status Power Management
	0	Disabledefault
	1	Enable
3-0	Reser	ved always reads 0
Offset .	<b>A2</b> – <b>D</b>	ynamic Clock Stop Control (00h)RW
7		Interface Power Management
•	0	Disabledefault
	1	Enable
6	Reser	ved always reads 0
5		k Interface Power Management
		Disabledefault
	1	Enable
4	AGP	Interface Power Management
	0	Disabledefault
	1	Enable
3	PCI #	2 Interface Power Management
	0	Disabledefault
	1	Enable
2	Grap	hics Interface Power Management
	0	Disabledefault
	1	Enable
1	Reser	vedalways reads 0
0	Host	Fast Power Management (DADS Fast
	Timiı	6/
	0	Disabledefault
	1	Enable

### **BIOS Scratch**

Offset	DU-EF – BIOS Scratch Reg	<u>usters Rw</u>
7-0	No hardware function	default = (





# **Device 0 Function 7 Registers – V-Link**

### **Device 0 Function 7 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number and device number equal to zero and function number equal to 7.

Offset 1	1-0 - V	endor ID (1106h)RO	
15-0			
Offset 3	3-2 - D	evice ID (7204h)RO	
15-0	ID C	odealways reads 7204h	
Offset 5	5-4 -C	ommand (0006h)RW	
15-10	Rese	Reserved always reads 0	
9	Fast Back-to-Back Cycle Enable		
	0	Fast back-to-back transactions only allowed to	
		the same agent default	
	1	Fast back-to-back transactions allowed to	
		different agents	
8	SER	R# EnableRO	
	0	SERR# driver disableddefault	
	1	SERR# driver enabled	
		R# is used to report ECC errors).	
7	Addı	ress / Data SteppingRO	
	0	Device never does steppingdefault	
	1	Device always does stepping	
6	Parit	y Error ResponseRW	
	0	Ignore parity errors & continuedefault	
	1	Take normal action on detected parity errors	
5	VGA	Palette SnoopRO	
	0	Treat palette accesses normallydefault	
	1	Don't respond to palette accesses on PCI bus	
4	Mem	ory Write and Invalidate CommandRO	
	0	Bus masters must use Mem Writedefault	
	1	Bus masters may generate Mem Write & Inval	
3	Speci	ial Cycle MonitoringRO	
	0	Does not monitor special cyclesdefault	
	1	Monitors special cycles	
2	PCI 1	Bus MasterRO	
	0	Never behaves as a bus master	
	1	Can behave as a bus masterdefault	
1	Mem	ory SpaceRO	
	0	Does not respond to memory space	
	1	Responds to memory spacedefault	
0	I/O S	SpaceRO	
	0	Does not respond to I/O spacedefault	
	1	Responds to I/O space	

Offset 7	7-6 – S	tatus (0200h)RWC		
15	Detected Parity Error			
	0	No parity error detecteddefault		
	1	Error detected in either address or data phase.		
		This bit is set even if error response is disabled		
		(command register bit-6) write one to clear		
14	Signa	aled System Error (SERR# Asserted)		
	Ü	always reads 0		
13	Signa	aled Master Abort		
	0	No abort received default		
	1	Transaction aborted by the master		
		write one to clear		
12	Rece	ived Target Abort		
	0	No abort received default		
	1	Transaction aborted by the target		
		write one to clear		
11	Signa	aled Target Abortalways reads 0		
	0	Target Abort never signaled		
10-9	DEV	SEL# Timing		
	00	Fast		
	01	Mediumalways reads 01		
	10	Slow		
	11	Reserved		
8	Data	Parity Error Detected		
	0	No data parity error detected default		
	1	Error detected in data phase. Set only if error		
		response enabled via command bit-6 = 1 and		
		the North Bridge was initiator of the operation		
		in which the error occurred write one to clear		
7		Back-to-Back Capablealways reads 0		
6	User Definable Featuresalways reads 0			
5		Hz Capable always reads 0		
4		orts New Capability listalways reads 0		
3-0	Rese	rved always reads 0		
Offset 8	R - Rev	vision ID (0nh)RO		
		Revision Codealways reads 0nh		
11-0	Cmp	Revision Codeaiways ieads oim		
Offset 9	9 - Pro	gramming Interface (00h)RO		
7-0		face Identifieralways reads 00h		
Official	A C1	h Class Code (00h)		
		b Class Code (00h)RO		
7-0	Sub (	Class Code reads 00 to indicate Host Bridge		
Offset B - Base Class Code (06h)RO				
7-0		Class Code reads 06 to indicate Bridge Device		
, ,		The state of the majorite Bridge Beville		





#### **Device 0 Function 7 Device-Specific Registers**

These registers are normally programmed once at system initialization time.

### V-Link Control

Offset 4	40 – V-Link Specification ID (00h)RO	Offset 4	45 –NB V-Link Bus Timer (44h)RW
7-0	Specification Revision always reads 00	7-4	Timer for Normal Priority Requests from SB
			0000 Immediate
Offact	41 ND V Link Conshility (10h) WC		0001 1*4 VCLKs
	41 – NB V-Link Capability (19h)WC		0010 2*4 VCLKs
7	V-Link Parity Error Detected by NBWC		0011 3*4 VCLKs
	0 No V-Link Parity Error Detecteddefault		0100 4*4 VCLKsdefault
6	1 V-Link Parity Error Detected (write 1 to clear)  Reservedalways reads 0		0101 5*4 VCLKs
6 5	<b>Reserved</b> always reads 0 <b>16-bit Bus Width Supported by NB</b> RO		0110 6*4 VCLKs
3	0 Not Supported		0111 7*4 VCLKs
	1 Supported		1000 8*4 VCLKs
4	8-Bit Bus Width Supported by NBRO		1001 16*4 VCLKs 1010 32*4 VCLKs
-	0 Not Supported		1010 32 4 VCLKs 1011 64*4 VCLKs
	1 Supporteddefault		11xx Own the bus for as long as there is a request
3	4x Rate Supported by NBRO	3-0	Timer for High Priority Requests from SB
	0 Not Supported	5-0	0000 Immediate
	1 Supporteddefault		0001 1*2 VCLKs
2	2x Rate Supported by NBRO		0010 2*2 VCLKs
	0 Not Supporteddefault		0011 3*2 VCLKs
	1 Supported		0100 4*2 VCLKsdefault
1	Reserved always reads 0		0101 5*2 VCLKs
0	8x Rate Supported by NBRO		0110 6*2 VCLKs
	0 Not Supported		0111 7*2 VCLKs
	1 Supporteddefault		1000 8*2 VCLKs
			1001 16*2 VCLKs
Offset 4	42 – NB Downlink Command (88h)RW		1010 32*2 VCLKs
7-4	DnCmd Max Request Depth (0=1 DnCmd) def = 8		1011 64*2 VCLKs
3-0	<b>DnCmd Write Buffer Size</b> (doublewords) def = 8		11xx Own the bus for as long as there is a request
5-0	bilend write builer size (dodolewords) der		
Offset 4	43 – NB Uplink Max Req Depth (80h)RO		
7-4	UpCmd Max Request Depth (0=1 UpCmd) def = 8		
	Indicates the maximum allowable number of		
	outstanding UPCMD requests		
3-0	<b>Reserved</b> always reads 0		
Offset 4	44 – NB Uplink Buffer Size (82h)RO		
7-4	<b>UpCmd P2C Write Buffer Size</b> (max lines) def = 8		
3-0	UpCmd P2P Write Buffer Size (max lines) $def = 2$		



Offset	46 – NB V-Link Misc Control (00h)RW	Offset -	<u> 48 – NB/SB V-Link Configuration (18h)</u>	RW
7	Downstream High Priority	7	V-Link Parity Check	
	0 Disable High Priority Down Commandsdef		0 Disable	default
	1 Enable High Priority Down Commands		1 Enable	
6	Downlink Priority	6	Rest Bus Width Supported	
	0 Treat Downlink Cycles as Normal Priority.def		0 Not Supported	default
	1 Treat Downlink Cycles as High Priority		1 Supported	
5-4	Combine Multiple STPGNT Cycles Into One V-	5	16-bit Bus Width Supported	
	Link Command		0 Not Supported	default
	00 Compatible, 1 command per V-Link cmddef		1 Supported	
	01 2 commands per V-Link command	4	8-Bit Bus Width Supported	
	10 3 commands per V-Link command		0 Not Supported	
	11 4 commands per V-Link command		1 Supported	default
3-2	V-Link Master Access Ordering Rules	3	4x Rate Supported	
	00 High priority read, pass normal read (not pass		0 Not Supported	
	write)default		1 Supported	default
	01 Read (high/normal) pass write (HR>LR>W)	2	2x Rate Supported	
	1x Read / write in order		0 Not Supported	default
1-0	Reserved always reads 0		1 Supported	
Offact	47 V Link Control (00h) DW	1	Reserved alwa	ys reads 0
	47 – V-Link Control (00h)RW	0	8x Rate Supported	
7	Parity Error or SERR# Reported via NMI		0 Not Supported	default
	0 Disabledefault		1 Supported	
	1 Enable	Offset	49 – SB V-Link Capability (19h)	RΩ
6	Parity Error or SERR# Reported to SB via Vlink  0 Disabledefault			
		7-6	Reserved alwa	ys reads 0
=		5	16-bit Bus Width Supported by SB  0 Not Supported	dafault
5	C2P Read L1 Ready Return Timing 0 V-Link bus decodes C2P Read Ack cmddef		T I	deraun
	1 Wait till previous P2C write cycles all flushed	4	1 Supported 8-Bit Bus Width Supported by SB	
4	Reservedalways reads 0	4	0 Not Supported	
3	Down Strobe Dynamic Stop		1 Supported	dofoult
3	0 Disabledefault	3	4x Rate Supported by SB	uciauii
	1 Enable	3	0 Not Supported	
2	Auto-Disconnect		1 Supported	default
2	0 Disabledefault	2	2x Rate Supported by SB	uciauii
	1 Enable	2	0 Not Supported	default
1	V-Link Disconnect Cycle for HALT Cycle		1 Supported	acraurt
1	0 Disabledefault	1	Reservedalwa	vs reads 0
	1 Enable	0	8x Rate Supported by SB	y 5 Teaus O
0	V-Link Disconnect Cycle for STPGNT Cycle	U	0 Not Supported	
U	0 Disabledefault		1 Supported	default
	1 Enable		2 Supported	aciault





<b>Offset</b>	4A – SB Downlink Status (88h)RO	<b>Offset</b>	4E - CCA Master Priority (00h)RW
7-4	<b>DnCmd Max Request Depth</b> (0=1 DnCmd) def = 8	7	1394 High Priority
3-0	<b>DnCmd Write Buffer Size</b> (doublewords) def = 8		0 Low prioritydefault
0.00	4D		1 High priority
	4B – SB Uplink Command (80h)RW	6	LAN / NIC High Priority
7-4	UpCmd Max Request Depth (0=1 UpCmd) def = 8		0 Low prioritydefault
	Indicates the maximum allowable number of		1 High priority
	outstanding UPCMD requests	5	Reserved always reads 0
3-0	Reserved always reads 0	4	USB High Priority
Offset	4C – SB Uplink Command (82h)RW		0 Low prioritydefault
7-4	UpCmd P2C Write Buffer Size (max lines) def = 8		1 High priority
3-0	UpCmd P2P Write Buffer Size (max lines) def = 2	3	<b>Reserved</b> always reads 0
3-0	Opcina P2P write butter Size (max mies) dei – 2	2	IDE High Priority
Offset	4D – SB V-Link Bus Timer (44h)RW		0 Low prioritydefault
7-4	Timer for Normal Priority Requests from NB		1 High priority
, <b>.</b>	0000 Immediate	1	AC97-ISA High Priority
	0001 1*4 VCLKs		0 Low prioritydefault
	0010 2*4 VCLKs		1 High priority
	0011 3*4 VCLKs	0	PCI High Priority
	0100 4*4 VCLKsdefault		0 Low prioritydefault
	0101 5*4 VCLKs		1 High priority
	0110 6*4 VCLKs	Offset	4F – SB V-Link Misc Control (00h)RW
	0110 6*4 VCLKs 0111 7*4 VCLKs		4F – SB V-Link Misc Control (00h)RW  Unstream Command High Priority
		Offset 7	Upstream Command High Priority
	0111 7*4 VCLKs		Upstream Command High Priority  0 Disable high priority up commands default
	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs		Upstream Command High Priority  0 Disable high priority up commands default  1 Enable high priority up commands
	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs	7	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands Reserved
	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request	7 6-4	Upstream Command High Priority  0 Disable high priority up commands default  1 Enable high priority up commands
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB	7 6-4	Upstream Command High Priority  0 Disable high priority up commands default  1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate	7 6-4	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs	6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKsdefault	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs 0110 6*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0110 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs 0110 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs 0110 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs 1001 16*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved
3-0	0111 7*4 VCLKs 1000 8*4 VCLKs 1001 16*4 VCLKs 1010 32*4 VCLKs 1011 64*4 VCLKs 11xx Own the bus for as long as there is a request Timer for High Priority Requests from NB 0000 Immediate 0001 1*2 VCLKs 0010 2*2 VCLKs 0011 3*2 VCLKs 0100 4*2 VCLKs 0110 5*2 VCLKs 0110 6*2 VCLKs 0111 7*2 VCLKs 1000 8*2 VCLKs	7 6-4 3	Upstream Command High Priority  0 Disable high priority up commands default 1 Enable high priority up commands  Reserved





## **PCI Bus Control**

These registers are normally programmed once at system initialization time.

Offset '	70 - PC	CI Buffer Control (00h)RW
7	CPU	to PCI Post-Write
	0	Disabledefault
	1	Enable
6	Reser	rvedalways reads 0
5-4		Master to DRAM Prefetch
	00	Always prefetchdefault
	x1	Never prefetch
	10	Prefetch only for Enhance command
3	Rese	
2		Master Read Buffering
	0	Disabledefault
	1	Enable
1		Transaction
	0	Disabledefault
	1	Enable
0	Resei	rved always reads 0
Offset '		PU to PCI Flow Control (48h)RWC
7	Retry	StatusRWC
	0	No retry occurreddefault
	1	Retry occurred
6	Retry	Timeout Action
	0	Retry forever (record status only)
	1	Flush buffer or return FFFFFFFh for reads
	_	default
5-4		Count and Retry Backoff
		Retry 2 times, backoff CPUdefault
	01	3
	10	Retry 4 times
2	11	Retry 64 times
3	PCI I	Disable
	1	
2	Resei	Enabledefault rved always reads 0
1		patible Type#1 Configuration Cycles
1	Com <sub>j</sub>	Disable (fixed AD31)default
	1	Enable
0	-	L Control
U	0	AD11, AD12default
	1	AD30, AD31
	1	AD30, AD31

Offset	3 - PCI Master Control (00h)RW
7	<b>Reserved</b> always reads 0
6	PCI Master 1-Wait-State Write
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
5	PCI Master 1-Wait-State Read
	0 Zero wait state TRDY# response default
	1 One wait state TRDY# response
4	WSC#
	0 Disable default
	1 Enable
3-1	<b>Reserved</b> always reads 0
0	PCI Master Broken Timer Enable
	0 Disable default
	1 Enable. Force into arbitration when there is no
	FRAME# 16 PCICLK's after the grant.





<u>)ffset '</u>	<u>75 - PCI Arbitration 1 (00h)RW</u>
7	Arbitration Mode
	0 REQ-based (arbitrate at end of REQ#)default
	1 Frame-based (arbitrate at FRAME# assertion)
6-4	Latency Timerread only, reads Rx0D bits 2:0
3	Reserved always reads 0
2-0	PCI Master Bus Time-Out
	(force into arbitration after a period of time)
	000 Disabledefault
	001 1x16 PCICLKs
	010 2x16 PCICLKs
	011 3x16 PCICLKs
	100 4x16 PCICLKs
	111 7x16 PCICLKs

Offset	76 - PCI Arbitration 2 (00h)RW
7	I/O Port 22 Access
	0 CPU access to I/O address 22h is passed on to
	the PCI busdefault
	1 CPU access to I/O address 22h is processed
	internally
6	<b>Reserved</b> always reads 0
5-4	Master Priority Rotation Control
	00 Disabledefault
	01 Grant to CPU after every PCI master grant
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	Setting 01: the CPU will always be granted access
	after the current bus master completes, no matter how
	many PCI masters are requesting.
	Setting 10: if other PCI masters are requesting during the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes.
	Setting 11: if other PCI masters are requesting, the
	highest priority will get the bus next, then the next
	highest priority will get the bus, then the CPU will
	get the bus.
	In other words, with the above settings, even if
	multiple PCI masters are continuously requesting the
	bus, the CPU is guaranteed to get access after every
	master grant (01), after every other master grant (10)
	or after every third master grant (11).
3-2	Select REQn# to REQ4# mapping
	00 REQ4#default
	01 REQ0#
	10 REQ1#
	11 REQ2#

.....always reads 0

0 Disable.....default

Reserved

1 Enable

**REQ4#** is High Priority Master





#### V-Link Duty Control

#### Offset B0 - V-Link Duty Control 1 (00h).....RW Rise Time Duty Cycle Control - V-Link #1 R-Port Rise Time Duty Cycle Control – V-Link #0 R-Port 6 5 Fall Time Duty Cycle Control - V-Link #1 R-Port 4 Fall Time Duty Cycle Control - V-Link #0 R-Port Rise Time Duty Cycle Control - V-Link #1 S-Port 3 2 Rise Time Duty Cycle Control – V-Link #0 S-Port Fall Time Duty Cycle Control - V-Link #1 S-Port 1 0 Fall Time Duty Cycle Control - V-Link #0 S-Port Offset B1 - V-Link Duty Control 2 (00h).....RW **Reserved** always reads 0 Rise Time Duty Cycle Control - V-Link #1 D-Port 3 2 Rise Time Duty Cycle Control - V-Link #0 D-Port 1 Fall Time Duty Cycle Control - V-Link #1 D-Port 0 Fall Time Duty Cycle Control - V-Link #0 D-Port

## V-Link Compensation / Drive Control

Offset 1	B4 – V-Link NB Compensation Control (00h) RW
7-5	V-Link Autocomp Output Value – High Drive .RO
4	<b>Reserved</b> always reads 0
3-1	V-Link Autocomp Output Value – Low DriveRO
0	Compensation Select
	O Auto Comp (use values in bits 7-5, 3-1) default
	1 Manual Comp (use values in RxB5, B6)
Offset 1	B5 – V-Link NB Strobe Drive Control (00h) RW
7-5	V-Link Strobe Pullup Manual Setting (High)
4	Reservedalways reads 0
3-1	V-Link Strobe Pulldown Manual Setting (Low)
0	Reservedalways reads 0
Ů	Teser year
Offset I	B6 – V-Link NB Data Drive Control (00h) RW
7-5	V-Link Data Pullup Manual Setting (High)
4	<b>Reserved</b> always reads 0
3-1	V-Link Data Pulldown Manual Setting (Low)
0	Reserved always reads 0
Offset I	B8 – V-Link SB Compensation Control (00h) RW
7-5	V-Link Autocomp Output Value – High Drive .RO
4	Reservedalways reads 0
3-1	V-Link Autocomp Output Value – Low DriveRO
0	Compensation Select
U	0 Auto Comp (use values in bits 7-5, 3-1) default
	1 Manual Comp (use values in RxB9, BA)
	1 Manual Comp (use values in RAD), BA)
Offset I	B9 – V-Link SB Strobe Drive Control (00h) RW
7-5	V-Link Strobe Pullup Manual Setting (High)
4	<b>Reserved</b> always reads 0
3-1	V-Link Strobe Pulldown Manual Setting (Low)
0	<b>Reserved</b> always reads 0
	•
	BA – V-Link SB Data Drive Control (00h) RW
7-5	V-Link Data Pullup Manual Setting (High)
4	<b>Reserved</b> always reads 0
3-1	V-Link Data Pulldown Manual Setting (Low)
0	<b>Reserved</b> always reads 0



## <u>Device 1 Registers – PCI-to-PCI Bridge</u>

### **Device 1 Header Registers**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and <u>device number</u> equal to <u>one</u>.

Device	1 Offs	et 1-0 - Vendor ID (1106h)RO
15-0	ID C	ode (reads 1106h to identify VIA Technologies)
Device	1 Offs	et 3-2 - Device ID (B204h)RO
15-0	ID C	ode (reads B204h to identify the North Bridge
	PCI-t	o-PCI Bridge device)
Dania	1 Off.	24.5.4. Command (0007b) DW
		et 5-4 – Command (0007h)RW
15-10		3
9		Back-to-Back Cycle EnableRO
	0	Fast back-to-back transactions only allowed to
	1	the same agent default
	1	Fast back-to-back transactions allowed to
0	CEDI	different agents
8		R# EnableRO SERR# driver disableddefault
	0	
	1	SERR# driver enabled
7		R# is used to report ECC errors).
7	Adar ()	ress / Data SteppingRO
		Device never does steppingdefault
(	] Dau!4	Device always does stepping
6	Parit ()	y Error Response RW
	1	Ignore parity errors & continuedefault
-	•	Take normal action on detected parity errors
5 4	Rese	rvedalways reads 0 ory Write and Invalidate CommandRO
4		Bus masters must use Mem Writedefault
	0 1	
3	_	Bus masters may generate Mem Write & Inval
3	-	al Cycle MonitoringRO
	0 1	Does not monitor special cyclesdefault Monitors special cycles
2	-	1 2
2		MasterRW  Never behaves as a bus master
	0	
	1	Enable to operate as a bus master on the
		primary interface on behalf of a master on the
1	<b>N</b> /	secondary interfacedefault
1		ory SpaceRW
	0	Does not respond to memory space
0	1	Enable memory space accessdefault
0	_	pace RW
	0	Does not respond to I/O space Enable I/O space accessdefault
	1	Enable I/O space accessdefault

Device	1 Offset 7-6 - Status (Primary Bus) (0230h) RWC
15	<b>Detected Parity Error</b> always reads 0
14	Signaled System Error (SERR#)always reads 0
13	Signaled Master Abort
	0 No abort receiveddefault
	1 Transaction aborted by the master with
	Master-Abort (except Special Cycles)
	write 1 to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target with Target-
	Abort write 1 to clear
11	Signaled Target Abortalways reads 0
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	<b>Data Parity Error Detected</b> always reads 0
7	Fast Back-to-Back Capablealways reads 0
6	User Definable Featuresalways reads 0
5	66MHz Capable always reads 1
4	Supports New Capability listalways reads 1
3-0	<b>Reserved</b> always reads 0
Device	1 Offset 8 - Revision ID (00h)RO
7-0	Chip Revision Code (00=First Silicon)
	•
	1 Offset 9 - Programming Interface (00h)RO
This reg	gister is defined in different ways for each Base/Sub-
Class C	ode value and is undefined for this type of device.
7-0	Interface Identifieralways reads 00
	·
<b>Device</b>	1 Offset A - Sub Class Code (04h)RO
7-0	<b>Sub Class Code</b> .reads 04 to indicate PCI-PCI Bridge
Device	1 Offset B - Base Class Code (06h)RO
7-0	Base Class Code reads 06 to indicate Bridge Device
ъ .	•
	1 Offset D - Latency Timer (00h)RO
7-0	<b>Reserved</b> always reads 0
<b>Device</b>	1 Offset E - Header Type (01h)RO
7-0	Header Type Codereads 01: PCI-PCI Bridge





Device 1 Offset 18 - Primary Bus Number (00h)RW	Device 1 Offse	et 3F-3E – PCI-to-PCI Bridge Control
7-0 Primary Bus Number default = 0		RW
This register is read write, but internally the chip always uses		ved always reads 0
bus 0 as the primary.		-Present on AGP Forward VGA accesses to PCI Bus default
Device 1 Offset 19 - Secondary Bus Number (00h)RW	1	Forward VGA accesses to FGI Bus default
7-0 Secondary Bus Number default = 0	_	VGA addresses are memory A0000-BFFFFh
Note: AGP must use these bits to convert Type 1 to Type 0.		O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
51 51		(10-bit decode). "Mono" text mode uses
Device 1 Offset 1A - Subordinate Bus Number (00h)RW		O-B7FFFh and "Color" Text Mode uses B8000-
<b>7-0 Primary Bus Number</b> default = 0		Fh. Graphics modes use Axxxxh. Mono VGA
Note: AGP must use these bits to decide if Type 1 to Type 1		O addresses 3Bx-3Cxh and Color VGA uses Dxh. If an MDA is present, a VGA will not
command passing is allowed.		he 3Bxh I/O addresses and B0000-B7FFFh
Device 1 Offset 1B – Secondary Latency Timer (00h)RO		bry space; if not, the VGA will use those
7-0 Reservedalways reads 0		sses to emulate MDA modes.
7-0 Reserved		/ Forward ISA I/O Addresses
Device 1 Offset 1C - I/O Base (F0h)RW	0	Forward all I/O accesses to the AGP bus if
<b>7-4 I/O Base AD[15:12]</b> default = 1111b		they are in the range defined by the I/O Base
<b>3-0</b> I/O Addressing Capability default = 0		and I/O Limit registers (device 1 offset 1C-1D)
Device 1 Offset 1D - I/O Limit (00h)RW		default
7-4 I/O Limit AD[15:12] default = 0	1	Do not forward I/O accesses to the AGP bus
<b>3-0</b> I/O Addressing Capability default = 0		that are in the 100-3FFh address range even if
Davies 1 Offset 1E 1E Cossardows Status DO		they are in the range defined by the I/O Base
Device 1 Offset 1F-1E - Secondary StatusRO	1 0 Daga-	and I/O Limit registers.
15-0 Secondary Status  Rx44[4] = 0: these bits read back 0000h	1-0 Kesei	vedalways reads 0
Rx44[4] = 1: these bits read back same as $Rx7-6$		
Device 1 Offset 21-20 - Memory Base (FFF0h)RW		
<b>15-4 Memory Base AD[31:20]</b>		
3-0 Reserved arways reads 0		
Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW		
<b>15-4 Memory Limit AD[31:20]</b> default = 0		
<b>3-0 Reserved</b> always reads 0		
Device 1 Offset 25-24 - Prefetchable Mem Base (FFF0h) RW		
15-4 Prefetchable Memory Base AD[31:20]default = FFFh		
<b>3-0 Reserved</b> always reads 0		
Device 1 Offset 27-26 - Prefetchable Memory Limit		
(0000h)RW		
15-4 Prefetchable Memory Limit AD[31:20]. default = $0$		
<b>3-0 Reserved</b> always reads 0		
Device 1 Offset 34 - Capability Pointer (80h)RO		
Contains an offset from the start of configuration space.		
7-0 AGP Capability List Pointer always reads 80h		
. 5 1101 Capability List I office atways reads 6011		



## **Device 1 Device-Specific Registers**

### **AGP Bus Control**

Device	1 Offset 40 - CPU-to-AGP Flow Control 1 (00h) RW
7	CPU-AGP Post Write
	0 Disabledefault
	1 Enable
6	<b>Reserved</b> always reads 0
5	<b>CPU-AGP One Wait State Burst Write</b>
	0 Disabledefault
	1 Enable
4-3	Read Prefetch Control
	00 Always prefetchdefault
	x1 Never prefetch
	10 Prefetch only for Enhance command
2	MDA Present on AGP
	0 Forward MDA accesses to AGPdefault
	1 Forward MDA accesses to PCI
	Note: Forward despite IO / Memory Base / Limit
	Note: MDA (Monochrome Display Adapter)
	addresses are memory addresses B0000h-B7FFFh
	and I/O addresses 3B4-3B5h, 3B8-3BAh and 3BFh
	(10-bit decode). 3BC-3BE are reserved for printers.
	Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA
	accesses are forwarded to the PCI bus).
1	AGP Master Read Caching
	0 Disabledefault
	1 Enable
0	AGP Delay Transaction
	0 Disable default
	1 Enable

Table 8. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	<u>B0000</u>	3Cx	
<u>VGA</u>	<b>MDA</b>	<u>is</u>	<u>is</u>	B8xxx	-B7FFF	3Dx	3Bx
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Davica	1 Offset 41 - CPU-to-AGP Flow Control 2 (08h) RW
7	Retry Status
/	· ·
	0 No retry occurred default 1 Retry Occurred write 1 to clear
6	1 11011 0 0 0 0 1110 1 10 0
O	Retry Timeout Action
	0 No action taken except to record status def  1 Flush buffer for write or return all 1s for read
<i>5 1</i>	1 110011 0 01101 101 111100 01 100011 011 10 10
5-4	Retry Count
	00 Retry 2, backoff CPU default
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
2	11 Retry 64, backoff CPU
3	CPU-to-AGP Bursting Timeout
	0 Disable
_	1 Enabledefault
2	Reserved always reads 0
1	CPU-to-PCI/AGP Cycles Invalidate PCI/AGP
	Buffered Read Data
	0 Disabledefault
	1 Enable
0	<b>Reserved</b> always reads 0
<b>Device</b>	1 Offset 42 - AGP Master Control (00h)RW
7	<b>Reserved (Must Be Programmed to 1)</b> $def = 0$
	When this bit is set, the North Bridge will
	automatically resolve the problem of AGP master
	cycles being blocked by PCI Master Cycles.
6	AGP Master One Wait State Write
	0 Disabledefault
	1 Enable
5	AGP Master One Wait State Read
	0 Disabledefault
	1 Enable
4	<b>Break Consecutive PCI Master Accesses</b>
	0 Disabledefault
	1 Enable
3	<b>Reserved</b> always reads 0
2	Claim I/O R/W and Memory Read Cycles
	0 Disabledefault
	1 Enable
1	Claim Local APIC FEEx xxxx Cycles
	0 Disabledefault
	1 Enable
0	Snoop Write Enable 2T Rate, Support Host Side
-	Snoop Cycles at 2T Rate
	0 Disable default
	1 Enable





<b>Device</b>	1 Offs	et 43 - AGP Master Latency Timer (22h) RW
7-4	Host	to AGP Time slot
	0	Disable (no timer)
	1	16 GCLKs
	2	32 GCLKsdefault
	F	128 GCLKs
3-0	AGP	Master Time Slot
	0	Disable (no timer)
	1	16 GCLKs
	2	32 GCLKsdefault
	F	128 GCLKs

Device	1 Offset 45	– Fast Writ	e Control (72h) RW
7	Force Fas	t Write Cyc	le to be QW Aligned
	(if Rx45[6		- 6
	0 Dis	able	default
	1 Ena	ble	
6	Merge M	ultiple CPU	<b>Transactions Into One Fast</b>
		rst Transact	ion
	0 Disa		
			default
5			Write Cycles To Memory
			Write Burst Cycles
	(if Rx45[6	- /	
	0 Disa 1 Ena		d of oul 4
4			default CPU Write Cycles To
7	0		ry Offset 27-24 Into Fast
			f  Rx = 45[6] = 0
		able	
			default
3	Reserved		always reads 0
2	Fast Writ		Max (No Slave Flow Control)
	0 Disa	able	default
	1 Ena	ble	
1		e Fast Back	to Back
	0 Disa		
			default
0			ck 1 Wait State
			default
	1 Ena	bie	
Rv45	CPI   Write	CPU Write	
Bits		Address	
7-4		in Mem2	Fast Write Cycle Alignment
x1xx			QW aligned, burstable
0000	-	-	DW aligned, nonburstable
x010	0	0	n/a
0010	0	1	DW aligned, non-burstable
x010	1	-	QW aligned, burstable
x001	0	0	n/a
x001	-	1	QW aligned, burstable
0001	1	0	DW aligned, non-burstable
x011	0	0	n/a
x011	1	-	QW aligned, burstable
x011 1000	0	1	QW aligned, burstable
1010	0	1	QW aligned, non-burstable QW aligned, non-burstable
1010	1	0	QW aligned, non-burstable
1001	1	J	Z 11 unglied, non-ourstable

# <u>Device 1 Offset 47-46 – PCI-to-PCI Bridge Device ID .. RW</u> 15-0 PCI-to-PCI Bridge Device ID .....default = 0000





## **Power Management**

<b>Device</b>	1 Offset 80 – Capability ID (01h)RO
7-0	Capability IDalways reads 01h
<b>Device</b>	1 Offset 81 – Next Pointer (00h)RO
7-0	Next Pointer: Null always reads 00h
	·
<b>Device</b>	1 Offset 82 – Power Mgmt Capabilities 1 (02h)RO
7-0	Power Mgmt Capabilities always reads 02h
	8 1
<b>Device</b>	1 Offset 83 – Power Mgmt Capabilities 2 (00h)RO
7-0	Power Mgmt Capabilities always reads 00h
	···· • • ····
<b>Device</b>	1 Offset 84 – Power Mgmt Ctrl/Status (00h)RW
7-2	<b>Reserved</b> always reads 0
	Power State
	00 D0default
	01 -reserved-
	10 -reserved-

Device	1 Offset 85 – Power Mgmt Status (00h) Ro	O
7-0	Power Mgmt Status default = 0	0
Device	1 Offset 86 – P2P Br. Support Extensions (00h). R	O
7-0	P2P Bridge Support Extensionsdefault = 0	0
Device	1 Offset 87 – Power Management Data (00h) RO	O
7-0	Power Management Datadefault = 0	0





# FUNCTIONAL DESCRIPTION - INTEGRATED GRAPHICS




Figure 5. Integrated Graphics Controller Internal Block Diagram

Note: The above highly simplified block diagram is intended to show internal information flow paths only for programming purposes and does not necessarily reflect actual internal circuit implementation.





#### **Configuration Strapping**

Certain K8M800 graphics functions have options that must be selected and fixed at reset (before the register bits controlling these functions can be programmed by software). This is accomplished via power-on configuration strapping.

The strapping pins are pulled low internally and can be individually pulled high through 10 Kohm resistors. These pull-ups and pull-downs do not affect normal operation of the pins, but they do force the pins to a definite state during reset. At the rising edge of the reset signal, this state is sampled, the result is inverted and the data loaded into the CR36, CR37, CRB0 and CRF0 registers. The data is used for system configuration. The definitions of the strapping bits at the rising edge of the reset signal are shown in Table 7. Nongraphics straps are described in the pin descriptions for the MA signals in Table 1.

Pin Name	Ball #	CR Bit(s) Value	Description
DP0D6	L3		DP0 Port Enable
			0 =
			1 =
DP0D5	L2		DP0 Port Configuration
			0 =
			1 =
DP0D4	K1		FP Port Configuration
			0 =
			1 =
DP0D3	L4	CRF0[3]	OEM-Defined Panel Type
DP0D2	K3	CRF0[2]	
DP0D1	K2	CRF0[1]	
DP0D0	J1	CRF0[0]	

Table 9. Definition of Strapping Bits at the Rising Edge of the Reset Signal

Important Note: As described above, the signal levels on the strapping pins are inverted before being latched in the various strapping bit registers. Since the strapping pins all have internal pull-downs, the default values for each of the strapping bits is 1. The value latched at reset can be changed to 0 by adding an external pull-up to the appropriate pin. After reset, the strapping bits are written and read normally, i.e., there is no inversion of the register values.

## **PCI Configuration and Integrated AGP**

#### **PCI Configuration**

The K8M800 North Bridge graphics Vendor ID register (Index 00H) in the PCI Configuration space is hardwired to 5333H to specify S3 Graphics Incorporated as the vendor. The Device ID register is hardwired to 8D01H.

Bits 10-9 of the Status register (Index 06H) are hardwired to 01b to specify medium DEVSEL timing. The Class Code register (Index 08H) is hardwired to 30000xxH to specify that the K8M800 North Bridge is a VGA compatible device.

There are two MMIO address mappings, as determined by the state of CRB0[7]. By default, CRB0[7] = 1, which selects Mapping 0. This uses the PCI base addresses specified by PCI10 and PCI14. 16 Mbytes of address space is claimed by PCI10 and 128 Mbytes of address space is claimed by PCI14. If the MA4 pin is strapped high at reset, a 0 is latched in CRB0[7] and selects Mapping 1. This uses base addresses PCI10 (same as Mapping 0), PCI14 (redefined from Mapping 0 to claim 16 Mbytes) and adds PCI18, PCI1C, PCI20 and PCI24, each claiming 16 Mbytes. Thus, Mapping 1 allows the address space claimed to be broken up into smaller blocks, as required by some operating systems. The Base Address 0 register (Index 10H) defaults to address 7000 0000H. This is the relocatable base address for memory-mapped I/O register accessing.

PCI06[4] is hardwired to 1 to indicate a capabilities list is available. PCI34[7-0] point to the PCI power management registers starting at offset DC. The basic power states (D0-D3) are supported as explained by the PCI Bus Power Management Interface Specification, Revision 1.1.





#### **PCI Subsystem ID**

The Subsystem ID and Subsystem Vendor ID are located in a 32-bit read only register at PCI Configuration Space Index 2C. These registers reflect the content of 4 read/write CR registers as follows:

		PCI Configuration
Register	CR Space	Space
Subsystem Vendor ID Low Byte	CR81	Index 2CH
Subsystem Vendor ID High Byte	CR82	Index 2DH
Subsystem ID Low Byte	CR83	Index 2EH
Subsystem ID High Byte	CR84	Index 2FH

Table 10. PCI Subsystem ID and Subsystem Vendor ID Registers

These registers allow identification of particular vendors using the same graphics chip. The following design allows the subsystem identification to be handled by software (no hardwiring).

All K8M800 motherboard designs will incorporate the video BIOS into the system BIOS ROM. The system BIOS must load the subsystem ID information into the K8M800 North Bridge before any ID scanning takes place. To do this, it must turn on the K8M800 North Bridge, enable I/O accesses in the PCI configuration space, unlock the CR registers, program the subsystem ID information in the registers described above, then turn off the K8M800 North Bridge.

#### **Integrated AGP**

K8M800 graphics conform with the requirements of Revision 2.0 of the AGP Interface Specification. Internal AGP K8M800 graphics are always enabled.

For the most part, AGP configuration is identical to PCI configuration. PCI04[4] is hardwired to 1 to indicate that K8M800 graphics implements a list of capabilities. PCI34[7-0] point to the location of this list, which is at offset 80H. PCI80, PCI84 and PCI88 implement the register bits required by the AGP specification. PCI88[2-0] select the data rate. PCI88[8] = 1 enables AGP bus master operations. PCI88[9] =1 enables side band addressing. This is indicated by PCI84[9] (1 = side band addressing supported). The state of PCI84[9] is determined by the state of CR70[7].





#### **Display Memory**

The K8M800 North Bridge utilizes either a dedicated local frame buffer interface or a Shared Memory Architecture (SMA) for Frame Buffer Memory. SMA allows system memory to be efficiently shared by the host CPU and the K8M800 North Bridge graphics controller. By default, no system memory is allocated for the graphics frame buffer, but up to 64 MBytes may be allocated depending on user preference, application requirements and the total size of system memory.

Note: Frame buffer memory is allocated from system memory at boot time. Changing the display settings to a resolution requiring additional frame buffer memory will require a system reboot to be performed.

Frame Buffer	Dev 0 RxFB[6-4]	CR36[7-5] †
Size	Register Setting	Register Setting
0 MBytes	000	000
8 MBytes	011	011
16 MBytes	100	100
32 MBytes	101	101
64 MBytes	110	110

<sup>†</sup> For driver information only (not connected to hardware)

**Table 11. Supported Frame Buffer Memory Configurations** 





#### **Display Interfaces**

The K8M800 North Bridge supports a variety of color TFT flat panels via the DVI interface. CRT and TV display are possible at the same time as flat panel display. All these interfaces are described in this section.

#### **TFT Flat Panel DVI Interface**

Figure 6 shows the hardware connections to an external transceiver conforming to the DVI 1.0 standard. This interface allows the K8M800 North Bridge to drive a TFT flat panel over considerable distance and is active when SR71[4] = 1. Panel power sequencing is controlled by the receiver components.




Figure 6. DVI Interface

#### **CRT Interface**

The K8M800 North Bridge provides the following CRT interface signals:

- RED (analog red)
- GREEN (analog green)
- BLUE (analog blue)
- HSYNC (horizontal sync)
- VSYNC (vertical sync)

In addition, DDC2 monitor communications can be implemented via the serial communications port controlled by SR26.

#### I<sup>2</sup>C Serial Communications Port

One serial communications port is implemented in a register that can be accessed either via SR31.

This serial port is typically used for I2C interfacing. When SPCLK1 and SPDAT1 are tri-stated, the K8M800 North Bridge can detect an I2C start condition (SPDAT1 driven low while SPCLK1 is not driven low). This condition is generated by another I2C master that wants control of the I2C bus.





## **Graphics Modes**

S3 Graphics endeavors to provide the maximum available noise-free mode support for any given device. Mode support is influenced by:

- Amount, speed and bus width of video memory
- Display resolution and color depth
- Maximum refresh capability detected for the display devices
- Panel Size
- Single IGA or Dual IGA setting
- SAMM setting

The following sections list the available graphics display modes in various system configurations.



### **Desktop Graphics Modes - CRT or Single DVI Display**

			CRT MAXIMUM REFRESH						
RESOLUTION	Врр	Mode	09	75	85	100			
640x480	8 16 32	101 111 112	\ \ \ \	√ √ √	\ \ \ \	√ √ √			
800x600	8 16 32	103 114 115	√ √ √	√ √ √	√ √ √	√ √ √			
1024x768	8 16 32	105 117 118	√ √ √	√ √ √	√ √ √	√ √ √			
1280x1024	8 16 32	107 11A 11B	√ √ √	√ √ √	$\sqrt{\frac{\sqrt{\sqrt{2}}}{\sqrt{2}}}$				
1600x1200	8 16 32	120 122 124	√ √ √7	√ √ √2,4	√ √ √3,4				

Key:  $\sqrt{\phantom{a}}$  = Supported

1 = Available for local frame buffer only, not available for SMA

2 = HW assisted Motion Compensation not available for SMA

**3** = HW assisted Motion Compensation not available

4 = DVI not supported

5 = Support expected but not confirmed through test (pending receipt of customer panel or monitor)

**6** = SAMM not supported for 16MB

7 = DVI support available for local frame buffer, will need tuning for SMA with actual silicon

Table 12. Desktop Graphics Display Modes for CRT or Single DVI Display

Motion compensation is not available for the following modes in any 16MB SAMM configuration:

- All 32-bit modes
- 1024x768x16 and higher
- 1280x1024x8 and higher





#### Desktop Graphics Modes - LCD XGA 1024x768 Multiple Display

			LCD	8врр		LCD 1	6врр		LCD 32BPP					
		CR	Г Махім	U <b>M REFRI</b>	ESH	CR	CRT MAXIMUM REFRESH				CRT MAXIMUM REFRESH			
CRT RESOLUTION	ВРР	09	75	85	100	09	75	88	100	09	75	85	100	
C40-400	8	<b>V</b>	√,	√,	V	<b>√</b>	V	√,	V	√,	V	V	V	
640x480	16 32	$\frac{}{}$	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	
	8		√ √	√ √	V	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	
800x600	16	V	V	V	V	V	V	V	V	V	V	V	V	
	32		√	√	V		√	√	V	√	√	V		
1004 760	8	√,	√ ,	√ /	√,	√	√ ,	√,	√	√ ,	√	V	V	
1024x768	16 32	$\sqrt{}$	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√	√ √	$\sqrt{2}$	$\sqrt{\frac{1}{\sqrt{2}}}$	
	8	√ √	√ √		V	√ √	√ √	√ √	V	√ √	√ √	√2 √	VZ	
1280x1024	16	$\sqrt{}$	V	1		$\sqrt{}$	V	1		1	$\sqrt{2}$	$\sqrt{2}$		
	32		√2	$\sqrt{2}$		√	√2	√2		√2	√2	√2,3		
	8	$\sqrt{}$	$\sqrt{}$	<b>√</b>			$\sqrt{}$	√			V	V		
1600x1200	16	√	√2	$\sqrt{2}$		√	√2	$\sqrt{2}$		$\sqrt{2}$	$\sqrt{2}$	√2		
	32 <sup>6</sup>	$\sqrt{2,7}$	$\sqrt{2,3,4}$	$\sqrt{1,3,4}$		$\sqrt{2,7}$	$\sqrt{1,3,4}$	√1,3,4		$\sqrt{2,3,7}$	$\sqrt{1,3,4}$	$\sqrt{1,3,4}$		
C 10 100	8	<b>√</b>	√,	√ ,	√ ,	<b>√</b>	√ ,	√,	√ ,	√ ,	√ /	√	√ /	
640x480	16	<b>√</b>	√ /	√ /	1	<b>√</b>	√	√ ,	√ ,	√ /	√ /	√ /	<b>√</b>	
	32		$\sqrt{}$	<b>V</b>	$\sqrt{}$		$\checkmark$	$\sqrt{}$		√	$\sqrt{}$	$\sqrt{}$		

Key:  $\sqrt{\phantom{a}}$  = Supported

1 = Available for local frame buffer only, not available for SMA

2 = HW assisted Motion Compensation not available for SMA

**3** = HW assisted Motion Compensation not available

4 = DVI not supported

5 = Support expected but not confirmed through test (pending receipt of customer panel or monitor)

**6** = SAMM not supported for 16MB

7 = DVI support available for local frame buffer, will need tuning for SMA with actual silicon

Table 13. Desktop Graphics Modes – LCD XGA 1024x768 Multiple Display



### Desktop Graphics Modes - LCD SXGA 1280x1024 Multiple Display

			LCD 8BPP				LCD 16BPP				LCD 32BPP			
		CR	Г Махім	U <b>M REFRE</b>	ESH	CRT	CRT MAXIMUM REFRESH				CRT MAXIMUM REFRESH			
CRT RESOLUTION	ВРР	09	75	85	100	09	75	85	100	09	75	85	100	
(40, 400	8	$\sqrt{}$	√,	√,	V	√	√,	<b>√</b>	V	√	√	V	√	
640x480	16 32	$\sqrt{}$	√ √	√ ./	√ √	√ ./	√ ./	√ √	1	√ √	√ ./	1	1	
	8	√ √	√ √	√ √	V	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	
800x600	16	<b>√</b>		√ √	√ √	√	<b>√</b>	√ √	V	√	V	V	\ √	
0001000	32	1	V	<b>√</b>	V	<b>√</b>	V	V	V	V	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$	
	8		V	V	V	V	V	V	V	V	√	V	$\sqrt{}$	
1024x768	16		V	V	V	V	V	$\sqrt{}$	V	V	√2	√2	$\sqrt{2}$	
	32		$\sqrt{}$	√	$\sqrt{2}$	√	√	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$	
	8	√,	√,	√ 		√	√	√ 		V	V	$\sqrt{2}$		
1280x1024	16	√ /-	√ /-	$\sqrt{2}$		√ /-	$\sqrt{2}$	$\sqrt{2}$		$\sqrt{2}$	$\sqrt{2}$	√2		
	32	$\sqrt{2}$	√2	$\sqrt{2}$	1	$\sqrt{2}$	$\sqrt{2}$	√2	1	$\sqrt{2}$	√1,3	√1,3	1	
640x480	8 16	$\sqrt{}$	√ √	√ √	√ √	$\frac{}{}$	√ √	√ √	√ √	√ √	√ √	√ √	$\sqrt{}$	
0403400	32			√	V			√	1		√ √	V	√ √	
	8	$\sqrt{}$	√ √	√ √	,	<b>√</b>	√ √	<del>\</del>	,	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$		
1600x1200	16	$\sqrt{2}$	$\sqrt{2}$	$\sqrt{2}$		$\sqrt{2}$	$\sqrt{2}$	√2,3		$\sqrt{2}$	$\sqrt{2,3}$	√2,3		
	32 <sup>6</sup>	√2,7	√2,3,4	√1,3,4		√2,3,7	√1,3,4	√1,3,4		√1,3,7	√1,3,4			

Key:  $\sqrt{\phantom{a}}$  = Supported

1 = Available for local frame buffer only, not available for SMA

2 = HW assisted Motion Compensation not available for SMA

**3** = HW assisted Motion Compensation not available

4 = DVI not supported

5 = Support expected but not confirmed through test (pending receipt of customer panel or monitor)

**6** = SAMM not supported for 16MB

7 = DVI support available for local frame buffer, will need tuning for SMA with actual silicon

Table 14. Desktop Graphics Modes – LCD SXGA 1280x1024 Multiple Display





### Desktop Graphics Modes - LCD SXGA+ 1400x1050 Multiple Display

			LCD	8врр			LCD 16	бврр			LCD 321	3PP	
		CR	Г Махіми	u <b>m Refri</b>	ESH	CRT	MAXIMU	m Refres	ВН	CRT I	MAXIMUM	I REFRE	SH
CRT RESOLUTION	ВРР	09	75	85	100	09	75	85	100	09	75	85	100
640x480	8 16 32	√ √ √	\ \ \ \	\ \ \ \	√ √ √	\ \ \ \	\ \ \ \	√ √ √	√ √ √	\ \ \ \	\ \ \ \	√ √ √	√ √ √
800x600	8 16 32	√ √ √	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √	$\sqrt{\frac{}{\sqrt{2}}}$	$\sqrt{\frac{}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$
1024x768	8 16 32	√ √ √	√ √ √	\ \ \ \	$\sqrt{\frac{\sqrt{1}}{\sqrt{2}}}$	√ √ √	√ √ √	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{\sqrt{1}}{\sqrt{2}}}$	$\sqrt{2}$ $\sqrt{2}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$
1280x1024	8 16 32	$\sqrt{\frac{1}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$	$\frac{}{\sqrt{2}}$		$\frac{}{\sqrt{2}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$		$\begin{array}{c} \sqrt{} \\ \sqrt{2} \\ \sqrt{2} \end{array}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{1,3}}}$	$\begin{array}{c} \sqrt{2} \\ \sqrt{2} \\ \sqrt{1,3} \end{array}$	
1400x1050	8 16 32	$\frac{}{\sqrt{2}}$	$\frac{}{\sqrt{2}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$		$\begin{array}{c} \sqrt{} \\ \sqrt{2} \\ \sqrt{2} \end{array}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$		$ \begin{array}{c} \sqrt{2} \\ \sqrt{2} \\ \sqrt{1,3} \end{array} $	$\begin{array}{c c} \sqrt{2} \\ \sqrt{2} \\ \sqrt{1,3} \end{array}$	$\begin{array}{c c} \sqrt{2} \\ \sqrt{2} \\ \sqrt{1,3} \end{array}$	
1600x1200	8 16 32 <sup>6</sup>	$\sqrt{2}$ $\sqrt{2}$	$\frac{\sqrt{2}}{\sqrt{2}}$ $\sqrt{2}$ $\sqrt{2}$	$\frac{\sqrt{2}}{\sqrt{1,3,4}}$		$ \frac{\sqrt{2}}{\sqrt{2}} $ $ \sqrt{2},3,7 $	$ \frac{\sqrt{2}}{\sqrt{1,3,4}} $	$\frac{}{\sqrt{2,3}}$ $\sqrt{1,3,4}$		$ \frac{\sqrt{2}}{\sqrt{2}} $ $ \sqrt{1,3,7} $	$\frac{\sqrt{2}}{\sqrt{2,3}}$ $\sqrt{1,3,4}$	$\sqrt{2}$ $\sqrt{2}$ ,3	

Key:  $\sqrt{\phantom{a}}$  = Supported

1 = Available for local frame buffer only, not available for SMA

2 = HW assisted Motion Compensation not available for SMA

**3** = HW assisted Motion Compensation not available

4 = DVI not supported

5 = Support expected but not confirmed through test (pending receipt of customer panel or monitor)

**6** = SAMM not supported for 16MB

7 = DVI support available for local frame buffer, will need tuning for SMA with actual silicon

Table 15. Desktop Graphics Modes – LCD SXGA+ 1400x1050 Multiple Display





#### Desktop Graphics Modes - LCD UXGA 1600x1200 Multiple Display

			LCD 8	ВВРР			LCD 1	6врр		I	LCD 3	2BPP <sup>8</sup>	
		CRT	CRT MAXIMUM REFRESH			CRT N	<b>A</b> AXIMU	M REFI	RESH	CI	RT MA Refr		M
CRT RESOLUTION	ВРР	09	75	85	100	09	75	85	100	09	75	\$8	100
640x480	8 16 32	\ \ \ \	\ \ \ \	\ \ \ \	√ √ √	\ \ \ \	√ √ √	√ √ √	\ \ \ \	√ √ √	√ √ √	√ √ √	√ √ √
800x600	8 16 32	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{\sqrt{1}}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$	√ √ √	$\sqrt{\frac{1}{\sqrt{2}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$
1024x768	8 16 32	√ √ √	$\sqrt{\frac{\sqrt{1}}{\sqrt{2}}}$	$\sqrt{\frac{\sqrt{1}}{\sqrt{2}}}$	$\sqrt{\frac{1}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$	$\frac{}{\sqrt{2}}$	$\sqrt{\frac{\sqrt{1}}{\sqrt{1}}}$	$\sqrt{\frac{}{\sqrt{1}}}$	$\sqrt{\frac{}{\sqrt{1}}}$
1280x1024	8 16 32	$\sqrt{\frac{}{\sqrt{2}}}$	$\frac{}{\sqrt{2}}$	$ \begin{array}{c} \sqrt{} \\ \sqrt{2} \\ \sqrt{2},3 \end{array} $		$\frac{}{\sqrt{2}}$	$\sqrt{\frac{\sqrt{2}}{\sqrt{2}}}$	$\begin{array}{c} \sqrt{2} \\ \sqrt{2} \\ \sqrt{1,3} \end{array}$		√ √ √1	√ √ √1	$\sqrt{1}$ $\sqrt{1}$	
1600x1200	8 16 32 <sup>6</sup>	$ \begin{array}{c} \sqrt{} \\ \sqrt{2} \\ \sqrt{2},3,7 \end{array} $	$ \begin{array}{c} \sqrt{} \\ \sqrt{2} \\ \sqrt{1,3,4} \end{array} $	$\sqrt{2}$ $\sqrt{2,3}$ $\sqrt{1,3,4}$		$   \begin{array}{c}     \sqrt{2} \\     \sqrt{2}, \\     \sqrt{1,3,7}   \end{array} $	$\sqrt{2}$ $\sqrt{2}$ ,3	$\sqrt{2}$ $\sqrt{2}$ ,3			√ √1	√ √1	

Key:  $\sqrt{\phantom{a}}$  = Supported

1 = Available for local frame buffer only, not available for SMA

2 = HW assisted Motion Compensation not available for SMA

**3** = HW assisted Motion Compensation not available

4 = DVI not supported

5 = Support expected but not confirmed through test (pending receipt of customer panel or monitor)

**6** = SAMM not supported for 16MB

7 = DVI support available for local frame buffer, will need tuning for SMA with actual silicon

8 = Motion Compensation available for LCD only

Table 16. Desktop Graphics Modes – LCD UXGA+ 1600x1200 Multiple Display



## **Graphics Modes That Allow LCD Centering and Expansion**

When the LCD resolution is smaller than the panel's native resolution, software and hardware may activate centering or expansion depending on the display setting, using the interpolated scaler.

		LCD N	ATIVE RES	OLUTION	
RESOLUTION	LCD XGA 1024x768	LCD SXGA 1280x768	LCD WXGA 1280x1024	LCD SXGA+ 1400x1050	LCD UXGA 1600x1200
640x480	CE	CE	CE	CE	CE
800x600	CE	CE	CE	CE	CE
1024x768		CE	CE	CE	CE
1280x1024				С	С
1400x1050					
1600x1200					

 $\mathbf{C}$  = Centered

**CE** = Centering and Expansion possible for LCD

Table 17. Graphics Modes That Allow LCD Centering and Expansion





## **VGA Graphics Modes**

Legacy VGA modes may be supported by BIOS and DOS, but most are not enabled for drivers.

						CRT	Γ Refe	RESH	
RESOLUTION	Врр	COLORS	MEMORY	Море	09	70	75	88	100
40x25	c	16	text	0,1		1			
80x25	c	16	text	2,3		√			
320x200	2	4	2-bit planar	4,5		1			
640x200	1	2	1-bit planar	6		1			
80x25	bw	mono	text	7		√			
320x200	4	16	4-bit planar	0D		√			
640x200	4	16	4-bit planar	0E		1			
640x350	bw	mono	1-bit planar	0F		√			
640x350	4	16	4-bit planar	10		4			
640x480	1	2	2-bit planar	11	1				
640x480	4	16	4-bit planar	12	1				
320x200*	8	256	8-bit packed	13		√			
800x600**	4	16	4-bit planar	102	1		1	1	4

Key:  $\sqrt{}$  = Supported

\* = Legacy VGA Mode 13, 320x200x8 is used by DirectDraw \*\* = Legacy VESA Mode 102, 800x600x4 is used by Windows XP

bw = Black and White

c = Color

**Table 18. VGA Graphics Modes** 



# **Direct Draw Graphics Modes**

Overlay is enabled for all the Direct Draw modes listed below.

			CR	T Refri	ESH
RESOLUTION	ВРР	Mode	09	70	72
320x200	8 16	13 10E	1	√ √	
	32	10F	V	V	
	8	131	1		1
320x240	16	133	√		√
	32	134	√		√
	8	141	√		√
400x300	16	143	√		√
	32	144	√		√
	8	151	√	√	
512x384	16	153	√	√.	
	32	154	√	√	
	8	100	√	√	
640x400	16	11D	√	√	
	32	11E	1	1	

Key:  $\sqrt{}$  = Supported

**Table 19. Direct Draw Graphics Modes** 



# **Graphics Modes for TV Display**

Modes supported on TV using the integrated TV encoder are listed below.

			Inter T	
RESOLUTION	ВРР	Mode	NTSC	PAL
40x25 TEXT	c	0	√,	1
	c	1	√	√
	c	2	√.	√.
80x25_TEXT	c	3	√	√
	bw	7		
320x200	8	13	√	√
	8	100	√	<b>√</b>
640x400	16	11D	√	√
	32	11E	√	√
	1	11	√	<b>√</b>
	4	12	√	√
640x480	8	101	√	√
	16	111	√	√
	32	112	√	√
	8	103	1	1
800x600	16	114	√	√
	32	115	√	√
	8	105	1	1
1024x768	16	117	√	√
	32	118	√	√

Key:  $\sqrt{\phantom{a}} = \text{Supported}$ bw = Black and White c = Color

Table 20. Graphics Modes for TV Display



# **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings**

**Table 21. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit	Notes
$T_{C}$	Case Operating Temperature	0	70	°C	1
$T_{S}$	Storage Temperature	-55	125	°C	1
$V_{\rm IN}$	Input Voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2
V <sub>OUT</sub>	Output Voltage	-0.5	$V_{RAIL} + 10\%$	Volts	1, 2

Note 1. Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2.  $V_{RAIL}$  is defined as the  $V_{CC}$  level of the respective rail. The HyperTransport CPU interface is CPU dependent (typically 1.2V). V-Link is 1.5V. AGP is 1.5V (4x transfer mode) or 0.8V (8x transfer mode).

### **Supply Current and Power Characteristics**

 $T_C = 0-85$ °C,  $V_{RAIL} = V_{CC} \pm 5\%$ ,  $V_{CORE} = 2.5V \pm 5\%$ , GND=0V

Table 22. Supply Current & Power Characteristics – Internal / Interface Digital Logic

Symbol	Parameter	Тур	Max	Unit	Condition
$I_{CC}$	Power Supply Current – VCC	1	76	mA	All conditions
$I_{SUS}$	Power Supply Current – VCCSUS	1.0	1.1	uA	All conditions
$I_{CCHT}$	Power Supply Current – VCCHT	_		mA	8-bit, 200 MHz
$I_{CCVL}$	Power Supply Current – VCCVL	_	1.8	mA	4x transfer mode
I <sub>CCVLIDLE</sub>	Power Supply Current – VCCVL	_	8	uA	Idle
$I_{CCG}$	Power Supply Current – VCCAGP	_	16	mA	No AGP cycles active
$I_{CCQQ}$	Power Supply Current – VCCQQ	ı		mA	No AGP cycles active
$P_{D}$	Power Dissipation – Entire Chip	_		W	Max operating frequency

Table 23. Supply Current & Power Characteristics – Analog / Reference Voltages

Symbol	Parameter	Тур	Max	Unit	Condition
I <sub>CCGREF</sub>	Power Supply Current – AGPVREF	_	2.4	mA	No AGP cycles active
I <sub>CCVLREF</sub>	Power Supply Current – VLVREF	-	5.0	mA	4x transfer mode
$I_{CCATX}$	Power Supply Current – VCCATX			mA	8-bit, 200 MHz
I <sub>CCARX</sub>	Power Supply Current – VCCARX			mA	8-bit, 200 MHz





## **DC Characteristics**

 $T_{C} = 0-85^{\circ}C, GND = 0V, V_{CC} = 2.5V \pm 5\%, V_{CCHT} = 1.2V \pm 5\%, V_{CCAGP} = 1.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (8x), V_{CCVL} = 2.5V \pm 5\% (4x) \text{ or } 0.8V \pm 5\% (4x) \text{ or }$ 

Table 24. DC Characteristics – HyperTransport

Symbol	Parameter	Min	Тур	Max	Unit	Condition / Signal
$V_{ m HTIL}$	Single-Ended Input Low Voltage	-0.30	_	0.7	V	HTSTP#
V <sub>HTIH</sub>	Single-Ended Input High Voltage	1.7	ı	$V_{CC} + 0.3$	V	HTSTP#
$V_{\mathrm{HTOL}}$	Single-Ended Output Low Voltage	_	_	0.7	V	HTRST#
$V_{\mathrm{HTOH}}$	Single-Ended Output High Voltage	1.7	_	-	V	HTRST#
$I_{HTIL}$	Single-Ended Input Leakage	-	-	±500	uA	$V_{CC} = Max$ , $V_I = Gnd$ or $V_{CC}$
$V_{\mathrm{HTOD}}$	Differential Output Voltage†	495	600	715	mV	TCADx, TCLKx, TCTLx
V <sub>HTID</sub>	Differential Input Voltage†	300	600	900	mV	RCADx, RCLKx, RCTLx
Delta V <sub>HTID</sub>		-125	0	125	mV	
$V_{ICM}$	Input Common Mode Voltage	450	600	800	mV	
Delta V <sub>ICM</sub>		-110	0	110	mV	
$T_R$	Differential Signal Rise Time	2		8	V/ns	
$T_{\mathrm{F}}$	Differential Signal Fall Time	-2		-8	V/ns	

For Reference Only – See HyperTransport Standard documents for detailed specifications

Table 25. DC Characteristics – V-Link

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m VIL}$	Input Low Voltage	-0.50	0.8	V	
$V_{ m VIH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{ m VOL}$	Output Low Voltage	-	0.55	V	$I_{OL}$ = 4.0 mA
$V_{ m VOH}$	Output High Voltage	2.4	ı	V	$I_{OH} = -1.0 \text{ mA}$
$I_{ m VIL}$	Input Leakage Current	_	±10	uA	$0 < V_{IN} < V_{CCVL}$

<sup>†</sup>HyperTransport differential I/O assumes  $N>P = logical\ 0$  and  $P>N = logical\ 1$ .



Table 26. DC Characteristics – AGP

Symbol	Parameter	Min	Max	Unit	Condition
$V_{AIL4x}$	Input Low Voltage – 4x Transfer Mode	-0.50		V	
$V_{AIH4x}$	Input High Voltage – 4x Transfer Mode		$V_{CC} + 0.5$	V	
$V_{AOL4x}$	Output Low Voltage – 4x Transfer Mode	-		V	$I_{OL} = x.x \text{ mA}$
$V_{AOH4x}$	Output High Voltage – 4x Transfer Mode		_	V	$I_{OH} = -x.x \text{ mA}$
$V_{AIL8x}$	Input Low Voltage – 8x Transfer Mode	-0.50		V	
$V_{AIH8x}$	Input High Voltage – 8x Transfer Mode		$V_{CC} + 0.5$	V	
$V_{AOL8x}$	Output Low Voltage – 8x Transfer Mode	-		V	$I_{OL} = x.x \text{ mA}$
$V_{AOH8x}$	Output High Voltage – 8x Transfer Mode		_	V	$I_{OH} = -x.x \text{ mA}$
$I_{AIL}$	Input Leakage Current	_	±10	uA	$0 < V_{IN} < V_{CCAGP}$
$I_{AOZ}$	Tristate Leakage Current	-	±20	uA	$0.55 < V_{OUT} < V_{CCAGP}$

For Reference Only - See AGP 3.0 Standard documents for detailed specifications

#### **AGP Signal Levels**

AGP 3.0 (8x transfer mode) specifies a 0.8V voltage swing, end-terminated and referenced to ground as opposed to AGP 2.0 (4x transfer mode), which specified a rail-to-rail 1.5V series-terminated voltage swing.

This change permits a higher data rate and a common signaling voltage, which can be realized in multiple generations of silicon technology. The figure below shows the relationship between the VCCQQ and GNDQQ rails and the corresponding output voltage swing for AGP 3.0-compatible 8x transfer mode.




Figure 7. AGP 3.0 (8x) Signal Levels

Table 27. DC Characteristics – Reset, Power OK, Suspend Status and Test

Symbol	Parameter	Min	Max	Unit	Condition
$V_{ m VIL}$	Input Low Voltage	-0.50	0.8	V	
$V_{ m VIH}$	Input High Voltage	2.0	3.8	V	3.3V Tolerant
$I_{ m VIL}$	Input Leakage Current	-	±10	uA	$0 < V_{IN} < V_{CC}$



# **AC Timing Specifications**

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

**Table 28.** AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
2.5V Power (Internal Logic)	2.375	2.625	Volts
1.5V Power (VCCQQ for 4x transfer mode)	1.425	1.575	Volts
0.8V Power (VCCQQ for 8x transfer mode)	0.76	0.84	Volts
Case Temperature	0	85	°C

Drive strength for selected output pins is programmable and may effect AC timing specifications.




Table 29. AC Characteristics - HyperTransport CPU Interface Receive

Symbol	Parameter	Setup	Hold	Unit
$T_{RLS4}, T_{RLH4}$	RCAD0-7, RCTL / RCTL# input relative to RCLK0 / RCLK0# - 400 MT/s	300	300	pS
$T_{RLS8}, T_{RLH8}$	RCAD0-7, RCTL / RCTL# input relative to RCLK0 / RCLK0# - 800 MT/s	200	200	pS
T <sub>RLS12</sub> , T <sub>RLH12</sub>	RCAD0-7, RCTL / RCTL# input relative to RCLK0 / RCLK0# - 1.2 GT/s	150	150	pS
$T_{RLS16}, T_{RLH16}$	RCAD0-7, RCTL / RCTL# input relative to RCLK0 / RCLK0# - 1.6 GT/s	120	120	pS
$T_{RHS4}, T_{RHH4}$	RCAD8-15 input relative to RCLK1 / RCLK1# - 400 MT/s	300	300	pS
$T_{RHS8}, T_{RHH8}$	RCAD8-15 input relative to RCLK0 / RCLK0# - 800 MT/s	200	200	pS
$T_{RHS12}, T_{RHH12}$	RCAD8-15 input relative to RCLK0 / RCLK0# - 1.2 GT/s	150	150	pS
$T_{RHS16}, T_{RHH16}$	RCAD8-15 input relative to RCLK0 / RCLK0# - 1.6 GT/s	120	120	pS

Table 30. AC Characteristics - HyperTransport CPU Interface Transmit


Symbol	nbol Parameter		Max	Unit
$T_{TLD4}$	TCAD0-7, TCTL / TCTL# output delay from TCLK0 / TCLK0# - 400 MT/s	650	1800	pS
$T_{TLD8}$	TCAD0-7, TCTL / TCTL# output delay from TCLK0 / TCLK0# - 800 MT/s	325	950	pS
T <sub>TLD12</sub>	TCAD0-7, TCTL / TCTL# output delay from TCLK0 / TCLK0# - 1.2 GT/s	220	625	pS
$T_{TLD16}$	TCAD0-7, TCTL / TCTL# output delay from TCLK0 / TCLK0# - 1.6 GT/s	180	475	pS
$T_{THD4}$	TCAD8-15 output delay from TCLK1 / TCLK1# - 400 MT/s	650	1800	pS
$T_{THD8}$	TCAD8-15 output delay from TCLK1 / TCLK1# - 800 MT/s	325	950	pS
$T_{THD12}$	TCAD8-15 output delay from TCLK1 / TCLK1# - 1.2 GT/s	220	625	pS
$T_{THD16}$	TCAD8-15 output delay from TCLK1 / TCLK1# - 1.6 GT/s	180	475	pS

Termination resistor values:  $R_{TT} = 100 \Omega \pm 10\%$ ,  $R_{ON} = 50 \Omega \pm 10\%$ 



**Input: Setup Time** 

**Output: Data Valid before Strobe** 



**Input: Hold Time** 

Output: Data Valid after Strobe

Figure 8. Timing Diagram – HyperTransport Setup / Hold and Data Valid



Table 31. AC Characteristics – AGP 8x

Symbol	Parameter		Max	Unit
$T_{GS8}$	Data / Control Input Setup Time Relative to Strobe – 8x Transfer Mode	250	_	pS
$T_{GH8}$	Data / Control Input Hold Time Relative to Strobe – 8x Transfer Mode	250	_	pS
$T_{GS4}$	Data / Control Input Setup Time Relative to Strobe – 4x Transfer Mode	500	_	pS
$T_{GH4}$	Data / Control Input Hold Time Relative to Strobe – 4x Transfer Mode	500		pS
$T_{GDV8}$	Data / Control Output Valid Relative to Strobe – 8x Transfer Mode	-550	650	pS
$T_{GDV4}$	Data / Control Output Valid Relative to Strobe – 4x Transfer Mode	-1000	1000	pS




Figure 9. Timing Diagram - AGP 8x Side Band Address Timing





Figure 10. Timing Diagram – AGP 8x Data Transfer Timing








Note 1: This waveform represents two differential strobes

Note 2: Data refers to any of the 2x/4x capable signal groups: GD[31:0], GBE[3:0]# or SBA[7:0]

Figure 11. Timing Diagram – AGP 4x Transmit Timing



Note 1: This waveform represents two differential strobes

Figure 12. Timing Diagram – AGP 4x Receive Timing




Figure 13. Timing Diagram - AGP 8x Transmit Source-Synchronous Timing




Figure 14. Timing Diagram - AGP 8x Receive Source-Synchronous Timing





Table 32. AC Characteristics – V-Link Interface

Symbol	Parameter	Min	Max	Unit	Condition
$T_{VUS4}$	VADn, VPAR, VBE#, UPCMD Input Setup to UPSTB / UPSTB#	500	_	pS	4x mode
$T_{ m VUH4}$	VADn, VPAR, VBE#, UPCMD <u>Input Hold</u> From UPSTB / UPSTB#	500	-	pS	4x mode
$T_{VUS8}$	VADn, VPAR, VBE#, UPCMD Input Setup to UPSTB / UPSTB#	250	_	pS	8x mode
$T_{ m VUH8}$	VADn, VPAR, VBE#, UPCMD <u>Input Hold</u> From UPSTB / UPSTB#	250	-	pS	8x mode
$T_{VDD4}$	VADn, VPAR, VBE#, DNCMD Output Delay from DNSTB / DNSTB#	-650	750	pS	4x mode
$T_{\mathrm{VDD8}}$	VADn, VPAR, VBE#, DNCMD Output Delay from DNSTB / DNSTB#	-1100	1100	pS	8x mode
$T_{VUP4}$	UPSTB / UPSTB# Input Pulse Width			nS	4x mode
$T_{VUF4}$	UPSTB / UPSTB# Input Frequency		266	MHz	4x mode
$T_{VUP8}$	UPSTB / UPSTB# Input Pulse Width			nS	8x mode
$T_{VUF8}$	UPSTB / UPSTB# Input Frequency		533	MHz	8x mode
$T_{VDP4}$	DNSTB / DNSTB# Output Minimum Pulse Width			nS	4x mode
$T_{VDF4}$	DNSTB / DNSTB# Output Frequency		266	MHz	4x mode
$T_{VDP8}$	DNSTB / DNSTB# Output Minimum Pulse Width			nS	8x mode
$T_{VDF8}$	DNSTB / DNSTB# Output Frequency		533	MHz	8x mode

Table 33. AC Characteristics –Reset, Power OK and Suspend

Symbol	Parameter	Min	Max	Unit
$T_{RLPU}$	RESET# Low On Power Up	0	_	msec
$T_{RLPW}$	RESET# Low Pulse Width from PWROK	7	_	msec
$T_{PLPU}$	PWROK Low On Power Up After Power Supply Voltages Stable	50	_	msec
$T_{SLPW}$	SUSST# Low Pulse Width	1.2	_	msec
T <sub>VCSL</sub>	Primary Voltages Removed After SUSST# Goes Low	64	_	usec
T <sub>VCSH</sub>	Primary Voltages Stable (PWROK) Before SUSST# Returns High	250	-	usec



# **MECHANICAL SPECIFICATIONS**




Figure 15. Mechanical Specifications – 587-Pin BGA Package with Heat Spreader