

VT82C597 VT82C597AT

Apollo VP3

Single-Chip North Bridge for Pentium / Socket-7 with AGP and PCI plus Advanced ECC Memory Controller supporting DDR SDRAM-II, SDRAM, EDO, and FPG

> Revision 1.0 October 3, 1997

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 1997 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C597, VT82C586B, and Apollo VP3 may only be used to identify products of VIA Technologies.

PS/2™ is a registered trademark of International Business Machines Corp.

Pentium[™], P54C[™], P55C[™], and MMX[™] are registered trademarks of Intel Corp.

Cyrix6_x86[™] is a registered trademark of Cyrix Corp.

AMD5_K86[™], AMD6_K86[™], AMD-K5[™], and AMD-K6[™] are registered trademarks of Advanced Micro Devices Corp.

Windows 95[™] and Plug and Play[™] are registered trademarks of Microsoft Corp.

PCl™ is a registered trademark of the PCl Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:Taipei Office:1045 Mission Court8th Floor, No. 533

Fremont, CA 94539 Chung-Cheng Road, Hsin-Tien

USA Taipei, Taiwan ROC
Tel: (510) 683-3300 Tel: (886-2) 218-5452
Fax: (510) 683-3301 Fax: (886-2) 218-5453

Online Services:

Home Page: http://www.via.com.tw (Taiwan) -or- http://www.viatech.com (USA)

FTP Server: ftp.via.com.tw (Taiwan)

BBS: 886-2-2185208



REVISION HISTORY

Document Release	Date	Revision	Initials
0.1	3/28/97	Original release (VIA internal review only)	DH
0.2	4/1/97	Changed memory technologies supported to FP,EDO,SDRAM,SDRAM-II Fixed Introduction and Feature bullets per engineering review Rearranged registers to clarify that registers 50-8F are device 0 Added pin descriptions for DS[3:0], GGNT#, and clocks Fixed miscellaneous register bit descriptions per engineering review	DH
0.3	4/29/97	Added 456-pin BGA Mechanical Specification drawing Rearranged pin groupings and changed pinouts per PCB floorplanning Updated register definitions to reflect internal spec Rev 0.5 (4/15/97)	DH
0.4	5/14/97	Updated pinouts to reflect final pinout after chip layout / pad placement Updated Feature Bullets and Overview to reflect final chip design Updated pin descriptions per engineering input and final chip design Updated register descriptions per engineering input and final chip design	DH
0.5	5/15/97	Updated pinouts (MD, MPD, & CAS pin swaps). Per 5/15/97 engg spec Added pin descriptions for GVREF, MVREF, AVCC, AGND	DH
0.6	5/21/97	Changed package from 456-pin to 472-pin BGA - updated mechanical spec Updated pinouts: added 16 grounds in package center Updated pinouts: changed 4 GND pins to CVCC (supply for internal logic) Updated pinouts: changed 2 HVCC pins to MVCC Updated pin descriptions for clock pins	DH
0.7	6/16/97	Removed "NDA Required" watermark (product announced at Computex) Moved ground balls from M9-M10 to N9-N10 (fixed pinouts and mechanical) Added central-DQ support (feature bullets and register bits) Fixed typos (block diagram BGA ball count, and alpha pin list J18)	DH
0.8	9/22/97	Fixed feature bullets in AGP and memory controller sections Fixed Pinouts & Pin Definitions: 597 pinout error: CAS1 swapped with CAS2; CAS5 swapped with CAS6 Added 82C597AT pinouts Updated pin definitions and signal names (SBS#, ADS0-1#) Removed COE2# and CCS2# functionality from TA8-9 (not implemented) Added MWEA# and MWEB# function on SWEA# and SWEB# Added AGP PCB layout notes Changed AGP clock (GCLK) to grounded input (generated internally) Fixed Register Descriptions: Added Chip Revision info to Device 0 Rx08 Fixed typos in Device 0 Rx10, Rx58, and RxAC Updated bit definitions in Device 0 Rx64, 68, 6C, 70, 71, 76, 80, 88, and AC Added Device 0 Rx74 PCI Master Control Added Device 0 Rx77 Chip Test, Rx7E DLL/DLL4 Test, Rx7F DLL4 Test Added Device 1 Rx3E PCI-to-PCI Bridge Control Updated bit definitions in Device 1 Rx40 and 42 Added Electrical Specifications & Timing Diagrams	DH
1.0	10/3/97	Timing Diagrams redrawn to reduce final PDF file size Timing Specification AC Timing numbers rounded to one decimal place Timing Specification AC Timing Table 8 numbers updated Changed name of ADS[1-0]# to GDS[1-0]# reduce confusion with ADS# Added new VIA logos and removed "Preliminary" from document revision	DH



TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS	II
LIST OF FIGURES	III
LIST OF TABLES	IV
OVERVIEW	4
PINOUTS	5
PINOUTS	8
REGISTERS	19
REGISTER OVERVIEW	19
CONFIGURATION SPACE I/O	20
REGISTER DESCRIPTIONS.	
Device 0 Header Registers - Host Bridge	
Device 0 Configuration Registers - Host Bridge	
Cache Control	
DRAM Control	
PCI Bus #1 Control	
GART / Graphics Aperture Control	
Device 1 Header Registers - PCI-to-PCI Bridge	
Device 1 Configuration Registers - PCI-to-PCI Bridge	
PCI Bus #2 Control	
ELECTRICAL SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	39
DC CHARACTERISTICS	39
AC TIMING SPECIFICATIONS	39
MECHANICAL SPECIFICATIONS	74



LIST OF FIGURES

FIGURE 1. APOLLO VP3 SYSTEM BLOCK DIAGRAM	4
FIGURE 2. VT82C597 BALL DIAGRAM (TOP VIEW)	5
FIGURE 3. VT82C597 PIN LIST (NUMERICAL ORDER)	
FIGURE 4. VT82C597 PIN LIST (ALPHABETICAL ORDER)	7
FIGURE 5. VT82C597AT BALL DIAGRAM (TOP VIEW)	8
FIGURE 6. VT82C597AT PIN LIST (NUMERICAL ORDER)	9
FIGURE 7. VT82C597AT PIN LIST (ALPHABETICAL ORDER)	10
FIGURE 8. GRAPHICS APERTURE ADDRESS TRANSLATION	33
FIGURE 6. AGP MEMORY ACCESS (LPR)	45
FIGURE 7. 2-BANK PBSRAM READ 3111-2111	46
FIGURE 8. PCI-66 CONFIGURATION CYCLE	47
FIGURE 9. AGP READ SDRAM (2L) 1X PIPE MODE	48
FIGURE 10. AGP READ EDO 1X PIPE MODE	
FIGURE 11. AGP READ EDO PIPE 2X MODE	50
FIGURE 12. AGP SIDEBAND ADDRESS 2X WRITE SDRAM	
FIGURE 13. AGP SIDEBAND ADDRESS 2X READ SDRAM (2L)	
FIGURE 14. AGP SIDEBAND ADDRESS 1X READ SDRAM (2L)	
FIGURE 15. AGP SIDEBAND ADDRESS 1X WRITE SDRAM	
FIGURE 16. POST WRITE 3111, EDO DRAM 2222	
FIGURE 17. PIPELINE READ EDO DRAM 6222, 3222	
FIGURE 18. CPU WRITE HIT SRAM 3111	
FIGURE 19. CPU READ HIT SRAM 3111	
FIGURE 20. CPU READ MISS FILL SYNCHRONOUS SRAM	
FIGURE 21. CPU WRITE PCI SLAVE WRITE BUFFER ON FAST BACK-TO-BACK	
FIGURE 22. CPU READ PCI SLAVE	
FIGURE 23. PCI MASTER READ L1 SNOOP TO DRAM	
FIGURE 24. PCI MASTER READ HIT L2	
FIGURE 25. PCI MASTER READ L1 SNOOP TO L2	
FIGURE 26. SDRAM READ CYCLE (BANK INTERLEAVE, CAS LATENCY 3)	
FIGURE 27. SDRAM WRITE CYCLE (BANK INTERLEAVE)	
FIGURE 28. PCI MASTER READ HIT DRAM	
FIGURE 29. PCI MASTER WRITE DRAM	
FIGURE 30. PCI MASTER WRITE HIT L1 SNOOP TO DRAM	
FIGURE 31. PCI MASTER WRITE HIT L2	
FIGURE 32. PCI MASTER WRITE HIT L2, L1 HITM	
FIGURE 33. PCI MASTER WRITE HIT L2 & DIRTY	
FIGURE 34. CPU READ MISS DIRTY L2 WRITE BACK FILL	
FIGURE 39. MECHANICAL SPECIFICATIONS - 472-PIN BALL GRID ARRAY PACKAGE	74



LIST OF TABLES

TABLE 1. VT82C597 / VT82C597AT PIN DESCRIPTIONS	11
TABLE 2. VT82C597 REGISTERS	19
TABLE 3. COAST MODULE DETECTION	23
TABLE 4. SYSTEM MEMORY MAP	
TABLE 5. MEMORY ADDRESS MAPPING TABLE	
TABLE 6. VGA/MDA MEMORY/IO REDIRECTION	
TABLE 7. AC TIMING MIN / MAX CONDITIONS	
TABLE 8. AC CHARACTERISTICS - CPU CYCLE TIMING	
TABLE 9. AC CHARACTERISTICS - L2 CACHE TIMING	
TABLE 10. AC CHARACTERISTICS – DRAM INTERFACE TIMING	
TABLE 11. AC CHARACTERISTICS - DATA TIMING	
TABLE 12. AC CHARACTERISTICS - PCI CYCLE TIMING	
TABLE 13. AC CHARACTERISTICS - PCI-66 CYCLE TIMING	
TABLE 14. AC CHARACTERISTICS - AGP (1X) CYCLE TIMING	
TABLE 15. AC CHARACTERISTICS - AGP (2X) CYCLE TIMING	
TABLE 13. ACCHAMACTEMBTICS - AGT (2A) CTCLE THIII(G	



VIA VT82C597/597AT APOLLO VP3

Single-Chip North Bridge for Pentium / Socket-7 with AGP and PCI plus Advanced ECC Memory Controller supporting DDR SDRAM-II, SDRAM, EDO, and FPG

PCI/ISA Green PC Ready

- Supports separately powered 3.3V (5V tolerant) interfaces to system memory, AGP, and PCI bus
- Supports 3.3V and sub-3.3V interface to CPU
- PC-97 compatible using VT82C586B South Bridge with ACPI Power Management

• High Integration

- Single chip implementation for 64-bit Socket-7-CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- Apollo VP3 Chipset: VT82C597 or VT82C597AT system controller and VT82C586B PCI to ISA bridge
- Chipset includes UltraDMA-33 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

• Flexible CPU Interface

- Supports 64-bit Pentium[™], AMD 5_K86[™], AMD 6_K86[™] and Cyrix 6_X86[™] CPUs
- CPU external bus speed up to 66 MHz (internal 233MHz and above)
- Supports CPU internal write-back cache
- System management interrupt, memory remap and STPCLK mechanism
- Cyrix 6_x86 linear burst support
- CPU NA# / Address pipeline capability
- 4 cache lines of CPU/cache-to-DRAM post-write buffers
- 4 quadwords of CPU/cache-to-DRAM read-prefetch buffers

Advanced Cache Controller

- Direct map write back or write through secondary cache
- Pipelined burst synchronous SRAM (PBSRAM) cache support (with global write enable feature)
- Flexible cache size: 0K / 256K / 512K / 1M / 2MB
- 32 byte line size to match the primary cache
- Integrated 10-bit tag comparator
- 3-1-1-1 read/write timing for PBSRAM access at 66 MHz
- 3-1-1-1-1-1 back to back read timing for PBSRAM access at 66 MHz
- Sustained 3 cycle write access for PBSRAM access or CPU to DRAM and PCI bus post write buffers at 66 MHz
- Data streaming for simultaneous primary and secondary cache line fill
- System and video BIOS cacheable and write-protect
- Programmable cacheable region and cache timing



• AGP Controller

- AGP v1.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 133MHz 2X mode for AD and SBA signalling
- Pipelined split-transaction long-burst transfers up to 533 MB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (128 bytes)
- Sixteen level (quadwords) write data FIFO (64 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands

• GART

- One level TLB structure
- Sixteen entry fully associative page table
- LRU replacement scheme
- Independent GART lookup control for host / AGP / PCI master accesses

• Intelligent PCI Bus Controller

- PCI buses are synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Separate data buffers for the two PCI buses
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Allows PCI master access while ISA master/DMA is active
- PCI master snoop ahead and snoop filtering
- Five levels (double-words) of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Supports L1/L2 write-back forward to PCI master read to minimize PCI read latency
- Supports L1/L2 write-back merged with PCI master post-write to minimize DRAM utilization
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.1 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



• Advanced High-Performance DRAM Controller

- 66MHz DRAM interface
- Concurrent CPU and AGP access
- FP, EDO, SDRAM, and SDRAM-II
- 66MHz DDR (Double Data Rate) supported for SDRAM-II (supports central and edge DQ, bidirectional DS, and optional SDR write)
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Mixed 1M / 2M / 4M / 8M / 16MxN DRAMs
- 6 banks up to 1GB DRAMs
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection) or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support (14 MA lines)
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU/cache to DRAM write buffers
- Concurrent DRAM writeback
- Read around write capability for non-stalled CPU read
- Burst read and write operation
- 5-2-2-2 on page, 8-2-2-2 start page and 11-2-2-2 off page timing for EDO DRAMs at 66 MHz
- 6-1-1-1 on page, 8-1-1-1 start page and 10-1-1-1 off page for SDRAMs at 66 MHz
- 5-2-2-3-2-2-2 back-to-back accesses for EDO DRAM at 66 MHz
- 6-1-1-3-1-1-1 back-to-back accesses for SDRAM at 66 MHz
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- Programmable refresh rate, CAS-before-RAS refresh and refresh on populated banks only
- Built-in NAND-tree pin scan test capability
- 3.3V, 0.5um, high speed / low power CMOS process
- 472 pin BGA Package
- Alternate pinouts available to optimally accommodate different PCB form factors
 - VT82C597 for ATX and NLX
 - VT82C597AT for Baby AT and ATX



OVERVIEW

The *Apollo-VP3* is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop and notebook personal computer systems based on 64-bit Socket-7 (Intel Pentium and Pentium MMX; AMD K5 / $5_{\rm k}$ 86 and K6 / $6_{\rm k}$ 86; and Cyrix / IBM $6_{\rm k}$ 86 / M2) super-scalar processors.




Figure 1. Apollo VP3 System Block Diagram

The Apollo-VP3 chip set consists of the VT82C597 system controller (472 pin BGA) and the VT82C586B PCI to ISA bridge (208 pin PQFP). The VT82C597 system controller provides superior performance between the CPU, optional synchronous cache, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation. For pipelined burst synchronous SRAMs, 3-1-1-1-1-1-1 timing can be achieved for both read and write transactions at 66 MHz. Four cache lines (16 quadwords) of CPU/cache to DRAM write buffers with concurrent write-back capability are included on chip to speed up cache read and write miss cycles.

The VT82C597 supports six banks of DRAMs up to 1GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM), and SDRAM-II with Double Data Rate (DDR) in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66Mhz. The six banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis.

The VT82C597 also supports full AGP v1.0 capability for maximum bus utilization including 2x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU/AGP/PCI remapping control is also provided for operation under protected mode operating environments.

The VT82C597 supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) with 64-bit to 32-bit data conversion. The 82C597 also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. Consecutive CPU addresses are converted into burst PCI cycles with byte merging capability for optimal CPU to PCI throughput. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chipset also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, the chipset supports advanced features such as snoop ahead, snoop filtering, L1 write-back forward to PCI master and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. The VT82C586B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C586B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter and gather capability and extension to UltraDMA-33 / ATA-33 for 33MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface. A complete main board can be implemented with only six TTLs.

The Apollo VP3 chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.



PINOUTS

Figure 2. VT82C597 Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	MD58	MD27	MD28	MD61	MD63	GD1	GD7	GBE0#	GD11	GBE1#	GTRDY#	GD17	GD20	GD25	GD28	GD31	SBA5	SBA1	ST0	GREQ#	GPAR	STOP#	AD17	AD21	AD22	AD23
В	MD57	MD26	MD59	MD29	MD31	GD0	GD4	GDS0#	GD12	GD15	GDSEL#	GFRM#	GD19	GBE3#	GD26	GD29	SBA4	SBA3	GPIPE#	ST1	GGNT#	LOCK#	AD16	AD19	AD20	CBE3#
C	MD24	MD56	MD25	MD60	MD62	GD5	GD2	GD6	GD9	GD13	GSTOP	GIRDY	GD18	GD22	GD24	GD30	SBA7	SBS#	GRBF#	GSERR#	-res-	SERR#	CBE2#	AD18	AD24	AD25
D	MD22	MD54	MD23	MD55	MD30	GD8	GD3	GND	GD10	GD14	GBE2#	GD21	GD23	GDS1#	GD27	SBA6	SBA2	SBA0	PCLK	PAR	ST2	AD0	AD1	AD27	AD26	AD28
E	MD52	MD21	MD53	DS3#	CVCC	GND	GND	GCLK	GVCC	GVCC	GVCC	GD16	GVRE	GND	GND	GND	GVCC	GVCC	GVCC	-res-	5VREF	GND	AD2	AD29	AD30	AD31
F	MD19	MD51	MD20	DS1#	AVCC	F6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	F21	CVCC	AD3	REQ0#	GNT0#	REQ1#
G	MD49	MD18	MD50	MD17	MVCC	G	<u>Data</u>		Total	<u>= 472</u>	Pins Pins]	AGP	Pins							G	AD5	AD4	GNT1#	REQ2#	GNT2#
Н	SWEC#	MD16	MD48	MPD7	MVCC	Н			9	10	11	12	13	14	15	16	17	18		<u>PCI</u>	Н	AD6	AD7	REQ3#	GNT3#	AD14
J	CAS7#	SWEA#	SWEB#	MPD3	MVCC	J		J	GND					GND				GND	J	<u>Pins</u>	J	PVCC	AD8	AD15	CBE1#	DSEL#
K	CAS1#	CAS5#	CAS3#	MPD2	AGND	K	Control	K		GND	11	12	13	GND	15	16	GND		K		K	PVCC	CBE0#	AD9	TRDY#	IRDY#
L	RAS3#	RAS1#	RAS0#	MPD6	GND	L	h	L		L	GND	GND	GND	GND	GND	GND			L		L	PVCC	AD10	AD12	FRM#	PGNT#
M	MAA1	RAS5#	RAS4#	RAS2#	GND	M	Mem	M		M	GND	GND	GND	GND	GND	GND			M		M	AD11	AD13	PREQ#	RESET#	TA2
N	MA12	MA13	MAA0	MA8	HCLK	N	<u>Pins</u>	N	GND	GND	GND	GND	GND	GND	GND	GND			N	Cache	N	TA5	TA4	TA3	TA0	TA1
P	MA9	MA10	MA11	MA4	MVREF	P	Address	P		P	GND	GND	GND	GND	GND	GND	GND	GND	P		P	GND	TA8	TWE#	TA6	TA7
R	MA5	MA6	MA7	MAB0	MVCC	R		R		R	GND	GND	GND	GND	GND	GND			R		R	GND	BWE#	CCS1#	COE1#	TA9
T	MAB1	MA2	MA3	CAS2#	MVCC	T		T		T	GND	GND	GND	GND	GND	GND			T		T	HD1	HD0	CADV#	CADS#	GWE#
U	SRASC	SRASB#	SRASA#	DS0#	MVCC	U	Control	U		GND			GND				GND		U		U	HVCC	HD5	HD4	HD3	HD2
V	CAS0#	CAS4#	CAS6#	DS2#	MVCC	V		V	GND				GND					GND	V		V	HVCC	HD9	HD8	HD7	HD6
W	SCASC	SCASB#	SCASA#	MPD5	MPD1	W			9	10	11	12	13	14	15	16 ī	17	18			W	HD14	HD13	HD12	HD11	HD10
Y	MD46	MD15	MD47	MPD4	GND	Y	<u>Data</u>	Control				Address		<u>CPU</u>	<u>Pins</u>	Byte	Enables			<u>Data</u>	Y	HD19	HD18	HD17	HD16	HD15
AA	MD13	MD45	MD14	MPD0	GND	AA6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	AA21	GND	HD23	HD22	HD21	HD20
AB	MD43	MD12	MD44	MD11	CVCC	MVCC	MVCC	5VREF	HVCC	HVCC	HA25	HA30	GND	GND	HA8	BE5#	HVCC	HVCC	HVCC	HD52	CVCC	GND	HD27	HD26	HD25	HD24
AC	MD41	MD10	MD42	MD9	MD33	MD32	MD1	BRDY#	M/IO#	HA27	HA28	HA17	HA14	HA3	HA7	BE6#	BE1#	HD61	HD57	HD53	HD48	HD44	HD31	HD30	HD29	HD28
AD	MD8	MD40	MD37	MD4	MD34	MD0	ADS#	NA#	CACHE	HA26	HA29	HA18	HA15	HA11	HA6	BE7#	BE2#	HD62	HD58	HD54	HD49	HD45	HD41	HD38	HD33	HD32
AE	MD39	MD38	MD5	MD35	MD2	EADS#	D/C#	BOFF#	AHOLD	HA24	HA31	HA19	HA16	HA12	HA5	HA10	BE3#	HD63	HD59	HD55	HD50	HD46	HD42	HD39	HD36	HD34
AF	MD7	MD6	MD36	MD3	HLOCK#	W/R#	HITM#	SMIACT#	KEN#	HA23	HA21	HA22	HA20	HA13	HA4	HA9	BE4#	BE0#	HD60	HD56	HD51	HD47	HD43	HD40	HD37	HD35



Figure 3. <u>VT82C597</u> Pin List (<u>Numerical</u> Order)

Pin # Pin Name	Pin # Pin Name	Pin#	Pin Name	Pin#		Pin Name	Pin #		Pin Names	Pin#	Pin Name
A01 IO MD58	D02 IO MD54		GNT3#	P02	0	MA10		IO	MPD1		MD40
A01 IO MD38 A02 IO MD27	D02 IO MD34 D03 IO MD23		AD14	P02		MA11	W22		HD14	AD02 IO AD03 IO	
A03 IO MD28	D04 IO MD55		CAS7# / DOM7#	P04		MA04	W23		HD13		MD04
A04 IO MD61	D05 IO MD30	J02 O		P05		MVREF	W24		HD12		MD34
A05 IO MD63	D06 IO GD08	J03 O		P11		GND	W25		HD11		MD00
A06 IO GD01	D07 IO GD03		MPD3	P12		GND	W26		HD10		ADS#
A07 IO GD07	D08 P GND	J05 P	MVCC	P13	P	GND	Y01		MD46		NA#
A08 IO GBE0# A09 IO GD11	D09 IO GD10 D10 IO GD14	J09 P J14 P	GND GND	P14 P15	P P	GND GND	Y02 Y03		MD15 MD47	AD09 I AD10 IO	
A10 IO GBE1#	D10 10 GB14 D11 IO GBE2#	J14 P	GND	P16	P	GND	Y04		MPD4	AD10 IO	
A11 IO GTRDY#	D12 IO GD21		PVCC	P17	P	GND	Y05		GND		HA18
A12 IO GD17	D13 IO GD23		AD08	P18	P	GND	Y22		HD19	AD13 IO	
A13 IO GD20	D14 IO GDS1#	J24 IO		P22	P	GND	Y23		HD18	AD14 IO	
A14 IO GD25	D15 IO GD27		CBE1#	P23		TA8	Y24		HD17	AD15 IO	
A15 IO GD28	D16 I SBA6		DEVSEL#	P24		TWE#	Y25		HD16	AD16 IO	
A16 IO GD31 A17 I SBA5	D17 I SBA2 D18 I SBA0		CAS1# / DQM1# CAS5# / DQM5#	P25 P26		TA6 TA7	Y26 AA01		HD15 MD13	AD17 IO AD18 IO	BE2# HD62
A18 I SBA1	D19 I PCLK		CAS3# / DQM3#	R01		MA05			MD45	AD19 IO	
A19 O ST0	D20 IO PAR		MPD2	R02		MA06			MD14		HD54
A20 I GREO#	D21 O ST2	K05 P	AGND	R03	0	MA07	AA04	Ю	MPD0	AD21 IO	HD49
A21 IO GPAR	D22 IO AD00		GND	R04	0	MAB0	AA05		GND		HD45
A22 IO STOP#	D23 IO AD01		GND	R05		MVCC	AA22		GND		HD41
A23 IO AD17 A24 IO AD21	D24 IO AD27 D25 IO AD26		GND PVCC	R11 R12	P P	GND GND			HD23 HD22		HD38 HD33
A25 IO AD21	D25 IO AD26		CBE0#	R13		GND	AA24 AA25				HD33 HD32
A26 IO AD23	E01 IO MD52		AD09	R14	P	GND	AA26		HD20		MD39
B01 IO MD57	E02 IO MD21		TRDY#	R15	P	GND	AB01	Ю	MD43	AE02 IO	MD38
B02 IO MD26	E03 IO MD53		IRDY#	R16	P	GND	AB02		MD12		MD05
B03 IO MD59	E04 O DS3#		RAS3# / CS3#	R22		GND	AB03		MD44		MD35
B04 IO MD29	E05 P CVCC		RAS1# / CS1#	R23		BWE#			MD11 CVCC		MD02 EADS#
B05 IO MD31 B06 IO GD00	E06 P GND E07 P GND		RAS0# / CS0# MPD6	R24 R25	0	CCS1# COE1#	AB05 AB06		MVCC	AE06 O AE07 IO	D/C#
B07 IO GD04	E08 I GCLK		GND	R26		TA9	AB07		MVCC		BOFF#
B08 IO GDS0#	E09 P GVCC		GND	T01		MAB1	AB08		5VREF		AHOLD
B09 IO GD12	E10 P GVCC	L12 P	GND	T02	0	MA02	AB09	P	HVCC	AE10 IO	HA24
B10 IO GD15	E11 P GVCC		GND	T03		MA03	AB10		HVCC		HA31
B11 IO GDSEL#	E12 IO GD16	L14 P	GND	T04	0	CAS2# / DQM2#			HA25		HA19
B12 IO GFRM# B13 IO GD19	E13 P GVREF E14 P GND		GND GND	T05 T11		MVCC GND	AB12 AB13		HA30 GND		HA16 HA12
B14 IO GBE3#	E14 P GND E15 P GND		PVCC	T12		GND	AB13		GND		HA05
B15 IO GD26	E16 P GND	L23 IO	AD10	T13	P	GND			HA08		HA10
B16 IO GD29	E17 P GVCC		AD12	T14	P	GND			BE5#	AE17 IO	
B17 I SBA4	E18 P GVCC		FRAME#	T15	P	GND	AB17		HVCC		HD63
B18 I SBA3	E19 P GVCC		PGNT#	T16	P	GND	AB18		HVCC		HD59
B19 I GPIPE# B20 O ST1	E20 - Reserved E21 P 5VREF		MAA1 RAS5# / CS5#	T22	IO	HD01 HD00	AB19		HVCC HD52		HD55 HD50
B20 O ST1 B21 O GGNT#	E21 P SVREF		RAS5# / CS5# RAS4# / CS4#	T23 T24		CADV#	AB20 AB21		CVCC		HD46
B22 IO LOCK#	E23 IO AD02		RAS2# / CS2#	T25		CADS#	AB22		GND		HD42
B23 IO AD16	E24 IO AD29	M05 P	GND	T26		GWE#	AB23		HD27		HD39
B24 IO AD19	E25 IO AD30		GND	U01	0	SRASC#			HD26		HD36
B25 IO AD20	E26 IO AD31	M12 P	GND	U02	0	SRASB#	AB25		HD25	AE26 IO	
B26 IO CBE3# C01 IO MD24	F01 IO MD19 F02 IO MD51	M13 P M14 P	GND GND	U03 U04		SRASA# DS0#			HD24 MD41		MD07 MD06
C01 IO MD24 C02 IO MD56	F02 IO MD51 F03 IO MD20		GND GND	U04		MVCC			MD41 MD10	AF02 IO AF03 IO	
C02 IO MD30	F04 O DS1#	M16 P		U10	P	GND			MD42	AF04 IO	
C04 IO MD60	F05 P AVCC		AD11	U13	P	GND	AC04	Ю	MD9		HLOCK#
C05 IO MD62	F22 P CVCC		AD13	U17	P	GND			MD33	AF06 IO	W/R#
C06 IO GD05	F23 IO AD03		PREO#	U22		HVCC			MD32	AF07 I	
C07 IO GD02 C08 IO GD06	F24 I REQ0# F25 O GNT0#		RESET# TA2			HD05 HD04			MD01 BRDY#	AF08 I AF09 O	SMIACT#
C08 10 GD06	F25 O GN10# F26 I REQ1#		MA12			HD04 HD03			M/IO#	AF10 IO	
C10 IO GD13	G01 IO MD49		MA13			HD03 HD02			HA27	AF10 IO	
C11 IO GSTOP#	G02 IO MD18		MAA0	V01		CAS0# / DQM0#			HA28	AF12 IO	
C12 IO GIRDY#	G03 IO MD50	N04 O	MA08	V02	0	CAS4# / DOM4#	AC12	Ю	HA17	AF13 IO	HA20
C13 IO GD18	G04 IO MD17		HCLK	V03		CAS6# / DOM6#			HA14	AF14 IO	
C14 IO GD22	G05 P MVCC		GND	V04		DS2#			HA03	AF15 IO	
C15 IO GD24 C16 IO GD30	G22 IO AD05 G23 IO AD04		GND GND	V05 V09		MVCC GND			HA07 BE6#	AF16 IO AF17 IO	
C16 10 GD30 C17 I SBA7	G23 10 AD04 G24 O GNT1#		GND GND	V09 V13		GND GND			BE1#	AF17 IO AF18 IO	
C17 I SBA7	G25 I REQ2#		GND	V13		GND			HD61	AF19 IO	
C19 I GRBF#	G26 O GNT2#	N14 P	GND	V22		HVCC			HD57	AF20 IO	
C20 IO GSERR#	H01 O SWEC#/MWEC#	N15 P	GND	V23		HD09	AC20	Ю	HD53	AF21 IO	HD51
C21 - Reserved	H02 IO MD16		GND			HD08			HD48	AF22 IO	
C22 IO SERR#	H03 IO MD48		TA5			HD07			HD44	AF23 IO	
C23 IO CBE2#	H04 IO MPD7		TA4			HD06 SCASC#			HD31	AF24 IO	
C24 IO AD18 C25 IO AD24	H05 P MVCC H22 IO AD06		TA3 TA0	W01 W02		SCASC# SCASB#			HD30 HD29	AF25 IO AF26 IO	
C25 IO AD24	H23 IO AD00	N26 IO		W02		SCASD# SCASA#			HD29 HD28	111 20 10	-11200
D01 IO MD22	H24 I REQ3#		MA09			MPD5	AD01				
											•



Figure 4. <u>VT82C597</u> Pin List (<u>Alphabetical</u> Order)

Pin #	Pin Name	Pin#	Pin Name	Pin#	Pin Name	Pin #	Pin Name	Pin #	Pin Names	Pin#		Pin Name
AB08 P	5VREF	L25 IO		P13	P GND		HA31		MA02	A05	IO	MD63
E21 P	5VREF	A08 IO		P14	P GND	N05 I			MA03	AA04		MPD0
D22 IO		A10 IO		P15	P GND	T23 IO			MA04	W05		MPD1
D23 IO		D11 IO	GBE2#	P16	P GND	T22 IO	HD01	R01 O	MA05	K04	Ю	MPD2
	AD02		GBE3#	P17	P GND		HD02		MA06	J04		MPD3
F23 IO		E08 I	GCLK	P18	P GND	U25 IO			MA07	Y04 W04		MPD4 MPD5
G23 IO G22 IO		B06 IO A06 IO		P22 R11	P GND P GND	U24 IO U23 IO			MA08 MA09	L04		MPD6
H22 IO			GD02	R12	P GND	V26 IO			MA10	H04		MPD7
H23 IO		D07 IO		R13	P GND	V25 IO			MA11	G05		MVCC
J23 IO		B07 IO		R14	P GND	V24 IO			MA12	H05		MVCC
K24 IO L23 IO		C06 IO C08 IO		R15	P GND	V23 IO W26 IO			MA13	J05		
M22 IO		A07 IO		R16 R22	P GND P GND		HD10 HD11		MAA0 MAA1	R05 T05		MVCC MVCC
	AD12		GD07 GD08	T11	P GND	W24 IO			MAB0	U05		MVCC
M23 IO		C09 IO		T12	P GND	W23 IO			MAB1	V05		
H26 IO		D09 IO		T13	P GND		HD14		MD00	AB06		
J24 IO	AD15 AD16	A09 IO B09 IO	GD11 GD12	T14 T15	P GND	Y26 IO Y25 IO			MD01 MD02	AB07 P05		MVCC MVREF
B23 IO A23 IO			GD12 GD13		P GND P GND		HD16 HD17		MD02 MD03	AD08		NA#
C24 IO		D10 IO		U10	P GND	Y23 IO			MD04	D20		
B24 IO	AD19	B10 IO	GD15	U13	P GND	Y22 IO	HD19	AE03 IO	MD05	D19	I	PCLK
B25 IO		E12 IO		U17	P GND	AA26 IO			MD06	L26		PGNT#
A24 IO A25 IO	AD21 AD22		GD17 GD18	V09 V13	P GND P GND	AA25 IO AA24 IO			MD07 MD08	M24 J22		PREO# PVCC
A26 IO		B13 IO		V13	P GND	AA24 IO			MD09	K22		
C25 IO		A13 IO		Y05	P GND	AB26 IO			MD10	L22		
C26 IO	AD25	D12 IO	GD21	AA05	P GND	AB25 IO	HD25	AB04 IO	MD11	L03	0	RAS0# / CS0#
	AD26		GD22	AA22	P GND	AB24 IO			MD12	L02		RAS1# / CS1#
D24 IO D26 IO	AD27 AD28	D13 IO C15 IO		AB13 AB14	P GND P GND	AB23 IO AC26 IO		AA01 IO AA03 IO	MD13 MD14	M04 L01		RAS2# / CS2# RAS3# / CS3#
E24 IO		A14 IO		AB14 AB22	P GND	AC25 IO			MD14 MD15	M03		RAS4# / CS4#
E25 IO		B15 IO		F25	O GNT0#	AC24 IO			MD16	M02		RAS5# / CS5#
E26 IO		D15 IO			O GNT1#	AC23 IO			MD17	F24		TCD Q UII
	ADS#	A15 IO		G26	O GNT2#	AD26 IO			MD18	F26		REQ1#
	GDS0# GDS1#	B16 IO C16 IO		H25 A21	O GNT3# IO GPAR	AD25 IO AE26 IO			MD19 MD20	G25 H24		REQ2# REQ3#
K05 P		A16 IO		B19	I GPIPE#	AF26 IO			MD21	C21	-	Reserved
	AHOLD		GDSEL#	C19	I GRBF#		HD36		MD22	E20	-	Reserved
F05 P	AVCC	B12 IO		A20	I GREQ#	AF25 IO			MD23	M25		RESET#
	BE0# BE1#	B21 O C12 IO			IO GSERR# IO GSTOP#	AD24 IO AE24 IO	HD38 HD39		MD24 MD25	D18 A18	I	SBA0 SBA1
	BE2#	D08 P			IO GSTOF#	AF24 IO			MD26	D17	I	SBA2
	BE3#	E06 P		E09	P GVCC	AD23 IO			MD27	B18	I	SBA3
	BE4#	E07 P		E10	P GVCC	AE23 IO			MD28	B17	I	SBA4
AB16 IO		E14 P	GND	E11	P GVCC	AF23 IO			MD29	A17	I	SBA5
	BE6# BE7#	E15 P E16 P	GND GND	E17 E18	P GVCC P GVCC	AC22 IO AD22 IO			MD30 MD31	D16 C17	Ţ	SBA6 SBA7
	BOFF#	E22 P		E19	P GVCC	AE22 IO			MD32	C18	I	SBS#
	BRDY#	J09 P	GND	E13	P GVREF	AF22 IO			MD33	W03	0	SCASA#
R23 O		J14 P	GND	T26	O GWE#	AC21 IO			MD34	W02	0	SCASB#
AD09 I T25 O	CACHE# CADS#	J18 P K10 P	GND GND		IO HA03 IO HA04	AD21 IO AE21 IO			MD35 MD36	W01 C22	O IO	
	CADV#	K14 P	GND		IO HA05	AF21 IO		AD03 IO		AF08		
V01 O	CAS0# / DQM0#	K17 P	GND	AD15	IO HA06	AB20 IO	HD52	AE02 IO	MD38		0	SRASA#
	CAS1# / DQM1#	L05 P	GND		IO HA07	AC20 IO		AE01 IO		U02		SRASB#
	CAS2# / DQM2# CAS3# / DQM3#	L11 P L12 P	GND GND		IO HA08 IO HA09	AD20 IO AE20 IO		AD02 IO AC01 IO		U01 A19		SRASC# ST0
	CAS4# / DOM4#		GND		IO HA09 IO HA10	AF20 IO		AC01 IO		B20		ST1
K02 O	CAS5# / DQM5#	L14 P	GND	AD14	IO HA11	AC19 IO	HD57	AB01 IO	MD43	D21	0	ST2
	CAS6# / DQM6#		GND		IO HA12	AD19 IO		AB03 IO		A22		STOP#
	CAS7# / DQM7# CBE0#		GND		IO HA13	AE19 IO AF19 IO		AA02 IO Y01 IO		J02 J03		SWEA# / MWEA# SWEB# / MWEB#
	CBE1#		GND GND		IO HA14 IO HA15	AC18 IO		Y03 IO		H01		SWEC# / MWEG#
	CBE2#		GND		IO HA16	AD18 IO			MD48	N25	Ю	TA0
	CBE3#		GND	AC12	IO HA17	AE18 IO			MD49			TA1
	CCS1#	M14 P			IO HA18	AF07 I			MD50			TA2
	COE1#		GND GND		IO HA19 IO HA20	AF05 I AB09 P	HLOCK#		MD51 MD52			TA3 TA4
	CVCC		GND		IO HA20 IO HA21	AB10 P	HVCC		MD53			TA5
	CVCC		GND		IO HA22	AB17 P	HVCC	D02 IO	MD54	P25	IO	TA6
	CVCC		GND		IO HA23	AB18 P			MD55			TA7
	D/C#		GND		IO HA24	AB19 P			MD56			TA8
	DEVSEL# DS0#		GND GND		IO HA25 IO HA26		HVCC HVCC		MD57 MD58			TA9 TRDY#
	DS1#		GND		IO HA27	K26 IO			MD59	P24		TWE#
V04 O	DS2#	N16 P	GND	AC11	IO HA28	AF09 O	KEN#	C04 IO	MD60			W/R#
	DS3#		GND		IO HA29		LOCK#		MD61	 		
AE06 O	IEADS#	P12 P	GND	AB12	IO HA30	AC09 IO	IM/IO#	C05 IO	MD62	<u> </u>		



PINOUTS

Figure 5. <u>VT82C597AT</u> Ball Diagram (Top View)

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A	SBA5	SBA3	GPIPE#	GREQ#	GSERR#	SBA0	MD0	MD33	MD35	MD37	MD39	MD41	MD12	MD46	MPD4	SCASC#	CAS0#	SRASC#	MAB1	MA5	MA9	MA13	RAS4#	RAS1#	CAS2#	CAS3#
В	SBA6	SBS#	GRBF#	ST1	GGNT#	GPAR	MD32	MD2	MD4	MD6	MD8	MD10	MD44	MD15	MPD1	SCASB#	CAS4#	SRASB#	MA2	MA6	MA10	MAA0	RAS3#	RAS0#	CAS6#	CAS7#
C	GD31	SBA7	SBA1	ST0	SBA2	-res-	MD1	MD34	MD36	MD38	MD40	MD42	MD13	MD47	MPD5	SCASA#	CAS5#	SRASA#	MA3	MA7	MA11	MAA1	RAS2#	SWEC#	SWEB#	SWEA#
D	GD28	GD30	GD29	GCLK	SBA4	-res-	MD3	GND	MD5	MD7	MD9	MD11	MD45	MPD0	DS0#	DS2#	CAS1#	MAB0	MA4	MA8	MA12	RAS5#	MPD7	MPD3	MPD6	MPD2
E	GD24	GD26	GDS1#	GD27	CVCC	GND	GND	ST2	MVCC	MVCC	MVCC	MD43	MD14	GND	GND	GND	MVCC	MVCC	MVCC	MVREF	5VREF	GND	MD49	MD17	MD48	MD16
F	GBE3#	GD25	GD21	GD23	GVREF	F6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	F21	CVCC	MD51	MD19	MD50	MD18
G	GD20	GD22	GBE2#	GD17	GVCC	G			Total	<u>= 472</u>	Pins		<u>Data</u>			Control			Address	Control	G	DS1#	MD53	MD21	MD52	MD20
Н	GD16	GD18	GD19	GDSEL#	GVCC	Н	<u>AGP</u>		9	10	11	12	13	14	15	16	17	18		<u>Data</u>	Н	DS3#	MD55	MD23	MD54	MD22
J	GTRDY	# GIRDY#	GFRM#	GBE1#	GVCC	J	<u>Pins</u>	J	GND		_			GND		_		GND	J	Mem	J	MVCC	MD57	MD25	MD56	MD24
K	GD13	GD15	GSTOP#	GD14	AVCC	K		K		GND	11	12	13	GND	15	16	GND		K	<u>Pins</u>	K	MVCC	MD59	MD27	MD58	MD26
L	GD9	GD12	GD11	GD10	GND	L		L	-	L	GND	GND	GND	GND	GND	GND		•	L		L	MVCC	MD61	MD29	MD60	MD28
M	GD6	GD8	GBE0#	GDS0#	GND	M		M		M	GND	GND	GND	GND	GND	GND			M		M	TA2	MD63	MD31	MD62	MD30
N	GD2	GD4	GD7	GD5	AGND	N		N	GND	GND	GND	GND	GND	GND	GND	GND			N		N	TA5	TA4	TA3	TA0	TA1
P	GD3	GD1	GD0	GNT3#	HCLK	P		P		P	GND	GND	GND	GND	GND	GND	GND	GND	P	Cache	P	GND	TA8	TWE#	TA6	TA7
R	GNT1#	REQ2#	GNT2#	REQ3#	PVCC	R		R		R	GND	GND	GND	GND	GND	GND			R		R	GND	BWE#	CCS1#	COE1#	TA9
T	LOCK#	REQ0#	GNT0#	REQ1#	PVCC	T		T		T	GND	GND	GND	GND	GND	GND		•	T		T	HD1	HD0	CADV#	CADS#	GWE#
U	AD28	AD29	AD30	AD31	PVCC	U		U		GND			GND				GND		U		\mathbf{U}	HVCC	HD5	HD4	HD3	HD2
v	AD24	AD25	AD26	AD27	PVCC	V	<u>PCI</u>	v	GND		_		GND			-		GND	v		V	HVCC	HD9	HD8	HD7	HD6
w	AD21	AD22	AD23	CBE3#	PCLK	W	<u>Pins</u>		9	10	11	12	13	14	15	16	17	18		<u>Data</u>	W	HD14	HD13	HD12	HD11	HD10
Y	AD17	AD18	AD19	AD20	GND	Y			Control			Address		<u>CPU</u>	<u>Pins</u>	Byte	Enables				Y	HD19	HD18	HD17	HD16	HD15
AA	IRDY#	FRM#	CBE2#	AD16	GND	AA6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	AA21	GND	HD23	HD22	HD21	HD20
AB	STOP#	DSEL#	TRDY#	SERR#	CVCC	PVCC	PVCC	5VREF	HVCC	HVCC	HA25	HA30	GND	GND	HA8	BE5#	HVCC	HVCC	HVCC	HD52	cvcc	GND	HD27	HD26	HD25	HD24
AC	CBE1#	PAR	AD15	AD14	AD2	PREQ#	RESET#	BRDY#	M/IO#	HA27	HA28	HA17	HA14	HA3	HA7	BE6#	BE1#	HD61	HD57	HD53	HD48	HD44	HD31	HD30	HD29	HD28
AD	AD13	AD12	AD11	AD5	AD1	PGNT#	ADS#	NA#	CACHE#	HA26	HA29	HA18	HA15	HA11	HA6	BE7#	BE2#	HD62	HD58	HD54	HD49	HD45	HD41	HD38	HD33	HD32
AE	AD10	AD9	AD7	AD4	AD0	EADS#	D/C#	BOFF#	AHOLD	HA24	HA31	HA19	HA16	HA12	HA5	HA10	BE3#	HD63	HD59	HD55	HD50	HD46	HD42	HD39	HD36	HD34
AF	AD8	CBE0#	AD6	AD3	HLOCK#	W/R#	HITM#	SMIACT#	KEN#	HA23	HA21	HA22	HA20	HA13	HA4	HA9	BE4#	BE0#	HD60	HD56	HD51	HD47	HD43	HD40	HD37	HD35



Figure 6. <u>VT82C597AT</u> Pin List (<u>Numerical</u> Order)

Pin#	Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin#		Pin Name	Pin #		Pin Names	Pin#		Pin Name
A01 I	SBA5	D02	Ю	GD30	H25	Ю	MD54		Ю	GD01	W05	I	PCLK	AD02	Ю	
A02 I	SBA3	D03		GD29	H26		MD22			GD00	W22		HD14	AD03		
A03 I	GPIPE#	D04	I	GCLK	J01	Ю	GTRDY#	P04	0	GNT3#	W23	Ю	HD13	AD04	Ю	
A04 I	GREO#	D05	I	SBA4	J02		GIRDY#	P05	I	HCLK	W24		HD12			AD01
	GSERR#	D06	-	Reserved	J03		GFRM#	P11		GND	W25		HD11	AD06		PGNT#
A06 I A07 IO	SBA0 MD00	D07 D08		MD03 GND	J04 J05		GBE1# GVCC	P12 P13	P P	GND GND	W26 Y01		HD10 AD17	AD07 AD08		ADS# NA#
A07 IO A08 IO		D08		MD05	J03		GND	P13	P		Y02	IO	AD17 AD18	AD08	I	CACHE#
	MD35	D10		MD07	J14		GND	P15			Y03	IO	AD19			HA26
	MD37	D11		MD09	J18		GND	P16	P		Y04	Ю	AD20	AD11		HA29
	MD39	D12		MD11	J22		MVCC	P17	P		Y05		GND			HA18
	MD41	D13		MD45	J23	_	MD57	P18	P	GND	Y22		HD19			HA15
	MD12	D14		MPD0	J24		MD25	P22	P		Y23		HD18	AD14		
	MD46 MPD4	D15 D16	0		J25 J26		MD56 MD24	P23 P24		TA8 TWE#	Y24 Y25		HD17 HD16	AD15 AD16		HA06
	SCASC#	D17		CAS1# / DQM1#	K01		GD13	P25		TA6	Y26		HD15	AD17		
	CAS0# / DQM0#	D18		MAB0	K02		GD15			TA7			IRDY#	AD18		
	SRASC#	D19	0	MA04	K03	Ю	GSTOP#	R01	0	GNT1#			FRAME#	AD19	Ю	HD58
	MAB1	D20		MA08	K04		GD14	R02	I	REO2#			CBE2#			HD54
	MA05	D21		MA12	K05		AVCC	R03		GNT2#			AD16			HD49
	MA09	D22		RAS5# / CS5#	K10		GND	R04		REO3#	AA05		GND			HD45
	MA13 RAS4# / CS4#	D23 D24		MPD7 MPD3	K14 K17		GND GND	R05 R11		PVCC GND	AA22 AA23		HD23	AD23 AD24	IO	
	RAS1# / CS1#	D25		MPD6	K22	P		R12		GND			HD23 HD22			HD33
	CAS2# / DQM2#	D26		MPD2	K23		MD59	R13		GND			HD21			HD32
A26 O	CAS3# / DOM3#	E01	Ю	GD24	K24	Ю	MD27	R14	P	GND	AA26	Ю	HD20	AE01	Ю	AD10
B01 I	SBA6	E02		GD26	K25		MD58	R15	P	GND			STOP#			AD09
B02 I	SBS#	E03		GDS1#	K26		MD26	R16	P	GND			DEVSEL#	AE03	IO	AD07
B03 I B04 O	GRBF# ST1	E04 E05	IO P	GD27 CVCC	L01 L02		GD09 GD12	R22 R23	P	GND BWE#			TRDY# SERR#	AE04 AE05		AD04 AD00
	GGNT#	E05	P		L02		GD12 GD11	R24		CCS1#	AB04 AB05		CVCC	AE05 AE06		EADS#
	GPAR	E07		GND	L04		GD11	R25		COE1#	AB06		PVCC	AE07		D/C#
	MD32	E08	0		L05		GND	R26		TA9	AB07		PVCC	AE08		BOFF#
	MD02	E09	P		L11		GND	T01	Ю	LOCK#	AB08		5VREF	AE09		AHOLD
	MD04	E10	P		L12		GND	T02	I	REO0#	AB09		HVCC			HA24
	MD06	E11		MVCC	L13		GND	T03		GNT0#	AB10		HVCC	AE11		
	MD08 MD10	E12 E13		MD43 MD14	L14 L15		GND GND	T04 T05	P	REQ1# PVCC	AB11		HA25 HA30			HA19 HA16
	MD44	E13		GND	L13		GND	T11		GND	AB13		GND			HA12
	MD15	E15	P		L22		MVCC	T12		GND	AB14		GND	AE15		
	MPD1	E16		GND	L23		MD61	T13		GND			HA08			HA10
	SCASB#	E17		MVCC	L24		MD29	T14		GND			BE5#	AE17		
	CAS4# / DOM4#	E18		MVCC	L25		MD60	T15		GND	AB17		HVCC	AE18		
	SRASB#	E19	P		L26		MD28	T16	P		AB18		HVCC			HD59
	MA02 MA06	E20 E21	P P		M01 M02		GD06 GD08	T22 T23		HD01 HD00			HVCC HD52	AE20 AE21		HD50
	MA10	E21		GND	M03		GBE0#	T24		CADV#	AB21		CVCC	AE22		HD30 HD46
B22 O		E23		MD49	M04		GDS0#	T25	O		AB22		GND		IO	HD42
	RAS3# / CS3#	E24	Ю	MD17	M05		GND	T26	0	GWE#	AB23	Ю	HD27	AE24		HD39
	RAS0# / CS0#	E25		MD48	M11		GND	U01	Ю				HD26	AE25		HD36
	CAS6# / DOM6#	E26		MD16	M12		GND	U02	IO				HD25			HD34
	CAS7# / DQM7# GD31	F01 F02		GBE3# GD25	M13 M14		GND GND	U03 U04	IO		AB26 AC01		HD24 CBE1#	AF01 AF02	IO IO	AD08 CBE0#
C02 I		F03		GD23	M15		GND	U05		PVCC	AC02					AD06
	SBA1			GD23	M16					GND				AF04		
C04 O	ST0	F05	P	GVREF	M22	Ю	TA2	U13	P	GND	AC04	Ю	AD14	AF05	Ι	HLOCK#
	SBA2	F22		CVCC			MD63			GND			AD02			W/R#
C06 -	Reserved			MD51			MD31	U22		HVCC			PREO#	AF07		HITM#
	MD01	F24		MD19	M25		MD62	U23		HD05 HD04			RESET#	AF08		SMIACT#
C08 IO C09 IO	MD34 MD36			MD50 MD18	M26 N01		MD30 GD02			HD04 HD03			BRDY# M/IO#			KEN# HA23
C10 IO				GD20			GD02 GD04			HD03			HA27			HA21
	MD40			GD22	N03		GD07	-		AD24			HA28			HA22
C12 IO	MD42	G03	Ю	GBE2#	N04		GD05	V02	Ю	AD25	AC12	Ю	HA17	AF13	Ю	HA20
C13 IO		G04		GD17	N05		AGND			AD26			HA14			HA13
	MD47	G05		GVCC	N09		GND			AD27			HA03			HA04
C15 IO	MPD5 SCASA#	G22 G23		DS1# MD53	N10 N11		GND GND	V05 V09		PVCC GND	AC15 AC16		HA07 RE6#	AF16 AF17		HA09
	CAS5# / DOM5#	G23		MD53 MD21	N11 N12		GND	V13		GND			BE1#			BE0#
	SRASA#			MD52	N13		GND	V13		GND			HD61			HD60
	MA03			MD20	N14		GND	V22		HVCC			HD57			HD56
C20 O	MA07	H01	Ю	GD16	N15	P	GND	V23	Ю	HD09	AC20	Ю	HD53	AF21	Ю	HD51
	MA11			GD18	N16		GND			HD08			HD48			HD47
	MAA1	H03		GD19	N22		TA5			HD07			HD44			HD43
	RAS2# / CS2#	H04		GDSEL#	N23		TA4			HD06			HD31			HD40
	SWEC# / MWEC# SWEB# / MWEB#	H05 H22		GVCC DS3#	N24 N25		TA3			AD21 AD22			HD30 HD29			HD37 HD35
	SWEA# / MWEA#	H23		MD55	N26					AD23			HD29	111 20	10	ل ل الله
	GD28			MD23			GD03			CBE3#			AD13			
						_			_			_				



Figure 7. <u>VT82C597AT</u> Pin List (<u>Alphabetical</u> Order)

Pin#	Pin Name	Pin#	Pin Name	Pin#		Pin Name	Pin#	Pin Name	Pin#		Pin Names	Pin#		Pin Name
E21 P	5VREF		O FRAME#	P13	P	GND		IO HD01	A20	Ω	MA05	D26	IO	MPD2
AB08 P	5VREF		O GBE0#	P14		GND		IO HD01 IO HD02	B20		MA06	D24		MPD3
	AD00		O GBE1#	P15		GND		IO HD03	C20		MA07	A15		MPD4
AD05 IO	AD01		O GBE2#	P16		GND		IO HD04	D20		MA08	C15		MPD5
	AD02		O GBE3#	P17	P	GND		IO HD05	A21		MA09	D25		MPD6
AF04 IO			I GCLK	P18	P	GND		IO HD06	B21		MA10	D23		MPD7
	AD04 AD05		O GD00 O GD01	P22 R11	P P	GND GND		IO HD07 IO HD08	C21 D21		MA11 MA12	E09 E10		MVCC MVCC
AF03 IO			O GD01	R12	P	GND		IO HD09	A22		MA13	E10	_	MVCC
	AD07		O GD03	R13	P	GND		IO HD10	B22		MAA0	E17		MVCC
AF01 IO			O GD04	R14		GND		IO HD11	C22		MAA1	E18		MVCC
	AD09		O GD05	R15	P	GND		IO HD12	D18		MAB0	E19		MVCC
	AD10		O GD06	R16		GND		IO HD13	A19		MAB1	J22		MVCC
AD03 IO AD02 IO			O GD07 O GD08	R22 T11	P P	GND GND		IO HD14 IO HD15	A07 C07		MD00 MD01	K22 L22		MVCC MVCC
AD02 IO			O GD08	T12		GND		IO HD15 IO HD16	B08		MD01 MD02	E20	_	MVREF
	AD14		O GD10	T13	P	GND		IO HD17	D07		MD03	AD08		NA#
AC03 IO	AD15	L03 I	O GD11	T14	P	GND	Y23	IO HD18	B09	Ю	MD04	AC02	Ю	PAR
AA04 IO			O GD12	T15	P	GND		IO HD19	D09		MD05	W05		PCLK
	AD17		O GD13	T16	P	GND		IO HD20	B10		MD06	AD06		PGNT#
Y02 IO Y03 IO			O GD14 O GD15	U10 U13	P P	GND		IO HD21 IO HD22	D10 B11		MD08	AC06		PREO# PVCC
	AD19 AD20		O GD16	U13		GND GND		IO HD22 IO HD23	B11 D11		MD08 MD09	R05 T05		PVCC
W01 IO			O GD10	V09		GND		IO HD24	B12		MD10	U05		PVCC
W02 IO			O GD18	V13	P	GND		IO HD25	D12		MD11	V05		PVCC
W03 IO	AD23	H03 I	O GD19	V18	P	GND	AB24	IO HD26	A13	Ю	MD12	AB06	P	PVCC
	AD24		O GD20	Y05		GND		IO HD27	C13		MD13	AB07		PVCC
V02 IO			(O GD21	AA05	P	GND	AC26		E13		MD14	B24		RAS0# / CS0#
V03 IO V04 IO	AD26 AD27		O GD22 O GD23	AA22 AB13	P P	GND GND	AC25 AC24	IO HD29 IO HD30	B14 E26		MD15 MD16	A24 C23		RAS1# / CS1# RAS2# / CS2#
U01 IO			O GD24	AB14		GND		IO HD31	E24		MD17	B23		RAS3# / CS3#
U02 IO			O GD25	AB22		GND		IO HD32	F26		MD18	A23		RAS4# / CS4#
U03 IO			O GD26	T03	0	GNT0#	AD25		F24		MD19	D22	0	RAS5# / CS5#
U04 IO			O GD27	R01		GNT1#		IO HD34	G26		MD20	T02		REQ0#
AD07 IO			O GD28	R03		GNT2#		IO HD35	G24		MD21	T04	I	REQ1#
	GDS0# GDS1#		O GD29 O GD30	P04 B06		GNT3# GPAR		IO HD36 IO HD37	H26 H24		MD22 MD23	R02 R04	I	REQ2# REQ3#
N05 P	AGND		O GD31	A03	I	GPIPE#		IO HD38	J26		MD24	C06		Reserved
AE09 O			O GDSEL#	B03	I	GRBF#		IO HD39	J24		MD25	D06	-	Reserved
K05 P		J03 I	O GFRM#	A04	I	GREQ#	AF24	IO HD40	K26	Ю	MD26	AC07	I	RESET#
	BE0#		O GGNT#	A05		GSERR#		IO HD41	K24		MD27	A06	I	SBA0
	BE1#		O GIRDY#	K03		GSTOP#		IO HD42	L26		MD28	C03	I	SBA1
AD17 IO AE17 IO	BE2# BE3#		P GND P GND	J01 G05		GTRDY# GVCC		IO HD43 IO HD44	L24 M26		MD29 MD30	C05 A02	Ţ	SBA2 SBA3
AF17 IO			P GND	H05		GVCC		IO HD45	M24		MD31	D05	Ĭ	SBA4
AB16 IO			P GND	J05		GVCC		IO HD46	B07		MD32	A01	I	SBA5
	BE6#		P GND	F05		GVREF		IO HD47	A08		MD33	B01		SBA6
	BE7#		P GND	T26		GWE#		IO HD48	C08		MD34	C02	I	SBA7
AE08 O	BOFF# BRDY#		P GND P GND	AC14 AF15	IO	HA03		IO HD49 IO HD50	A09 C09		MD35 MD36	B02 C16	O	SBS#
AC08 IO R23 O	BWE#		P GND P GND	AE15	IO	HA04 HA05		IO HD50 IO HD51	A10		MD36 MD37	B16	0	SCASA# SCASB#
AD09 I	CACHE#		P GND			HA06		IO HD52	C10		MD38	A16		SCASC#
T25 O	CADS#	K10	P GND			HA07	AC20	IO HD53	A11	Ю	MD39	AB04	Ю	SERR#
T24 O			P GND			HA08		IO HD54	C11		MD40	AF08	I	SMIACT#
	CAS0# / DQM0#		P GND	AF16				IO HD55	A12		MD41	C18		SRASA#
	CAS1# / DQM1# CAS2# / DQM2#		P GND P GND	AE16 AD14				IO HD56 IO HD57			MD42 MD43	A18		SRASB# SRASC#
	CAS2# / DQM2# CAS3# / DQM3#		P GND	AE14				IO HD57 IO HD58			MD44	C04		STO
	CAS4# / DQM4#		P GND	AF14			AE19	IO HD59			MD45	B04		ST1
C17 O	CAS5# / DQM5#	L14	P GND	AC13	IO	HA14	AF19	IO HD60	A14	Ю	MD46	E08		ST2
	CAS6# / DOM6#		P GND			HA15		IO HD61			MD47	AB01		STOP#
	CAS7# / DQM7#		P GND			HA16		IO HD62			MD48	C26		SWEA# / MWEA#
	CBE0# CBE1#		P GND P GND	AC12 AD12				IO HD63 I HITM#			MD49 MD50	C25 C24		SWEB# / MWEB# SWEC# / MWEC#
	CBE2#		P GND	AE12				I HLOCK#	F23		MD50			TA0
	CBE3#		P GND	AF13				P HVCC			MD52	N26		
R24 O	CCS1#	M14	P GND	AF11	IO	HA21		P HVCC	G23	Ю	MD53	M22	IO	TA2
	COE1#		P GND	AF12				P HVCC			MD54			TA3
	CVCC		P GND	AF10				P HVCC			MD55			TA4
	CVCC CVCC		P GND P GND	AE10 AB11				P HVCC P HVCC	J25 J23		MD56 MD57	N22 P25		TA5 TA6
	CVCC		P GND			HA26		P HVCC			MD58			TA7
	D/C#		P GND	AC10	IO	HA27		IO IRDY#			MD59			TA8
AB02 IO	DEVSEL#	N13	P GND	AC11	IO	HA28	AF09	O KEN#	L25	Ю	MD60	R26	IO	TA9
	DS0#		P GND	AD11				IO LOCK#	L23		MD61			TRDY#
	DS1#		P GND			HA30		IO M/IO#			MD62	P24		TWE#
	DS2# DS3#		P GND P GND	AE11 P05		HA31 HCLK		O MA02 O MA03			MD63 MPD0	Aruo	Ю	W/R#
AE06 O			P GND			HD00		O MA04			MPD1	1		
			. 0									-		



Table 1. VT82C597 / VT82C597AT Pin Descriptions

				CPU Interface
Signal Name	597 Pin #	597AT Pin #	<u>I/O</u>	Signal Description
ADS#	AD7	AD7	В	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle to
				initiate a command
M/IO#	AC9	AC9	В	Memory / IO Command Indicator
W/R#	AF6	AF6	В	Write / Read Command Indicator
D/C#	AE7	AE7	В	Data / Control Command Indicator
BRDY#	AC8	AC8	В	Bus Ready. The VT82C597 asserts BRDY# to indicate to the CPU that data is available on reads or has been received on writes.
EADS#	AE6	AE6	О	External Address Strobe. Asserted by the VT82C597 to inquire the L1 cache when serving PCI master accesses to main memory.
KEN# / INV	AF9	AF9	0	Cache Enable / Invalidate. KEN# / INV functions as both the KEN# signal during CPU read cycles and the INV signal during L1 cache snoop cycles.
HITM#	AF7	AF7	I	Hit Modified. Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	AF5	AF5	I	Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
CACHE#	AD9	AD9	I	Cacheable Indicator. Asserted by the CPU during a read cycle to indicate the CPU can perform a burst line fill. Asserted by the CPU during a write cycle to indicate that the CPU will perform a burst write-back cycle.
AHOLD	AE9	AE9	О	Address Hold. The VT82C597 asserts AHOLD when a PCI master is accessing main memory. AHOLD is held for the duration of the PCI burst transfer.
NA#	AD8	AD8	О	Next Address Indicator.
BOFF#	AE8	AE8	О	Back Off. Asserted by the VT82C597 when required to terminate a CPU cycle that was in progress.
SMIACT#	AF8	AF8	I	System Management Interrupt Active. This is asserted by the CPU when it is in system management mode as a result of SMI.
BE[7:0]#	AD16,	AD16,	В	Byte Enables. The CPU byte enables indicate which byte lane the current
	AC16,	AC16,		CPU cycle is accessing.
	AB16,	AB16,		
	AF17,	AF17,		
	AE17,	AE17,		
	AD17,	AD17,		
	AC17,	AC17,		
	AF18	AF18		
HA[31:3]	(see	(see	В	Host Address Bus. HA[31:3] connect to the address bus of the host CPU.
	pinout	pinout		During CPU cycles HA[31:3] are inputs. These signals are driven by the
	tables)	tables)		VT82C597 during cache snooping operations.
HD[63:0]	(see	(see	В	Host CPU Data. These signals are connected to the CPU data bus.
	pinout	pinout		
	tables)	tables)		


Note: Clocking of the CPU and cache interfaces is performed with HCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.



				Cache Control
Signal Name	<u>597 Pin #</u>	597AT Pin #	<u>I/O</u>	Signal Description
CADS#	T25	T25	О	Cache Address Strobe. Assertion causes the burst SRAM to load the
				address register from address pins. Connected to all cache SRAMs.
CADV#	T24	T24	О	Cache Advance. Assertion causes the burst SRAM to advance to the next
				Quadword in the cache line. Connected to all cache SRAMs.
COE1#	R25	R25	О	Cache Output Enable. Typically connected to all cache SRAMs.
CCS1#	R24	R24	О	Cache Chip Select. Typically connected to all cache SRAMs.
TA[9:0]	R26, P23,	R26, P23,	В	Tag Address. TA0-9 are inputs during CPU accesses and outputs during
	P26, P25,	P26, P25,		L2 cache line fills and L2 line invalidates during inquire cycles.
	N22, N23,	N22, N23,		
	N24, M26,	N24, M26,		
	N26, N25	N26, N25		
TWE#	P24	P24	О	Tag Write Enable. When asserted, new state and tag addresses are
				written into the external tag. Connected to all cache SRAMs.
GWE#	T26	T26	О	Global Write Enable. Connected to all cache SRAMs.
BWE#	R23	R23	О	Byte Write Enable. Connected to all cache SRAMs.

Note: Only Pipeline Burst SRAMs are supported for cache.

Note: The VT82C597 pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement. For PCB layouts that require different component placements from that shown below (i.e., for component placements that don't allow optimal layouts using the VT82C597), the VT82C597AT alternate pinout is available.





			DF	RAM Interface
Signal Name	597 Pin #		<u>I/O</u>	Signal Description
MD[63:0]	(see pinout tables)	(see pinout tables)	В	Memory Data. These signals are connected to the DRAM data bus. Note: MD0 is internally pulled up for use in EDO memory type detection.
MPD[7:0]	H4, L4, W4, Y4, J4, K4, W5, AA4	D23, D25, C15, A15, D24, D26, B15, D14	В	DRAM ECC or EC Data
MA[13:2], MAA[1:0], MAB[1:0]	N2, N1, P3, P2, P1, N4, R3, R2, R1, P4, T3, T2, M1, N3, T1, R4	A22, D21, C21, B21, A21, D20, C20, B20, A20, D19, C19, B19, C22, B22, A19, D18	O	Memory Address. DRAM address lines.
RAS#[5:0] / CS#[5:0]	M2, M3, L1, M4, L2, L3	D22, A23, B23, C23, A24, B24	О	Multifunction Pins 1. FPG/EDO DRAM: Row Address Strobe of each bank. 2. Synchronous DRAM: Chip select of each bank.
CAS#[7:0] / DQM#[7:0]	J1, V3, K2, V2, K3, T4, K1, V1	B26, B25, C17, B17, A26, A25, D17, A17	0	Multifunction Pins 1. FPG/EDO DRAM: Column Address Strobe of each byte lane. 2. Synchronous DRAM: Data mask of each byte lane.
SRASA#, SRASB#, SRASC#	U3, U2, U1	C18, B18, A18	0	Row Address Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2).
SCASA#, SCASB#, SCASC#	W3, W2, W1	C16, B16, A16	0	Column Address Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2).
SWEA# / MWEA#, SWEB# / MWEB#, SWEC# / MWEC#	J2, J3, H1	C26, C25, C24	0	Write Enable Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). Multifunction pins, used as MWE# pins for FPG/EDO memory. "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2).
DS[3:0]#	E4, V4, F4, U4	H22, D16, G22, D15	0	SDRAM-II Data Strobes. Every 16 data bits share one common data strobe. I.e., DS0# corresponds to MD[15:0], DS1# corresponds to MD[31:16], etc.

Note: Clocking of the memory subsystem is synchronous with the CPU clock (HCLK); see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.



	PCI Bus Interface					
Signal Name	<u>597 Pin #</u>	597AT Pin #	<u>I/O</u>	Signal Description		
FRAME#	L25	AA2	В	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.		
AD[31:0]	(see pinout tables)	(see pinout tables)	В	Address/Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.		
CBE[3:0]#	B26, C23, J25, K23	W4, AA3, AC1, AF2	В	Command/Byte Enable. Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.		
IRDY#	K26	AA1	В	Initiator Ready. Asserted when the initiator is ready for data transfer.		
TRDY#	K25	AB3	В	Target Ready. Asserted when the target is ready for data transfer.		
STOP#	A22	AB1	В	Stop. Asserted by the target to request the master to stop the current transaction.		
DEVSEL#	J26	AB2	В	Device Select. This signal is driven by the VT82C597 when a PCI initiator is attempting to access main memory. It is an input when the VT82C597 is acting as a PCI initiator.		
PAR	D20	AC2	В	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].		
SERR#	C22	AB4	В	System Error. VT82C597 will pulse this signal when it detects a system error condition.		
LOCK#	B22	T1	В	Lock. Used to establish, maintain, and release resource lock.		
PREQ#	M24	AC6	I	PCI Request. This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus.		
PGNT#	L26	AD6	О	PCI Grant. This signal driven by the VT82C597 to grant PCI access to the South Bridge.		
REQ[3:0]#	H24, G25, F26, F24	R4, R2, T4, T2	I	Request. PCI master requests for PCI.		
GNT[3:0]#	H25, G26, G24, F25	P4, R3, R1, T3	О	Grant. Permission is given to the master to use PCI.		

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.



				AGP Bus Interface	
Signal Name	<u>597 Pin #</u>	597AT Pin #	<u>I/O</u>	Signal Description	
GFRM#	B12	J3	В	Frame (PCI transactions only). Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.	
GDS0#	В8	M4	В	Bus Strobe 0 (AGP transactions only). Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.	
GDS1#	D14	E3	В	Bus Strobe 1 (AGP transactions only). Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.	
GD[31:0]	(see pinout tables)	(see pinout tables)	В	Address/Data Bus. The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.	
GBE[3:0]#	B14, D11, A10, A8	F1, G3, J4, M3	В	Command/Byte Enable. AGP: These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master. PCI: Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.	
GIRDY#	C12	J2	В	Initiator Ready AGP: For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers. PCI: Asserted when the initiator is ready for data transfer.	
GTRDY#	A11	J1	В	Target Ready: AGP: Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions. PCI: Asserted when the target is ready for data transfer.	
GSTOP#	C11	K3	В	Stop (PCI transactions only). Asserted by the target to request the master to stop the current transaction.	
GDSEL#	B11	Н4	В	Device Select (PCI transactions only). This signal is driven by the VT82C597 when a PCI initiator is attempting to access main memory. It is an input when the VT82C597 is acting as PCI initiator. Not used for AGP cycles.	

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock input pins. Note: PCB Layout Guidelines (reference from AGP specification)

- 1. Total motherboard trace length 10" max, trace impedance = 65 ohms \pm 15 ohms, minimize signal crosstalk
- 2. Trace lengths within groups matched to within 2 inches or better

Groups are:

- a. GDS0#, GD15-0, GBE1-0#
- b. GDS1#, GD31-16, GBE3-2#
- c. SBS#, SBA7-0
- 3. Ground isolation should be provided around GDS0# and GDS1# to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).



is being returned to the master (graphics controller). 1001 Indicates that previously requested high priority read data is being returned to the master. 1010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 1011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (Arbiter must not issue. May be defined in the future). 101 Reserved. (Arbiter must not issue. May be defined in the future). 110 Reserved. (Arbiter must not issue. May be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by			A	GP B	Bus Interface (continued)
Controller) to indicate that a full-width request is to be enqueued by the target (VT82C597). The master enqueues one request each rising edge of GCLK while PIPE# is asserted. When PIPE# is deasserted no new requests are enqueued across the AD bus. Common	Signal Name	597 Pin #	597AT Pin #	<u>I/O</u>	Signal Description
controller) is ready to accept previously requested low priority read data or not. When RBF# is asserted, the VT82C597 will not return low priority read data to the master. SBA[7:0] C17, D16, A1, D5, B18, D17, A2, C5, A18, D18 C3, A6 SBS# C18 B2 I Sideband Address (AGP only). Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C597). These pins are ignored until enabled. ST[2:0] D21, B20, A19 C4 Sideband Strobe (AGP only), Provides timing for SBA[7:0] and is driven by the master. STatus (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. O01 Indicates that previously requested low priority read data is being returned to the master. O10 Indicates that previously requested low priority write data for a previously enqueued write command. O11 Indicates that the master is to provide low priority write data for a previously enqueued write command. O11 Indicates that the master is to provide high priority write data for a previously enqueued write command. O12 Reserved. (Arbiter must not issue. May be defined in the future). O13 Reserved. (Arbiter must not issue. May be defined in the future). I11 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting by asserting GFRM#. ST[2:0] are always outputs from the VT82C597 and inputs to the master. GREQ# A20 A4 I Request. Master request for AGP. GPAR A21 B6 B Parity. A single parity bit is provided over GD[31:0] and GBE[3:0]. System Error. VT82C597 will pulse this signal when it detects a system error condition.	GPIPE#	B19	A3	Ι	controller) to indicate that a full-width request is to be enqueued by the target (VT82C597). The master enqueues one request each rising edge of GCLK while PIPE# is asserted. When PIPE# is deasserted no new
A17, B17, A1, D5, B18, D17, A2, C5, A18, D18 C18 B2 I Sideband Strobe (AGP only). Provides timing for SBA[7:0] and is driven by the master. ST[2:0] D21, B20, A19 C4 SIatus (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. O00 Indicates that previously requested low priority read or flush data is being returned to the master. O10 Indicates that previously requested high priority write data for a previously enqueued write command. O11 Indicates that the master is to provide high priority write data for a previously enqueued write command. O12 Reserved. (Arbiter must not issue. May be defined in the future). O13 Reserved. (Arbiter must not issue. May be defined in the future). O14 Reserved. (Arbiter must not issue. May be defined in the future). O15 Reserved. (Arbiter must not issue. May be defined in the future). O16 Reserved. (Arbiter must not issue. May be defined in the future). O17 Reserved. (Arbiter must not issue. May be defined in the future). O18 Reserved. (Arbiter must not issue. May be defined in the future). O19 Reserved. (Arbiter must not issue. May be defined in the future). O19 Reserved. (Arbiter must not issue. May be defined in the future). O10 Reserved. (Arbiter must not issue. May be defined in the future). O11 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C597 and inputs to the master. GREQ# A20 A4 I Request. Master request for AGP. GRAR B21 B6 B Parity. A single parity bit is provided over GD[31:0] and GBE[3:0]. System Error. VT82C597 will pulse this signal when it detects a system error condition.	GRBF#	C19	В3	Ι	controller) is ready to accept previously requested low priority read data or not. When RBF# is asserted, the VT82C597 will not return low priority
Sideband Strobe (AGP only). Provides timing for SBA[7:0] and is driven by the master.	SBA[7:0]	A17, B17, B18, D17,	A1, D5, A2, C5,	I	address and command information from the master (graphics controller) to
D21, B20, A19 C4 C4 C4 C4 C4 C5 C5 C5	SBS#			I	, , , , , , , , , , , , , , , , , , ,
GGNT# B21 B5 O Grant. Permission is given to the master to use AGP. GPAR A21 B6 B Parity. A single parity bit is provided over GD[31:0] and GBE[3:0]. GSERR# C20 A5 B System Error. VT82C597 will pulse this signal when it detects a system error condition. -reserved- C21 C6 - Reserved. Do not connect. Reserved for future use.		A19	C4		 Status (AGP only). Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted. 000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller). 001 Indicates that previously requested high priority read data is being returned to the master. 010 Indicates that the master is to provide low priority write data for a previously enqueued write command. 011 Indicates that the master is to provide high priority write data for a previously enqueued write command. 100 Reserved. (Arbiter must not issue. May be defined in the future). 101 Reserved. (Arbiter must not issue. May be defined in the future). 110 Reserved. (Arbiter must not issue. May be defined in the future). 111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C597 and inputs to the master.
GPAR A21 B6 B Parity. A single parity bit is provided over GD[31:0] and GBE[3:0]. GSERR# C20 A5 B System Error. VT82C597 will pulse this signal when it detects a system error condition. -reserved- C21 C6 - Reserved. Do not connect. Reserved for future use.		A20		I	Request. Master request for AGP.
GSERR# C20 A5 B System Error. VT82C597 will pulse this signal when it detects a system error condition. -reserved- C21 C6 - Reserved. Do not connect. Reserved for future use.	GGNT#	B21	B5	Ο	
					System Error. VT82C597 will pulse this signal when it detects a system
-reserved- E20 D6 - Reserved. Do not connect. Reserved for future use.	-reserved-	C21	C6	-	Reserved. Do not connect. Reserved for future use.
	-reserved-	E20	D6	_	Reserved. Do not connect. Reserved for future use.

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: PIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the 82C597 has an internal pullup on RBF# to maintain it in the de-asserted state in case it is not implemented on the master device.



	Clock / Reset Control					
Signal Name	<u>597 Pin #</u>	<u>597AT Pin #</u>	<u>I/O</u>	Signal Description		
HCLK	N5	P5	I	Host Clock. This pin receives a buffered host clock. This clock is used by all of the VT82C597 logic that is in the host CPU and memory clock domains. This should be the same clock net that is delivered to the CPU.		
GCLK / GND	E8	D4	I	AGP Clock. This pin is provided for test purposes and should be connected to ground.		
PCLK	D19	W5	I	connected to ground. PCI Clock. This pin receives a buffered divided-by-2 host clock. This clock is used by all of the VT82C597 logic that is in the PCI clock domain. This clock input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with HCLK with an HCLK:PCLK frequency ratio of 2:1. Typical Clock Frequency Combinations Mode Host Clock AGP Clock PCI Clock 2x 60 MHz 30 MHz		
RESET#	M25	AC7	I	Reset. When asserted, this signal resets the VT82C597 and sets all register bits to the default value. This signal also connects to the PCI bus, to the AGP bus, and (through an inverter) to the ISA bus (if implemented).		



			Po	wer and Ground
Signal Name	597 Pin #	597AT Pin #	<u>I/O</u>	Signal Description
CVCC	E5, F22, AB5, AB21	E5, F22, AB5, AB21	P	Power for internal logic $(3.3V \pm 5\%)$.
HVCC	U22, V22, AB9, AB10, AB17, AB18, AB19	U22, V22, AB9, AB10, AB17, AB18, AB19	P	Power for CPU interface (2.5V to 3.3V ±5%).
MVCC	G5, H5, J5, R5, T5, U5, V5, AB6, AB7	E9, E10, E11, E17, E18, E19, J22, K22, L22	P	Power for Memory interface (3.3V ±5%).
PVCC	J22, K22, L22	R5, T5, U5, V5, AB6, AB7	P	Power for PCI interface (3.3V ±5%).
GVCC	E9, E10, E11, E17, E18, E19	G5, H5, J5	P	Power for AGP interface (3.3V ±5%).
AVCC	F5	K5	P	Analog Power (3.3V ±5%). For internal clock logic.
AGND	K5	N5	P	Analog Ground. For internal clock logic. Connect to main ground plane.
GND	D8, E6-E7, E14-E16, E22, J9, J14, J18, K10, K14, K17, L5, L11-L16, M5, M11-M16, N9-N16, P11-P18, P22, R11-R16, R22, T11-T16, U10, U13, U17, V9, V13, V18, Y5, AA5, AA22, AB13, AB14, AB22	D8, E6-E7, E14-E16, E22, J9, J14, J18, K10, K14, K17, L5, L11-L16, M5, M11-M16, N9-N16, P11-P18, P22, R11-R16, R22, T11-T16, U10, U13, U17, V9, V13, V18, Y5, AA5, AA22, AB13, AB14, AB22	P	Ground
5VREF	E21, AB8	E21, AB8	P	5V Reference (5V ±5%). Used to provide 5V input tolerance.
GVREF	E13	F5	P	AGP Voltage Reference. 0.39 GVCC to 0.41 GVCC. Typical value is 1.32V (0.40 times 3.3V). This can be provided with a resistive divider on GVCC using 270 ohm and 180 ohm (2%) resistors.
MVREF	P5	E20	P	DRAM Voltage Reference. 1.5V for SDRAM, 1.0V for SDRAM-II (±5%)



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT82C597. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 2. VT82C597 Registers

VT82C597 Device 0 Registers - Host Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	0597	RO
5-4	Command	0006	RW
7-6	Status	0290	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	00	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	_
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	0000 0008	RW
14-27	-reserved- (base address registers)	00	_
28-2F	-reserved- (unassigned)	00	_
33-30	-reserved- (expan ROM base addr)	00	_
37-34	Capability Pointer	0000 00A0	RO
34-3B	-reserved- (unassigned)	00	_
3C-3D	-reserved- (interrupt line & pin)	00	_
3E-3F	-reserved- (min gnt and max latency)	00	_

Device-Specific Registers

Offset	Cache Control	<u>Default</u>	Acc
50	Cache Control 1	00	RW
51	Cache Control 2	00	RW
52	Non-Cacheable Control	00	RW
53	System Performance Control	00	RW
55-54	Non-Cacheable Region #1	0000	RW
57-56	Non-Cacheable Region #2	0000	RW

Offset	DRAM Control	<u>Default</u>	Acc
59-58	MA Map Type	0000	RW
5A-5F	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[29:22])	01	RW
5B	Bank 1 Ending (HA[29:22])	01	RW
5C	Bank 2 Ending (HA[29:22])	01	RW
5D	Bank 3 Ending (HA[29:22])	01	RW
5E	Bank 4 Ending (HA[29:22])	01	RW
5F	Bank 5 Ending (HA[29:22])	01	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0,1	EC	RW
65	DRAM Timing for Banks 2,3	EC	RW
66	DRAM Timing for Banks 4,5	EC	RW
67	-reserved- (unassigned)	00	RW
68	DRAM Control	00	RW
69	-reserved- (unassigned)	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	01	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

Offset	PCI Bus Control	<u>Default</u>	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78-7D	-reserved-	00	—
7E	DLL Test Mode (do not program)	00	RW
7F	DLL4 Test Mode (do not program)	00	RW
80-FF	-reserved-	00	_

Offset	GART/TLB Control	<u>Default</u>	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved- (unassigned)	00	
8B-88	Gr. Aperture Translation Table Base	0000 0000	RW
8C-8F	-reserved- (unassigned)	00	

Offset	AGP Control	<u>Default</u>	Acc
A0	AGP ID	02	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	10	RO
A3	-reserved- (unassigned)	00	—
A7-A4	AGP Status	0700 0203	RO
AB-A8	AGP Command	0000 0000	$\mathbf{R}\mathbf{W}$
AC-AE	-reserved- (unassigned)	00	_
AF	AGP Control	00	RW



VT82C597 Device 1 - PCI-to-PCI Bridge

Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8597	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
Α	Sub Class Code	04	RO
В	Base Class Code	06	RO
C	-reserved- (cache line size)	00	_
D	Latency Timer	00	RW
Е	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved- (base address registers)	00	_
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved- (secondary latency timer)	00	_
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-3D	-reserved- (unassigned)	00	_
3F-3E	PCI-to-PCI Bridge Control	00	RW

Device-Specific Registers

Offset	PCI Bus #2 Control	Default	Acc
40	CPU-to-PCI Flow Control 1	00	RW
41	CPU-to-PCI Flow Control 2	00	RW
42	PCI Master Control	00	RW
43-4F	-reserved- (unassigned)	00	_

Configuration Space I/O

All registers in the VT82C597 (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CFB-CF8 - Configuration AddressRW							
31	Configuration Space Enable						
	0 Disabled default						
	1 Convert configuration data port writes to						
	configuration cycles on the PCI bus						
30-24	Reserved always reads 0						
23-16	PCI Bus Number						
	Used to choose a specific PCI bus in the system						
15-11	Device Number						
	Used to choose a specific device in the system						
	(devices 0 and 1 are defined for the VT82C597)						
10-8	Function Number						
	Used to choose a specific function if the selected						
	device supports multiple functions (only function 0 is						
	defined for the VT82C597).						
7-2	Register Number (also called the "Offset")						
	Used to select a specific DWORD in the VT82C597						
	configuration space						
1-0	Fixed always reads 0						

Port CFF-CFC - Configuration Data.....RW

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.



Register Descriptions

Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and device number equal to zero.

Device (0 Offs	et 1-0 - Vendor IDRO
15-0		ode (reads 1106h to identify VIA Technologies)
Device (et 3-2 - Device IDRO
15-0	ID C	ode (reads 0597h to identify the VT82C597)
Device	0 Offs	et 5-4 - CommandRW
15-10		
9	Fast	Back-to-Back Cycle EnableRW
	0	Fast back-to-back transactions only allowed to
		the same agentdefault
	1	Fast back-to-back transactions allowed to
		different agents
8		R# EnableRO
	0	SERR# driver disableddefault
	1	SERR# driver enabled
_		R# is used to report parity errors if bit-6 is set).
7		ress / Data SteppingRO
	0	Device never does steppingdefault
	1	Device always does stepping
6		y Error ResponseRW
	0	Ignore parity errors & continuedefault
_	1	Take normal action on detected parity errors
5		Palette SnoopRO
	0	Treat palette accesses normallydefault
4	1 M an-	Don't respond to palette accesses on PCI bus
4	()	ory Write and Invalidate CommandRO Bus masters must use Mem Writedefault
	1	Bus masters may generate Mem Write & Inval
3	_	ial Cycle MonitoringRO
3	opec.	Does not monitor special cyclesdefault
	1	Monitors special cycles
2	-	MasterRO
2	0	Never behaves as a bus master
	1	Can behave as a bus masterdefault
1	-	ory SpaceRO
-	0	Does not respond to memory space
	1	Responds to memory spacedefault
0		spaceRO
v	0	Does not respond to I/O spacedefault
	1	Responds to I/O space

<u>Device</u>	<u> 0 Offset 7-6 - Status RWC</u>
15	Detected Parity Error
	0 No parity error detected default
	1 Error detected in either address or data phase.
	This bit is set even if error response is disabled
	(command register bit-6)write one to clear
14	Signaled System Error (SERR# Asserted)
	always reads 0
13	Signaled Master Abort
	0 No abort received default
	1 Transaction aborted by the master
	write one to clear
12	Received Target Abort
	0 No abort receiveddefault
	1 Transaction aborted by the target
	write 1 to clear
11	Signaled Target Abortalways reads 0
	0 Target Abort never signaled
10-9	DEVSEL# Timing
	00 Fast
	01 Mediumalways reads 01
	10 Slow
	11 Reserved
8	Data Parity Error Detected
	0 No data parity error detected
	1 Error detected in data phase. Set only if error
	response enabled via command bit-6 = 1 and
	VT82C597 was initiator of the operation in
-	which the error occurredwrite one to clear
7	Fast Back-to-Back Capablealways reads 1 Reservedalways reads 0
6 5	
4	66MHz Capable always reads 0 Supports New Capability list always reads 1
3-0	Reservedalways reads 1
3-0	Reservedarways reads 0
Device	0 Offset 8 - Revision IDRO
7-0	VT82C597 Chip Revision Code
	00 First Silicon (Revision "A")
	01 Production Silicon (Revision "B")
Dania	0 Office to Ducamenting Intenfere
	0 Offset 9 - Programming InterfaceRO
7-0	Interface Identifieralways reads 00
Device	0 Offset A - Sub Class CodeRO
7-0	Sub Class Codereads 00 to indicate Host Bridge
, 0	Sub Glubs Godereads of to maleute 1105t Bridge
Device	0 Offset B - Base Class CodeRO
7-0	Base Class Code reads 06 to indicate Bridge Device
D	O OCC. A D. I - A The control of
	0 Offset D - Latency TimerRW
Specifie	es the latency timer value in PCI bus clocks.
7-3	Guaranteed Time Slice for CPUdefault=0
2-0	Reserved (fixed granularity of 8 clks) .always reads 0
	Bits 2-1 are writeable but read 0 for PCI specification
	compatibility. The programmed value may be read

back in Offset 75 bits 5-4 (PCI Arbitration 1).



Note:

Device 0 Host Bridge Header Registers (continued)

Device (0 Off	set E	C - H	eade	er Ty	vpe	•••••	•••••	• • • • • • • • • • • • • • • • • • • •	.RO
7-0									0: single fund	
									<u>(1)</u>	
7									apported funct	
6	Star	t Te	st						but writes ign	
5-4	Rese								always rea	
3-0	Resp	pons	e Co	de		= 0	test o	comp	oleted success	fully
Device (Off	set 1	3-1 0	- G	raph	ics A	A per	ture	Base	RW
31-28	Upp	er P	rogi	amr	nabl	e Ba	se A	ddre	ess Bits d	ef=0
27-20									ess Bits d	
	Thes	se b	its	beha	ve a	as i	f ha	rdwi	red to 0 if	the
	corre	espoi	ndin	g G	raphi	ics 1	Aper	ture	Size register	bit
	(Dev	vice	1 Of	fset 8	34h)	is 0.	_		_	
	27	26	25	24	23	22	21	20	(This Regis	ter)
	<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	0	(Gr Aper S	ize)
	RW	RW	RW	RW	RW	RW	RW	RW	1 M	
	RW	RW	RW	RW	RW	RW	RW	0	2M	
	RW	RW	RW	RW	RW	RW	0	0	4M	
	RW	RW	RW	RW	RW	0	0	0	8M	
	RW	RW	RW	RW	0	0	0	0	16M	
	RW	RW	RW	0	0	0	0	0	32M	
	RW	RW	0	0	0	0	0	0	64M	
	RW	0	0	0	0	0	0	0	128M	
	0	0	0	0	0	0	0	0	256M	
19-0	Rese	erve	d					al	lways reads 00	8000

register are prefetchable.

Device 0 Offset 37-34 - Capability Pointer.....RO

The locations in the address range defined by this

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointeralways reads A0h



Device 0 Configuration Registers - Host Bridge

This group of registers is pointed to by the value in offset 34.

Cache Control

Device 0 Offset 50 - Cache Control 1.....RW Cache Enable / Initialize 00 Cache disabledefault 01 Cache Initialize - always does L2 fill 10 Cache enable (normal operation) 11 Reserved (do not use) Linear Burst 5 0 Disabledefault 1 Enable 4-3 Tag Configuration 00 8+0 - 8 Tag bits, no alt (dirty) bit.....default 01 7+1 - 7 Tag bits + alternate (dirty) bit 10 10+0 - 10 Tag bits, no alternate (dirty) bit 11 9+1 - 9 Tag bits + alternate (dirty) bit 2-0 Reservedalways read 0 Device 0 Offset 51 - Cache Control 2.....RW Reserved (no function).....RW 5 **Backoff CPU** Set to one to backoff CPU when non-streaming access to fill L2 cache. Used when register 52h bit-2 is set for "L2 fill when CACHE# is inactive". This bit should normally be set to 0 for best performance, but performance differences are typically not significantly noticeable at the system level. 0 Defer ready return until L2 is filled......default 1 Backoff CPU until L2 is filled 4 Reservedalways reads 0 3 **SRAM Banks**......(default set from inverse of HA29) 1 Bank 1 2 Banks Reserved always reads 0 **Cache Size** (bit-0 default set from inverse of HA31) 00 256K 01 512K 10 1M

Table 3. COAST Module Detection

Pins HA28-31 have internal <u>pull-ups</u> (external pull-downs may be used to change the default value read on reset) and TA8 has an internal <u>pull-down</u> (an external pull-up may be used to change the default value). The bits affected are:

Rx51[0] = Cache Size bit-0 = not HA31

Rx51[1] = Cache Size bit-1 = reset to 0 (no 1M/2M detect)

Rx51[3] = SRAM Banks = not HA29 (inverted HA29)

11 2M



6 D0000-DFFFF Cach 5 E0000-EFFFF Cach 4 F0000-FFFFF Cach 3 Reserved	eable & Write-Protect def=0 eable & Write-Protect def=0 eable & Write-Protect def=0 eable & Write-Protect def=0 		As not of the series of the se	Address - A<28:16>ted below, the base address region size. (Region Size) Disable	default=0 must be a multiple default ust be 0)
even if the C CACHE# de- significantly in	vided that L2 cache is enabled), CPU does a read cycle with -asserted. Setting this bit inproves performance always reads 0		100 101 110 111	512K (Base Address A16-18 1M (Base Address A16-19 r 2M (Base Address A16-20 r 4M (Base Address A16-21 r	8 must be 0) must be 0) must be 0) must be 0)
0 L2 Write Thru/Writ	e-Back			<u>et 57-56 - Non-Cacheable Ro</u>	
0 Write-Back 1 Write-Thru	default	15-3	As not	Address MSBs - A<28:16> ted below, the base address region size.	
Device 0 Offset 53 - System P	Performance ControlRW	2-0		e (Region Size)	
7 Read Around Write		- 0	000	Disable	default
0 Disable	default		001		
1 Enable			010	128K (Base Address A16 m	ust be 0)
6 Cache Read Pipeline	e Cycle			256K (Base Address A16-17	*
	default			512K (Base Address A16-18	<i>'</i>
1 Enable				1M (Base Address A16-19 r	· · · · · · · · · · · · · · · · · · ·
5 Cache Write Pipelin	e Cycle			2M (Base Address A16-20 r	
0 Disable	default			4M (Base Address A16-21 r	,
1 Enable				(=	
4 DRAM Read Pipelin	ne Cycle				
	default				
3-0 Reserved	always reads 0				



DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies 82C597 BIOS porting guide for details).

Table 4. System Memory Map

Space Start	Size	Address Range	Comment		
DOS 0	640K	00000000-0009FFFF	Cacheable		
VGA 640K	128K	000A0000-000BFFFF	Used for SMM		
BIOS 768K	16K	000C0000-000C3FFF	Shadow Ctrl 1		
BIOS 784K	16K	000C4000-000C7FFF	Shadow Ctrl 1		
BIOS 800K	16K	000C8000-000CBFFF	Shadow Ctrl 1		
BIOS 816K	16K	000CC000-000CFFFF	Shadow Ctrl 1		
BIOS 832K	16K	000D0000-000D3FFF	Shadow Ctrl 2		
BIOS 848K	16K	000D4000-000D7FFF	Shadow Ctrl 2		
BIOS 864K	16K	000D8000-000DBFFF	Shadow Ctrl 2		
BIOS 880K	16K	000DC000-000DFFFF	Shadow Ctrl 2		
BIOS 896K	64K	000E0000-000EFFFF	Shadow Ctrl 3		
BIOS 960K	64K	000F0000-000FFFFF	Shadow Ctrl 3		
Sys 1MB	_	00100000-DRAM Top	Can have hole		
Bus D Top		DRAM Top-FFFEFFF			
Init 4G-64K	64K	FFFEFFFF-FFFFFFFF	000 Fxxxx alias		
Device 0 Offset 59-58 - DRAM MA Map TypeRW					

15-13 Bank 5/4 MA Map Type (EDO/FPG)

000	8-bit	Column	Address	

001 9-bit Column Addres	001	9-bit	Column	Address
-------------------------	-----	-------	--------	---------

010 10-bit Column Address	default
---------------------------	---------

011 11-bit Column Address

100 12-bit Column Address (64Mb)

101 Reserved

11x Reserved

Bank 5/4 MA Map Type (SDRAM)

0xx	16Mbit SDRAM	default
1xx	64Mbit SDRAM	

.....always reads 0

Bank 1/0 MA Map Type (see above)

Reserved always reads 0

3-1 Bank 3/2 MA Map Type (see above)

Reserved always reads 0

Device 0 Offset 5A-5F - DRAM Row Ending Address:

All of the registers in this group default to 01h:

Device	0 Offset 60 -	DRAM Type RW
7-6	Reserved	always reads 0
5-4	DRAM Ty	e for Bank 5/4
	00 Fast	Page Mode DRAM (FPG) default
	01 EDO	DRAM (EDO)
	10 SDR	AM Double Data Rate (DDR SDRAM-II)
	11 SDR	AM Single Data Rate (SDR SDRAM)
3-2	DRAM Ty	e for Bank 3/2default=FPG

Table 5. Memory Address Mapping Table

1-0 DRAM Type for Bank 1/0.....default=FPG

EDO/FP DRAM

_															
MA:	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
8-bit Col		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits
(000)							10	9	8	7	6	5	4	3	Col Bits
9-bit Col		<u>24</u>	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits
(001)						11	10	9	8	7	6	5	4	3	Col Bits
10-bit Col		<u>25</u>	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(010)					22	11	10	9	8	7	6	5	4	3	Col Bits
11-bit Col		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(011)				24	22	11	10	9	8	7	6	5	4	3	Col Bits
12-bit Col		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits
(100)			26	24	22	11	10	9	8	7	6	5	4	3	Col Bits

SDRAM

MA:	<u>13</u>	<u>12</u>	11	<u>10</u>	9	8	7	<u>6</u>	<u>5</u>	4	<u>3</u>	2	1	0	
16Mb (0xx)			11	22	21	20	19	18	17	16	15	14	13	12	Row Bits
			11	PC	24	23	10	9	8	7	6	5	4	3	Col Bits
64Mb (1xx)	25	13	12	22	21	20	19	18	17	16	15	14	24	23	x4: 10 col
(Rev A)	25	13	12	PC	26	11	10	9	8	7	6	5	4	3	x8: 9 col
64Mb (1xx)	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col
(Rev B	24	13	12	PC	26	25	10	9	8	7	6	5	4	3	x8: 9 col
Production															x16: 8 col
Silicon)															x32: 8 col

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank supported x8: 12x9 4bank, 13x9 2bank supported 13x8 2bank x16: 12x8 4bank, supported

x32: 11x8 4bank, 2bank (2Mx32) not supported



Device	0 Offse	et 61 - Shadow RAM Control 1RW
7-6	CC00	00h-CFFFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
5-4	C800	0h-CBFFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
3-2	C400	0h-C7FFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
1-0		0h-C3FFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
Device	0 Offs	et 62 - Shadow RAM Control 2RW
Device 7-6		00h-DFFFFh
		·
	DC00	00h-DFFFFh
	DC0 0	00h-DFFFFh Read/write disabledefault
7-6	00 01	00h-DFFFFh Read/write disabledefault Write enable
	00 01 10 11 D800	Oth-DFFFFh Read/write disable
7-6	00 01 10 11	Oth-DFFFFh Read/write disable
7-6	00 01 10 11 D800 00	Oth-DFFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable
7-6	00 01 10 11 D800 00 01 10	Oth-DFFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable
7-6 5-4	00 01 10 11 D800 00 01 10	Oth-DFFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write enable
7-6	DC00 00 01 10 11 D800 00 01 10 11 D400	Oth-DFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read/write enable Read/write enable Oth-D7FFFh
7-6 5-4	00 01 10 11 D800 00 01 10 11 D400	Oth-DFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write enable Oth-DFFFh Read/write disable default
7-6 5-4	DC00 00 01 10 11 D800 00 01 10 11 D400 00 01	Oth-DFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read/write enable Read/write enable Oth-D7FFFh Read/write disable default Write enable Oth-D7FFFh Read/write disable default Write enable
7-6 5-4	DC00 00 01 10 11 D800 00 01 10 11 D400 00 01 11 10 11	Oth-DFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write enable Oth-D7FFFh Read/write disable default Write enable Read/write disable default Write enable Read/write disable default Read/write enable Read enable
7-6 5-4 3-2	DC00 00 01 10 11 D800 01 10 11 D400 01 10 11 10 11	Oth-DFFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write enable Oth-D7FFFh Read/write disable default Write enable Read/write disable default Read/write disable Read/write enable Read/write enable Read enable Read/write enable
7-6 5-4	DC00 00 01 10 11 D800 00 01 10 11 D400 01 11 D000	Oth-DFFFh Read/write disable default Write enable Read enable Read/write enable Oth-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write enable Oth-D7FFFh Read/write disable default Write enable Read/write disable default Write enable Read/write disable default Write enable Read/write enable Read/write enable Read/write enable Read/write enable
7-6 5-4 3-2	00 01 10 11 D800 00 01 11 D400 01 11 D0000	Read/write disable default Write enable Read enable Read/write enable Oh-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write disable default Write enable Read/write enable Oh-D7FFFh Read/write disable default Write enable Read/write disable default Write enable Read/write enable Read/write disable default Read/write enable Read/write enable Oh-D3FFFh Read/write disable default
7-6 5-4 3-2	00 01 11 D800 00 01 11 D400 01 11 D000 00	Read/write disable default Write enable Read enable Read/write enable Oh-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write disable default Write enable Read/write enable Oh-D7FFFh Read/write disable default Write enable Read/write disable default Write enable Read/write enable Read/write disable default Write enable Read/write disable default Write enable
7-6 5-4 3-2	00 01 10 11 D800 00 01 11 D400 01 11 D0000	Read/write disable default Write enable Read enable Read/write enable Oh-DBFFFh Read/write disable default Write enable Read enable Read enable Read/write disable default Write enable Read/write enable Oh-D7FFFh Read/write disable default Write enable Read/write disable default Write enable Read/write enable Read/write disable default Read/write enable Read/write enable Oh-D3FFFh Read/write disable default

Device	0 Offse	et 63 - Shadow RAM Control 3RW
7-6		Oh-EFFFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
5-4	F000	Oh-FFFFFh
	00	Read/write disabledefault
	01	Write enable
	10	Read enable
	11	Read/write enable
3-2	Mem	ory Hole
	00	Nonedefault
	01	512K-640K
	10	15M-16M (1M)
	11	14M-16M (2M)
1-0	SMI	Mapping Control
	00	Disable SMI Address Redirection default
	01	Allow access to DRAM Axxxx-Bxxxx
	10	
		(30000-4FFFFh is automatically set to
		noncachable)
	11	Allow SMI Axxxx-Bxxxx DRAM access
	Note:	The A0000-BFFFF address range is reserved
		se by VGA controllers for system access to the
		frame buffer. Since frame buffer accesses are
	norma	ally directed to the system VGA controller (with

Note: The A0000-BFFFF address range is reserved for use by VGA controllers for system access to the VGA frame buffer. Since frame buffer accesses are normally directed to the system VGA controller (with its separate memory subsystem), system DRAM locations in the A0000-BFFFF range would normally be unused. Setting the above bits appropriately allows this block of system memory to be used by directing Axxxx-Bxxxx accesses (in System Management Mode) to corresponding memory addresses in system DRAM instead of directing those accesses to the PCI bus for VGA frame buffer access.



Device 0 Offset 64 - DRAM Timing for Banks 0,1RW

Device 0 Offset 65 - DRAM Timing for Banks 2,3RW

Device 0 Offset 66 - DRAM Timing for Banks 4,5RW

FPG/	EDO Settings	s for Registers 64-66
7	RAS Prech	arge Time
	0 3T	
	1 4T	default
6	RAS Pulse	Width
	0 4T	
	1 5T	default
5-4	CAS Read	Pulse Width
	00 1T	
	01 2T	
	10 3T	default
	11 4T	
	Note: EDO) will not automatically reduce the CAS
	pulse width	. For EDO type DRAMs, use 00 if CAS
	width $= 1$ is	to be used.
3	CAS Write	Pulse Width
	0 1T	
	1 2T	default
2	MA-to-CA	S Delay
	0 1T	·
	1 2T	default
1	RAS to MA	A Delay
	0 1T	default
	1 2T	
0	Reserved	always reads 0

SDRA	M Settings for Registers 64-66
7	Precharge Command to Active Command Period
	0 Trp = 2T
	1 $TRP = 3T$ default
6	Active Command to Precharge Command Period
	0 Tras = 5T
	1 Tras = $6T$ default
5-4	CAS Latency
	SDRAM SDRAM-II
	00 1T n/a
	01 2T n/a
	10 3T 2T, 2.5Tdefault
	11 n/a 3T
3	DDR Write Enable (SDRAM-II Only)
	0 Disabledefault
	1 Enable
2	ACTIVE Command to CMD Command Period
	0 2T
	1 3Tdefault
1-0	Bank Interleave
	00 No Interleave default
	01 2-way
	10 4-way
	11 Reserved



Device	0 Offset 68 - DRAM ControlRW	Device	0 Offset 6C - SDRAM ControlRW
7	SDRAM Open Page Control	7-5	Reserved always reads 0
	0 Always precharge SDRAM banks when	4	DDR Write-to-Read Turnaround
	accessing EDO/FPG DRAMsdefault		0 1T Turnaround (i.e., 3T from Write command
	1 SDRAM banks remain active when accessing		to Read command)default
	EDO/FPG banks †		1 2T Turnaround
6	Bank Page Control	3	Single RW Burst Stop Command
	0 Allow only pages of the same bank active def		0 Disabledefault
	1 Allow pages of different banks to be active †		1 Enable BST command to SDRAM to allow
5	EDO Pipeline Burst Rate		fast single-cycle pipeline
	0 X-2-2-2-2-2default	2-0	SDRAM Operation Mode Select
	1 X-2-2-2 -3 -2-2-2		000 Normal SDRAM Modedefault
4	DRAM Data Latch Delay (EDO/FPG only)		001 NOP Command Enable
	0 Latch DRAM data at CCLK rising edge def		010 All-Banks-Precharge Command Enable
	1 Delay latch of DRAM data by ½ clock		(CPU-to-DRAM cycles are converted
3	EDO Test Mode		to All-Banks-Precharge commands).
	0 Disabledefault		011 MSR Enable
	1 Enable		CPU-to-DRAM cycles are converted to
2	Burst Refresh		commands and the commands are driven on
	0 Disabledefault		MA[13:0]. The BIOS selects an appropriate
	1 Enable (burst 4 times)		host address for each row of memory such that
1	MCACHE Enable default set from TA8 pin		the right commands are generated on
	0 Disable		MA[13:0].
	1 Enable		100 CBR Cycle Enable (if this code is selected,
0	Reserved always reads 0		CAS-before-RAS refresh is used; if it is not
Note: N	AD0 is internally pulled up for EDO detection.		selected, RAS-Only refresh is used)
Note. I	and is internally puned up for LDO detection.		101 Reserved
Device	0 Offset 6A - Refresh CounterRW		11x Reserved
7-0	Refresh Counter (in units of 16 CPUCLKs)	Dania	0 Offices (D. DDAM Duine Comments DW
	00 DRAM Refresh Disableddefault		0 Offset 6D - DRAM Drive StrengthRW
	01 32 CPUCLKs		Reserved always reads 0
	02 48 CPUCLKs	3	SDRAM Command Drive (SRAS#, SCAS#, SWE#)
	03 64 CPUCLKs		0 16mAdefault
	04 80 CPUCLKs		1 24mA
	05 96 CPUCLKs	2	MA[2:13] / WE# Drive
	•••		0 16mAdefault
	The programmed value is the desired number of 16-		1 24mA
	CPUCLK units minus one.	1	CAS# Drive
			0 8 mAdefault
	Note: Only CBR refresh is supported		1 12 mA
Davida	0 Offset CD DDAM Ambituation Control DW	0	RAS# Drive
	0 Offset 6B - DRAM Arbitration ControlRW		0 16mAdefault
7-6	Arbitration Parking Policy		1 24mA
	00 Park at last bus ownerdefault		
	01 Park at CPU side		
	10 Park at AGP side	† Note:	For SDRAM, Rx68[6], Rx68[7], and Rx6B[0] should
	11 Reserved		programmed to 1 and the bank interleave bits in Rx64-
5-1	Reserved always reads 0	-	1-0) should be set to either 2-way or 4-way interleave.
0	Multi-Page Open		er combinations are for test purposes only.
	0 Disable (page registers marked invalid and no	An oult	of conformations are for test purposes only.
	page register update which causes non page-		
	mode operation)		
	1 Enable (see note † at right)default		



1

Device <u>0 Offset 6E - ECC ControlRW</u> ECC / ECMode Select 0 ECC Checking and Reportingdefault 1 ECC Checking, Reporting, and Correcting 6 always reads 0 5 **Enable SERR# on ECC / EC Multi-Bit Error** Don't assert SERR# for multi-bit errors..... def Assert SERR# for multi-bit errors **Enable SERR# on ECC / EC Single-Bit Error** 0 Don't assert SERR# for single-bit errors..... def Assert SERR# for single-bit errors 3 Reserved always reads 0 2 ECC / EC Enable - Bank 5/4 (DIMM 2) 0 Disable (no ECC or EC for banks 5/4)...default 1 Enable (ECC or EC per bit-7)

- 1 Enable (ECC or EC per bit-7) ECC / EC Enable - Bank 1/0 (DIMM 0)
 - 0 Disable (no ECC or EC for banks 1/0)...default

0 Disable (no ECC or EC for banks 3/2)...default

1 Enable (ECC or EC per bit-7)

ECC / EC Enable - Bank 3/2 (DIMM 1)

Error checking / correction may be enabled bank-pair by bank-pair by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

<u>Bit-7</u>	Bits 2-0	<u>RMW</u>	Error Checking	Error Correction
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

Device <u>0 Offset 6F - ECC Status......RWC</u>

- Multi-bit (ECC) Error Detected... write of '1' resets
- 6-4 Multi-bit (ECC) Error DRAM Bank default=0 Encoded value of the bank with the multi-bit error.
- 3 Single-bit (Parity) Error Detected write of '1' resets
- 2-0 Single-bit (Parity) Error DRAM Bank default=0 Encoded value of the bank with the single-bit error.



PCI Bus #1 Control

These registers are normally programmed once at system initialization time.

Device	e 0 Offset 70 - PCI Buffer Control	RW
7	CPU to PCI Post-Write	
	0 Disable	default
	1 Enable	
6	PCI Master to DRAM Post-Write	
	0 Disable	default
	1 Enable	
5	PCI Master to DRAM Prefetch	
	0 Disable	default
	1 Enable	
4	Reserved	RW
3-1	Reserved	always reads 0
0	Delay Transaction Optimization	
	0 Disable	default
	1 Enable	

Device (Offs	et 71 - CPU to PCI Flow Control 1RW
7	Dyna	amic Burst
	0	Disabledefault
	1	Enable (see note under bit-3 below)
6	Byte	Merge
	0	Disabledefault
	1	Enable
5	Rese	rvedRW
4	PCI 1	I/O Cycle Post Write
	0	Disabledefault
	1	Enable
3	PCI 1	Burst
	0	Disabledefault
	1	Enable (bit7=1 will override this option)
<u>bit-7</u>	<u>bit-3</u>	<u>Operation</u>
0	0	Every write goes into the write buffer and no
		PCI burst operations occur.
0	1	If the write transaction is a burst transaction,
		the information goes into the write buffer and
		burst transfers are later performed on the PCI
		bus. If the transaction is not a burst, PCI write
		occurs immediately (after a write buffer flush).
1	X	Every write transaction goes to the write
		buffer; burstable transactions will then burst
		on the PCI bus and non-burstable won't. This
_	_ ~-	is the normal setting.
2		Fast Back-to-Back Write
	0	Disabledefault
	1	Enable
1		k Frame Generation Disable default
	0	
•	1	Enable
0		nit State PCI Cycles
	0	Disable default
	1	Enable

.....always reads 0



Device	0 Offset 72 - CPU to PCI Flow Control 2RW	Device 0 Offset 73 - PCI Master Control 1RV			
7	Retry Status over 16 / 64 Times	7	Reservedalways reads 0		
	0 No retry occurreddefault	6	PCI Master 1-Wait-State Write		
	1 Retry occurredwrite 1 to clear		0 Zero wait state TRDY# response default		
6	Retry Timeout Action		1 One wait state TRDY# response		
	0 Retry Forever (record status only)default	5	PCI Master 1-Wait-State Read		
	1 Flush buffer for write or return all 1s for read		0 Zero wait state TRDY# response default		
5-4	Retry Count and Retry Backoff		1 One wait state TRDY# response		
	00 Retry 2 timesdefault	4	Reserved always reads 0		
	01 Retry 16 times	3	Assert STOP# after PCI Master Write Timeout		
	10 Retry 4 times		0 Disabledefault		
	11 Retry 64 times		1 Enable		
3	Clear Failed Data and Continue Retry	2	Assert STOP# after PCI Master Read Timeout		
	0 Flush the entire post-write bufferdefault		0 Disabledefault		
	1 When data is posting and master (or target)		1 Enable		
	abort fails, pop the failed data if any, and keep	1	LOCK# Function		
	posting		0 Disabledefault		
2	CPU Backoff on PCI Read Retry Failure		1 Enable		
	0 Disabledefault	0	PCI Master Broken Timer Enable		
	1 Backoff CPU when reading data from PCI and		0 Disabledefault		
	retry fails		1 Enable. Force into arbitration when there is no		
1	Reduce 1T for FRAME# Generation		FRAME# 16 PCICLK's after the grant.		
	0 Disabledefault	ъ.	A ORC ARA DOLLA A CLA LA DIVI		
	1 Enable		e 0 Offset 74 - PCI Master Control 2RW		
0	Reduce 1T for CPU Read PCI Slave	7	PCI Master Read Prefetch by Enhance Command		
	0 Disabledefault		0 Always Prefetchdefault		
	1 Enable (bypass TRDY# to LRDY#)		1 Prefetch only if Enhance command		
		6	PCI Master Write Merge		
			0 Disabledefault		
			1 Enable		

5-0 Reserved



Device (Offset 75 - PCI Arbitration 1RW
7	Arbitration Mechanism
	0 PCI has prioritydefault
	1 Fair arbitration between PCI and CPU
6	Arbitration Mode
	0 REQ-based (arbitrate at end of REQ#)default
	1 Frame-based (arbitrate at end of each
	FRAME#)
5-4	Latency Timerread only, reads Rx0D bits 2:1
3-0	PCI Master Bus Time-Out
	(force into arbitration after a period of time)
	0000 Disabledefault
	0001 1x32 PCICLKs
	0010 2x32 PCICLKs
	0011 3x32 PCICLKs
	0100 4x32 PCICLKs
	1111 15x32 PCICLKs
	TITI ISAGE FOREIKS
Device (O Offset 76 - PCI Arbitration 2RW
7	Master Priority Rotation Enable
	0 Disable (arbitration per Rx75 bit-7)default
	1 Enable (arbitration per bits 5-4 of this register)
	(gives the CPU higher priority than either of
	the mechanisms defined by Rx75 bit-7). Note:
	Always set this bit to 1.
6	CPU Latency Timer Bit-0RO
	0 CPU has at least 1 PCLK time slot when CPU
	has PCI bus
	1 CPU has no time slot
5-4	Master Priority Rotation Control
	00 Disabled (arbitration per Rx75 bit-7)default
	01 Grant to CPU after every PCI master grant
	10 Grant to CPU after every 2 PCI master grants
	11 Grant to CPU after every 3 PCI master grants
	With setting 01, the CPU will always be granted
	access after the current bus master completes, no
	matter how many PCI masters are requesting. With
	setting 10, if other PCI masters are requesting during
	the current PCI master grant, the highest priority
	master will get the bus after the current master
	completes, but the CPU will be guaranteed to get the
	bus after that master completes. With setting 11, if
	other PCI masters are requesting, the highest priority
	will get the bus next, then the next highest priority
	will get the bus, then the CPU will get the bus. In
	other words, with the above settings, even if multiple
	PCI masters are continuously requesting the bus, the
	CPU is guaranteed to get access after every master
	grant (01), after every other master grant (10) or after
	every third master grant (11).
3-0	Reserved always reads 0

Device	0 Offset 77 - Chip Test Mode	RW
7-6	Reserved (no function)	always reads (
5-0	Reserved (do not use)	default=0
Device	0 Offset 7E – DLL Test Mode	RW
7-6	Reserved (status)	RC
5-3	Reserved (do not use)	default=0
2-0	Reserved (no function)	default=0
Device	0 Offset 7F – DLL4 Test Mode	RW
7-0	Reserved (do not use)	default=0



GART / Graphics Aperture Control

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C597.

This scheme is shown in the figure below.




Figure 8. Graphics Aperture Address Translation

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the 82C597 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.



Device	0 Offset 83-80 - GART/TLB ControlRW	Device 0 Offset 84 - Graphics Aperture SizeRW
31-16	Reserved always reads 0	7-0 Graphics Aperture Size
15-8	Reserved (test mode status)RO	11111111 1M
	· ·	11111110 2M
7	Flush Page TLB	11111100 4M
	0 Disabledefault	11111000 8M
	1 Enable	11110000 16M
		11100000 32M
6-4	Reserved always reads 0	11000000 64M
		10000000 128M
3	PCI#1 Master Address Translation for GA Access	00000000 256M
	0 Addresses generated by PCI #1 Master	3-0 Reserved always reads 0
	accesses of the Graphics Aperture <u>will not</u> be translateddefault	Offset 8B-88 - GA Translation Table BaseRW
	1 PCI #1 Master GA addresses will be translated	31-12 Graphics Aperture Translation Table Base.
2	PCI#2 Master Address Translation for GA Access	Pointer to the base of the translation table in system
	0 Addresses generated by PCI #2 Master	memory used to map addresses in the aperture range
	accesses of the Graphics Aperture will not be	(the pointer to the base of the "Directory" table).
	translateddefault	11-2 Reservedalways reads 0
	1 PCI #2 Master GA addresses will be translated	1 Graphics Aperture Enable
1	CPU Address Translation for GA Access	0 Disabledefault
	0 Addresses generated by CPU accesses of the	1 Enable
	Graphics Aperture will not be translated def	Note: To disable the Graphics Aperture, set this bit
	1 CPU GA addresses will be translated	to 0 and set all bits of the Graphics Aperture Size to
0	AGP Address Translation for GA Access	0. To enable the Graphics Aperture, set this bit to 1
	0 Addresses generated by AGP accesses of the	and program the Graphics Aperture Size to the
	Graphics Aperture will not be translated def	desired aperture size.
	1 AGP GA addresses will be translated	0 Translation Table Noncachable
Note: I	For any master access to the Graphics Aperture range,	0 Cachable
snoop w	rill not be performed.	1 Non-cachable

Note: Setting this bit will make the address range programmed in bits 31-12 of this register noncachable to L1/L2 with the following bits masked per the Graphics Aperture Size (offset

84 described above):

Address bit 17 masked if Size bit-7 = 0Address bit 16 masked if Size bit-6 = 0

Address bit 15 masked if Size bit-5 = 0

Address bit 14 masked if Size bit-4 = 0

Address bit 13 masked if Size bit-3 = 0

Address bit 12 masked if Size bit-2 = 0

Address bit 11 masked if Size bit-1 = 0

Address bit 10 masked if Size bit-0 = 0

Note: If TLB miss, the TLB table is fetched by the address:

Gr Ap Trans Table Base [31:12] + A[27:22], A[21:12], 2'b00



AGP Control

Device	<u> 0 Offset A3-A0 - AGP Capability IdentifierRO</u>	•
31-24	Reserved always reads 00)
23-20	Major Specification Revision always reads 0001	
	Major revision # of AGP spec device conforms to	
19-16	Minor Specification Revision always reads 0000)
	Minor revision # of AGP spec device conforms to	
15-8	Pointer to Next Item always reads 00 (last item))
7-0	AGP ID (always reads 02 to indicate it is AGP))
Device	O Offset A7-A4 - AGP StatusRO)
31-24	Maximum AGP Requests always reads 07	,
	Max # of AGP requests the device can manage (8)	
23-10	Reservedalways reads 0s	;
9	Supports SideBand Addressing always reads 1	
8-2	Reservedalways reads 0s	;
1	2X Rate Supported always reads 1	
0	1X Rate Supported always reads 1	
Device		
	O Offset AB-A8 - AGP CommandRW	
	O Offset AB-A8 - AGP CommandRW Request Depth (reserved for target)always reads 0s	-
31-24	O Offset AB-A8 - AGP CommandRW Request Depth (reserved for target)always reads 0s Reservedalways reads 0s	-
31-24 23-10	O Offset AB-A8 - AGP CommandRW Request Depth (reserved for target)always reads 0s	- 3
31-24 23-10	O Offset AB-A8 - AGP Command	- 3
31-24 23-10	O Offset AB-A8 - AGP Command	- 3
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved	<u>.</u>
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved always reads 0s SideBand Addressing Enable 0 Disable default 1 Enable AGP Enable 0 Disable default 1 Enable	· · · · · · · · · · · · · · · · · · ·
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved always reads 0s SideBand Addressing Enable 0 Disable default 1 Enable AGP Enable 0 Disable default	· · · · · · · · · · · · · · · · · · ·
31-24 23-10 9	Request Depth (reserved for target)always reads 0s Reserved always reads 0s SideBand Addressing Enable 0 Disable default 1 Enable AGP Enable 0 Disable default 1 Enable	· · · · · · · · · · · · · · · · · · ·
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0s Reserved	<u>.</u> :
31-24 23-10 9 8	Request Depth (reserved for target) always reads 0s Reserved	<u>.</u> :
31-24 23-10 9 8	Request Depth (reserved for target)always reads 0s Reserved	t t
31-24 23-10 9 8 7-2 1	Request Depth (reserved for target)always reads 0s Reserved	t t

Device	0 Offset AC - AGP ControlRW
7-3	Reserved always reads 0s
2	LPR In-Order Access (Force Fence)
	0 Fence/Flush functions not guaranteed. AGP
	read requests (low/normal priority and high
	priority) may be executed before previously
	issued write requestsdefault
	1 Force all requests to be executed in order
	(automatically enables Fence/Flush functions).
	Low (i.e., normal) priority AGP read requests
	will never be executed before previously
	issued writes. High priority AGP read requests
	may still be executed prior to previously issued
	write requests as required.
1	Reserved (always write 0) R/W, default=0
0	Fast Response for Low Priority Read
	0 Wait for data of entire transaction is received
	before grant is generateddefault
	1 Generate grant immediately after first block of
	data is received



Device 1 Header Registers - PCI-to-PCI Bridge Device 1 Offset 7-6 - Status (Primary Bus)......RWC Detected Parity Erroralways reads 0 15 All registers are located in PCI configuration space. They 14 Signaled System Error (SERR#)...... always reads 0 should be programmed using PCI configuration mechanism 1 13 **Signaled Master Abort** through CF8 / CFC with bus number of 0 and function number No abort receiveddefault equal to 0 and device number equal to one. Transaction aborted by the master with Device 1 Offset 1-0 - Vendor IDRO Master-Abort (except Special Cycles) write 1 to clear **15-0 ID Code** (reads 1106h to identify VIA Technologies) **Received Target Abort** Device 1 Offset 3-2 - Device ID.....RO 0 No abort receiveddefault 15-0 ID Code (reads 8597h to identify the VT82C597 Transaction aborted by the target with Target-PCI-to-PCI Bridge device) Abort write 1 to clear Signaled Target Abort.....always reads 0 Device 1 Offset 5-4 - Command.....RW 10-9 DEVSEL# Timing 15-10 Reserved always reads 0 00 Fast Fast Back-to-Back Cycle EnableRO 01 Medium.....always reads 01 Fast back-to-back transactions only allowed to 10 Slow the same agentdefault 11 Reserved Fast back-to-back transactions allowed to Data Parity Error Detectedalways reads 0 different agents Fast Back-to-Back Capablealways reads 0 SERR# Enable RO 6 User Definable Features.....always reads 0 0 SERR# driver disableddefault 5 66MHz Capablealways reads 1 SERR# driver enabled 4 Supports New Capability list.....always reads 0 (SERR# is used to report parity errors if bit-6 is set). 3-0always reads 0 Reserved Address / Data SteppingRO Device 1 Offset 8 - Revision IDRO 0 Device never does stepping.....default VT82C597 Chip Revision Code (00=First Silicon) 1 Device always does stepping 6 Parity Error ResponseRW Device 1 Offset 9 - Programming Interface.....RO 0 Ignore parity errors & continuedefault This register is defined in different ways for each Base/Sub-Take normal action on detected parity errors Class Code value and is undefined for this type of device. 5 VGA Palette SnoopRO Treat palette accesses normally.....default Don't respond to palette writes on PCI bus Device 1 Offset A - Sub Class Code.....RO (10-bit decode of I/O addresses 3C6-3C9 hex) Memory Write and Invalidate Command......RO Sub Class Code .reads 04 to indicate PCI-PCI Bridge 0 Bus masters must use Mem Writedefault Device 1 Offset B - Base Class Code.....RO Bus masters may generate Mem Write & Inval Base Class Code.. reads 06 to indicate Bridge Device Special Cycle MonitoringRO 0 Does not monitor special cyclesdefault Device 1 Offset D - Latency TimerRO 1 Monitors special cyclesalways reads 0 Reserved 2 Bus MasterRW 0 Never behaves as a bus master Device 1 Offset E - Header TypeRO Enable to operate as a bus master on the Header Type Code.....reads 01: PCI-PCI Bridge primary interface on behalf of a master on the secondary interfacedefault Device 1 Offset F - Built In Self Test (BIST)RO 1 Memory Space.....RW **BIST Supported**..... reads 0: no supported functions 0 Does not respond to memory space 6 **Start Test** write 1 to start but writes ignored Enable memory space accessdefault 5-4 Reservedalways reads 0 I/O SpaceRW **Response Code** 0 = test completed successfully Does not respond to I/O space Enable I/O space accessdefault



Device 1 Offset 18 - Primary Bus NumberRW	Device 1 Offset 1F-1E - Secondary StatusRO
7-0 Primary Bus Number	15-0 Reservedalways reads 0000
Device 1 Offset 19 - Secondary Bus NumberRW	Device 1 Offset 21-20 - Memory BaseRW
7-0 Secondary Bus Number	15-4 Memory Base AD[31:20] default = 0FFFh
Note: PCI#2 must use these bits to convert Type 1 to Type 0.	3-0 Reserved always reads 0
Device 1 Offset 1A - Subordinate Bus NumberRW	Device 1 Offset 23-22 - Memory Limit (Inclusive)RW
7-0 Primary Bus Number	15-4 Memory Limit AD[31:20] default = 0
Note: PCI#2 must use these bits to decide if Type 1 to Type 1	3-0 Reserved always reads 0
command passing is allowed.	Device 1 Offset 25-24 - Prefetchable Memory Base RW
	15-4 Prefetchable Memory Base AD[31:20] def = 0FFFh
	3-0 Reserved always reads 0
Device 1 Offset 1C - I/O BaseRW	Device 1 Offset 27-26 - Prefetchable Memory Limit RW
7-4 I/O Base AD[15:12] default = 1111b	15-4 Prefetchable Memory Limit AD[31:20]
3-0 I/O Addressing Capability default = 0	default = 0
Davis 1 Offset 1D. I/O I imit	3-0 Reserved always reads 0
Device 1 Offset 1D - I/O LimitRW 7-4 I/O Limit AD[15:12]	Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control RW
3-0 I/O Addressing Capability	15-4 Reservedalways reads 0
3-0 1/O Addressing Capability default = 0	3 VGA-Present on AGP
	0 Forward VGA accesses to PCI Bus #1 default
	1 Forward VGA accesses to PCI Bus #2 / AGP
	Note: VGA addresses are memory A0000-BFFFFh
	and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-
	3DFh (10-bit decode). "Mono" text mode uses
	B0000-B7FFFh and "Color" Text Mode uses B8000-
	BFFFFh. Graphics modes use Axxxxh. Mono VGA
	uses I/O addresses 3Bx-3Cxh and Color VGA uses
	3Cx-3Dxh. If an MDA is present, a VGA will not
	use the 3Bxh I/O addresses and B0000-B7FFFh
	memory space; if not, the VGA will use those
	addresses to emulate MDA modes.
	2 Block / Forward ISA I/O Addresses 0 Forward all I/O accesses to the AGP bus if
	they are in the range defined by the I/O Base
	and I/O Limit registers (device 1 offset 1C-1D)
	and 1/O Emili registers (device i offset re-1D)
	1 Do not forward I/O accesses to the AGP bus
	that are in the 100-3FFh address range even if
	they are in the range defined by the I/O Base
	and I/O Limit registers.

1-0 Reservedalways reads 0



Device 1 Configuration Registers - PCI-to-PCI Bridge

PCI Bus #2 Control

<u>Device 1 Offset 40 - CPU-to-PCI #2 Flow Control 1..RW</u>

7	CPU	-PCI	#2.	Post	Write

- 0 Disabledefault
- 1 Enable

6 CPU-PCI #2 Dynamic Burst

- 0 Disabledefault
- 1 Enable

5 CPU-PCI #2 One Wait State Burst Write

- 0 Disabledefault
- 1 Enable

4-3 Reserveddefault = 0

2 MDA Present on PCI #2

- 0 Forward MDA accesses to AGP.....default
- 1 Forward MDA accesses to PCI #1

Note: Forward despite IO / Memory Base / Limit Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers. Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).

Table 6. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	<u>VGA</u>	MDA	Axxxx,	<u>B0000</u>	3Cx,	
<u>VGA</u>	MDA	<u>is</u>	is	B8xxx	-B7FFF	<u>3Dx</u>	<u>3Bx</u>
Pres.	Pres.	<u>on</u>	<u>on</u>	Access	Access	<u>I/O</u>	<u>I/O</u>
Λ		PCI	PCI	PCI	PCI	PCI	PCI
U	-	rCi	I CI	1 C1	1 C1	1 C1	I CI
1	0		AGP	AGP			AGP

<u>Device</u>	1 Offset 41 - CPU-to-PCI #2 Flow Control 2 RW
7	Retry Status
	0 No retry occurreddefault
	1 Retry Occurred (write 1 to clear)
7	Retry Timeout Action
	0 No action taken except to record status def
	1 Flush buffer for write or return all 1s for read
5-4	Retry Count
	00 Retry 2, backoff CPUdefault
	01 Retry 4, backoff CPU
	10 Retry 16, backoff CPU
	11 Retry 64, backoff CPU
3	Post Write Data on Abort
	0 Flush entire post-write buffer on target-abort
	or master abortdefault
	1 Pop one data output on target-abort or master-
	abort
2	CPU Backoff on PCI #2 Read Retry Timeout
	0 Disabledefault
	1 Enable
1-0	Reserved always reads 0
Dorrigo	1 Offset 42 DCI #2 Moster Central DW
<u>Device</u> 7	1 Offset 42 - PCI #2 Master ControlRW Read Prefetch for Enhance Command
,	0 Always Perform Prefetch default
	1 Prefetch only if Enhance Command
6	PCI #2 Master One Wait State Write
O	0 Disabledefault
	1 Enable
5	PCI #2 Master One Wait State Read
3	0 Disabledefault
	1 Enable
4	Reservedalways reads 0
3	PCI #2 Master Write Timeout Asserts STOP#
3	0 Disabledefault
	1 Enable
2	
2	PCI #2 Master Read Timeout Asserts STOP# 0 Disabledefault
	1 Enable
1-0	
1 -11	Reservedalways reads 0



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Ambient operating temperature	0	70	oC
Storage temperature	-55	125	оС
Input voltage	-0.5	5.5	Volts
Output voltage ($V_{DD} = 3.1 - 3.6V$)	-0.5	$V_{\mathrm{DD}} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

TA-0-70°C, V_{DD}=5V+/-5%, GND=0V

Symbol	Parameter	Min	Max	Unit	Condition
V_{IL}	Input low voltage	-0.50	0.8	V	
V_{IH}	Input high voltage	2.0	V _{DD} +0.5	V	
V_{OL}	Output low voltage	-	0.45	V	I _{OL} =4.0mA
V _{OH}	Output high voltage	2.4	-	V	I _{OH} =-1.0mA
I_{IL}	Input leakage current	-	+/-10	uA	$0 < V_{IN} < V_{DD}$
I_{OZ}	Tristate leakage current	-	+/-20	uA	$0.45 < V_{OUT} < V_{DD}$
I_{CC}	Power supply current	-		mA	

AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 7. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
3.3V Power (VDD3)	3.135	3.465	Volts
5V Power (VDD5)	4.75	5.25	Volts
Temperature	0	70	oC



Table 8. AC Characteristics - CPU Cycle Timing

Parameter	Min	Max	Unit	Notes
ADS# Setup Time to CCLK Rising	4.2		ns	0pf
W/R# Setup Time to CCLK Rising	4.0		ns	
M/IO# Setup Time to CCLK Rising	4.5		ns	
D/C# Setup Time to CCLK Rising	1.5		ns	
BE[7:0]# Setup Time to CCLK Rising	1.2		ns	
HITM# Setup Time to CCLK Rising	4.2		ns	
CACHE# Setup Time to CCLK Rising	1.1		ns	
HA[31:3] Setup Time to CCLK Rising	3.3		ns	
LOCK# Setup Time to CCLK Rising	3.8		ns	
ADS# Hold Time to CCLK Rising	0.8		ns	
W/R# Hold Time to CCLK Rising	0.7		ns	
M/IO# Hold Time to CCLK Rising	0.7		ns	
D/C# Hold Time to CCLK Rising	0.8		ns	
BE[7:0]# Hold Time to CCLK Rising	0.9		ns	
HITM# Hold Time to CCLK Rising	0.8		ns	
CACHE# Hold time to CCLK Rising	0.8		ns	
HA[31:3] Hold Time to CCLK Rising	0.9		ns	
BRDY# Valid Delay From CCLK Rising	1.9	4.9	ns	
NA# Valid Delay From CCLK Rising	1.6	4.2	ns	
AHOLD Valid Delay From CCLK Rising	1.8	4.6	ns	
BOFF# Valid Delay From CCLK Rising	1.8	4.8	ns	
EADS# Valid Delay From CCLK Rising	1.8	4.6	ns	
KEN#/INV# Valid Delay from CCLK Rising	1.8	4.8	ns	
BE[7:0]# Valid Delay from CCLK Rising	1.6	4.1	ns	
HA[31:3] Valid Delay from CCLK Rising	2.4	6.2	ns	

Table 9. AC Characteristics - L2 Cache Timing

Parameter	Min	Max	Unit	Notes
COE# Valid Delay from CCLK Rising	1.7	4.5	ns	0pf
TA[9:0] Valid Delay from CCLK Rising	2.6	6.1	ns	
TWE# Valid Delay from CCLK Rising	1.6	4.3	ns	
GWE# Valid Delay from CCLK Rising	1.5	4.0	ns	
BWE# Valid Delay from CCLK Rising	1.5	3.9	ns	
CADS# Valid Delay from CCLK Rising	1.7	4.4	ns	
CADV# Valid Delay from CCLK Rising	1.7	4.2	ns	
TA[9:0] setup time to CCLK Rising	6.0		ns	
TA[9:0] Hold Time from CCLK Rising	0.5		ns	



Table 10. AC Characteristics – DRAM Interface Timing

Parameter	Min	Max	Unit	Notes
RAS[5:0]# Valid Delay from CCLK Rising (EDO)	2.6	5.8	ns	0pf
CS[5:0]# Valid Delay from CCLK Rising (SDRAM)	2.5	6.3	ns	
CAS[7:0]# Valid Delay from CCLK Rising (EDO)	2.0	5.2	ns	
DQM[7:0]# Valid Delay from CCLK Rising (SDRAM)	2.0	5.2	ns	
SRAS[A,B,C]# Valid Delay from CCLK Rising (SDRAM)	1.5	3.8	ns	
SCAS[A,B,C]# Valid Delay from CCLK Rising (SDRAM)	1.4	3.7	ns	
SWE[A,B,C]# Valid Delay from CCLK Rising (SDRAM)	1.6	4.1	ns	
MA[11:2] Valid Delay from CCLK Rising on first Clock after RAS# asserts	2.3	5.9	ns	
MA[1:0] Valid Delay from CCLK Rising (burst)	2.4	6.2	ns	
MA[11:0] Flow Through Delay from HA for first read cycle	5.0	12.8	ns	
SWE[A,B,C]# Valid Delay from CCLK Rising (EDO)	2.8	7.3	ns	

Table 11. AC Characteristics - Data Timing

Parameter	Min	Max	Unit	Notes
HD Valid Delay from CCLK Rising	1.7	4.4	ns	0pf
HD Setup Time to CCLK Rising	2.9		ns	
HD Hold Time from CCLK Rising	0.7		ns	
MD Valid Delay from CCLK Rising	2.2	5.6	ns	
MD Setup Time to CCLK Rising (SDRAM)	0.6		ns	
MD Setup Time to CCLK Falling (EDO)	2.2		ns	
MD Hold Time from CCLK Rising (SDRAM)	1.2		ns	
MD Hold Time from CCLK Falling (EDO)	3.1		ns	



Table 12. AC Characteristics - PCI Cycle Timing

Parameter	Min	Max	Unit	Notes
AD[31:0] Valid Delay from PCLK Rising (address phase)	5.0	11	ns	50pf
AD[31:0] Valid Delay from PCLK Rising (data phase)	5.0	11	ns	Сорг
AD[31:0] Setup Time to CCLK Rising	1.5		ns	
AD[31:0] Hold Time to CCLK Rising	0.8		ns	
CBE[3:0]# Setup Time to CCLK Rising	1.0		ns	
FRAME# Setup Time to CCLK Rising	5.8		ns	
TRDY# Setup Time to CCLK Rising	5.5		ns	
IRDY# Setup Time to CCLK Rising	5.0		ns	
STOP# Setup Time to CCLK Rising	3.8		ns	
DEVSEL# Setup Time to CCLK Rising	4.8		ns	
REQ[3:0]# Setup Time to CCLK Rising	8.7		ns	
CBE[3:0]# Hold Time to CCLK Rising	0.2		ns	
FRAME# Hold Time to CCLK Rising	0.3		ns	
TRDY# Hold Time to CCLK Rising	0.4		ns	
IRDY# Hold Time to CCLK Rising	0.3		ns	
STOP# Hold Time to CCLK Rising	0.8		ns	
DEVSEL# Hold Time to CCLK Rising	0.3		ns	
REQ[3:0]# Hold Time to CCLK Rising	0.8		ns	
CBE[3:0]# Valid Delay from PCLK Rising	2.9	7.5	ns	
FRAME# Valid Delay from PCLK Rising	2.8	7.3	ns	
TRDY# Valid Delay from PCLK Rising	5.8	15.0	ns	
IRDY# Valid Delay from PCLK Rising	2.9	7.5	ns	
STOP# Valid Delay from PCLK Rising	2.9	7.5	ns	
DEVSEL# Valid Delay from PCLK Rising	2.8	7.3	ns	
GNT[3:0]#, Valid Delay from PCLK Rising	2.3	6.0	ns	
CBE[3:0]# ,Float Delay from CCLK Rising	3.4	8.7	ns	
FRAME# ,Float Delay from CCLK Rising	3.4	9.8	ns	
TRDY# ,Float Delay from CCLK Rising	3.8	10.0	ns	
IRDY# ,Float Delay from CCLK Rising	3.9	10.0	ns	
STOP# ,Float Delay from CCLK Rising	3.4	9.8	ns	
DEVSEL# ,Float Delay from CCLK Rising	3.8	9.9	ns	



Table 13. AC Characteristics – PCI-66 Cycle Timing

		1	I	
Parameter	Min	Max	Unit	Notes
AD[31:0] Valid Delay from CCLK Rising (address phase)	3.1	5.4	ns	0pf
AD[31:0] Valid Delay from CCLK Rising (data phase)	3.1	5.4	ns	
AD[31:0] Setup Time to CCLK Rising	1.4		ns	
AD[31:0] Hold Time to CCLK Rising	0.3		ns	
CBE[3:0]# Setup Time to CCLK Rising	0.9		ns	
FRAME# Setup Time to CCLK Rising	4.0		ns	
TRDY# Setup Time to CCLK Rising	2.0		ns	
IRDY# Setup Time to CCLK Rising	4.5		ns	
STOP# Setup Time to CCLK Rising	2.7		ns	
DEVSEL# Setup Time to CCLK Rising	4.4		ns	
CBE[3:0]# Hold Time to CCLK Rising	0.4		ns	
FRAME# Hold Time to CCLK Rising	0.6		ns	
TRDY# Hold Time to CCLK Rising	0.4		ns	
IRDY# Hold Time to CCLK Rising	0.2		ns	
STOP# Hold Time to CCLK Rising	0.7		ns	
DEVSEL# Hold Time to CCLK Rising	0.4		ns	
CBE[3:0]# Valid Delay from CCLK Rising	2.1	5.3	ns	
FRAME# Valid Delay from CCLK Rising	2.1	5.2	ns	
TRDY# Valid Delay from CCLK Rising	2.1	5.3	ns	
IRDY# Valid Delay from CCLK Rising	2.1	5.4	ns	
STOP# Valid Delay from CCLK Rising	2.1	5.2	ns	
DEVSEL# Valid Delay from CCLK Rising	2.1	5.6	ns	
GNT#, Valid Delay from CCLK Rising	2.5	5.2	ns	
CBE[3:0]# ,Float Delay from CCLK Rising	3.3	11	ns	
FRAME# ,Float Delay from CCLK Rising	1.7	7	ns	
TRDY# ,Float Delay from CCLK Rising	1.7	7	ns	
IRDY# ,Float Delay from CCLK Rising	3.3	11	ns	
STOP# ,Float Delay from CCLK Rising	1.7	7	ns	
DEVSEL# ,Float Delay from CCLK Rising	2.1	8	ns	



Table 14. AC Characteristics - AGP (1X) Cycle Timing

Parameter	Min	Max	Unit	Notes
GD[31:0] Valid delay from CCLK Rising (request phase)	1.1	5.2	ns	0 pf
GD[31:0] Valid delay from CCLK Rising (data phase)	0.2		ns	
GD[31:0] Valid delay from CCLK Rising (data phase)	2.0	5.0	ns	
GD[31:0] Hold Time to CCLK Rising	0.6		ns	
GBE[3:0]#, Setup Time to CCLK Rising	5.0		ns	
GPIPE#, Setup Time to CCLK Rising	3.6		ns	
SBA[7:0], Setup Time to CCLK Rising	4.7		ns	
GIRDY#, Setup Time to CCLK Rising	4.7		ns	
GRBF#, Setup Time to CCLK Rising	4.7		ns	
CBE[3:0]#, Hold Time from CCLK Rising	0.8		ns	
GPIPE#, Hold Time from CCLK Rising	0.3		ns	
SBA[7:0], Hold Time from CCLK Rising	0.2		ns	
GIRDY#, Hold Time from CCLK Rising	0.3		ns	
GRBF#, Hold Time from CCLK Rising	0.1		ns	
ST[2:0], valid Delay from CCLK Rising	2.4	5.5	ns	
GTRDY#, Valid Delay from CCLK Rising	2.6	5.7	ns	
RREQ# Setup Time to CCLK Rising	3.5		ns	
GREQ# Hold Time to CCLK Rising	0.3		ns	
GGNT# Valid Delay from CCLK Rising	1.5	5.5	ns	

Table 15. AC Characteristics - AGP (2X) Cycle Timing

Parameter	Min	Max	Unit	Notes
GD[31:0] Setup Time to GDS[1:0]#	0.4		ns	0 pf
GBE[3:0]# Setup Time to GDS[1:0]#	0.4		ns	
SBA[7:0] Setup Time to SBS#	0.7		ns	
GDS[1:0]# to CCLK Rising (T2) Setup Time	0.7		ns	
SBS# to CCLK Rising Setup Time	0.7		ns	
GD[31:0] Hold Time from to GDS[1:0]# falling	0.7		ns	
GBE[3:0]# Hold Time from to GDS[1:0]# falling	0.7		ns	
SBA[7:0] Hold Time from to SBS# falling	0.4		ns	
GDS[1:0]# to CCLK Rising (T2) Hold Time	1.5		ns	
SBS# to CCLK Rising Hold Time	1.5		ns	
GD[31:0] Valid Delay before GDS[1:0]#	1.8	3.7	ns	
GD[31:0] Valid Delay after GDS[1:0]#	1.8	3.8	ns	
GD[31:0] Float to Active Delay	2.0	5.2	ns	
GD[31:0] Active to Float Delay	1.7	4.4	ns	
GDS[1:0]# Falling Delay from CCLK Rising	3.4	8.9	ns	
GDS[1:0]# Rising Delay from CCLK Rising	6.0	15.6	ns	






Figure 9. AGP Memory Access (LPR)






Figure 10. 2-Bank PBSRAM Read 3111-2111






Figure 11. PCI-66 Configuration Cycle






Figure 12. AGP Read SDRAM (2L) 1x Pipe Mode






Figure 13. AGP Read EDO 1x Pipe Mode






Figure 14. AGP Read EDO PIPE 2x Mode






Figure 15. AGP Sideband Address 2x Write SDRAM






Figure 16. AGP Sideband Address 2x Read SDRAM (2L)






Figure 17. AGP Sideband Address 1x Read SDRAM (2L)






Figure 18. AGP Sideband Address 1x Write SDRAM






Figure 19. Post Write 3111, EDO DRAM 2222






Figure 20. Pipeline Read EDO DRAM 6222, 3222






Figure 21. CPU Write Hit SRAM 3111

Revision 1.0 October 3, 1997 -57-






Figure 22. CPU Read Hit SRAM 3111






Figure 23. CPU Read Miss Fill Synchronous SRAM






Figure 24. CPU Write PCI Slave Write Buffer on Fast Back-to-Back






Figure 25. CPU Read PCI Slave






Figure 26. PCI Master Read L1 Snoop to DRAM






Figure 27. PCI Master Read Hit L2






Figure 28. PCI Master Read L1 Snoop to L2






Figure 29. SDRAM Read Cycle (Bank Interleave, CAS Latency 3)






Figure 30. SDRAM Write Cycle (Bank Interleave)






Figure 31. PCI Master Read Hit DRAM






Figure 32. PCI Master Write DRAM






Figure 33. PCI Master Write Hit L1 Snoop to DRAM






Figure 34. PCI Master Write Hit L2






Figure 35. PCI Master Write Hit L2, L1 HITM






Figure 36. PCI Master Write Hit L2 & Dirty






Figure 37. CPU Read Miss Dirty L2 Write Back Fill



MECHANICAL SPECIFICATIONS




Figure 39. Mechanical Specifications - 472-Pin Ball Grid Array Package