

# Finding and Exploiting CPU Features using MSR Templating

IEEE Symposium on Security and Privacy 2022

**Andreas Kogler** 

Graz University of Technology

Moritz Lipp

Amazon Web Services

**Daniel Weber** 

CISPA Helmholtz Center for Information Security

**Daniel Gruss** 

Graz University of Technology

Martin Haubenwallner

Graz University of Technology

Michael Schwarz

CISPA Helmholtz Center for Information Security

# Agenda



- Motivation
- Framework
  - Detection
  - Classification
  - Extensions
- Case Studies



#### • Model Specific Registers (MSRs)

- 2<sup>32</sup> 64-bit Registers
- Documented
- Undocumented



- Model Specific Registers (MSRs)
  - 2<sup>32</sup> 64-bit Registers
  - Documented
  - Undocumented
- Influences on instructions




- Model Specific Registers (MSRs)
  - 2<sup>32</sup> 64-bit Registers
  - Documented
  - Undocumented
- Influences on instructions
- Security patches




- Model Specific Registers (MSRs)
  - 2<sup>32</sup> 64-bit Registers
  - Documented
  - Undocumented
- Influences on instructions
- **Security** patches
- **Hidden** features (e.g., Domas [1])

MSR Detection MSR Classification




- Scan all MSR addresses
  - rdmsr → GP-Fault?
  - wrmsr → GP-Fault?


Andreas Kogler







- Scan all MSR addresses
  - $rdmsr \rightarrow GP$ -Fault?
  - wrmsr  $\rightarrow$  GP-Fault?
- ✓ Complete MSR list






- Scan all MSR addresses
  - $rdmsr \rightarrow GP-Fault?$
  - ullet wrmsr o GP-Fault?
- ✓ Complete MSR list
- ✓ R, W, RW or not-present






- Parse official PDFs
  - AMD's Reference
  - Intel's SDM


Andreas Kogler




- Parse official PDFs
  - AMD's Reference
  - Intel's SDM
- Extract table structures.
  - Python script




- Parse official PDFs
  - AMD's Reference
  - Intel's SDM
- Extract table structures
  - Python script
- Documented MSRs
- Undocumented MSRs






#### • Dynamic MSR:

• Changing signals



- **Dynamic** MSR:
  - Changing signals
- Correlation analysis
  - Similarity
  - Source



6

Time in Seconds

- Dynamic MSR:
  - Changing signals
- Correlation analysis
  - Similarity
  - Source
- Example: MSR 0x637


10

8

Normalized Value


0







- Dynamic MSR:
  - Changing signals
- Correlation analysis
  - Similarity
  - Source
- Example: MSR 0x637
- ✓ Similar MSRs
- Source hints

Normalized Value







- Static MSR:
  - Configuration bits




- Static MSR:
  - Configuration bits
- Execute instruction twice
  - Reference
  - Modified




- Static MSR:
  - Configuration bits
- Execute instruction twice
  - Reference
  - Modified
- Analyze PMC differences




- Static MSR:
  - Configuration bits
- Execute instruction twice
  - Reference
  - Modified
- Analyze PMC differences
- Influenced instructions







• Extend search space




- Extend search space
- Change BIOS feature




- Extend search space
- Change BIOS feature
- Trace differences




- Extend search space
- Change BIOS feature
- Trace differences
- ✓ Changed MSRs







List (R, W, RW, or NP)



- ✓ List (R, W, RW, or NP)
- ✓ Dynamic: similar MSRs



- ✓ List (R, W, RW, or NP)
- ✓ Dynamic: similar MSRs
- Static: influenced instruction



- ✓ List (R, W, RW, or NP)
- ✓ Dynamic: similar MSRs
- Static: influenced instruction
- ✓ BIOS: changed MSRs

#### **Case Studies**









• Attack case studies


#### **Case Studies**



- Attack case studies
- **Defense** case studies



• Prefetch-based attacks [2]




• Prefetch-based attacks [2]

Instruction	MSR	PMC Effect	
PREFETCHNTA	Bit 2	-1 LdDispatch	
PREFETCHTO	Bit 3	-1 LdDispatch	
PREFETCHT1	Bit 4	-1 LdDispatch	
PREFETCHT2	Bit 5	-1 LdDispatch	
PREFETCHW	Bit 6	-1 LdDispatch	
PREFETCH	Bit 7	-1 LdDispatch	


- Prefetch-based attacks [2]
- **Search** configuration bits

Instruction	MSR	PMC Effect		
PREFETCHNTA	Bit 2	-1 LdDispatch		
PREFETCHTO	Bit 3	-1 LdDispatch		
PREFETCHT1	Bit 4	-1 LdDispatch		
PREFETCHT2	Bit 5	-1 LdDispatch		
PREFETCHW	Bit 6	-1 LdDispatch		
PREFETCH	Bit 7	-1 LdDispatch		

- Prefetch-based attacks [2]
- Search configuration bits
- Disable prefetch\*



- Prefetch-based attacks [2]
- Search configuration bits
- Disable prefetch\*
- No prefetch-based attacks



- Prefetch-based attacks [2]
- Search configuration bits
- Disable prefetch\*
- No prefetch-based attacks
- ✓ 1% Binaries  $\rightarrow$  0.04% SPEC



• Lock bit



- Lock bit
- Disable at runtime

```
/* ... */
if( mbedtls aesni has support( MBEDTLS AESNI AES ) )
       return( mbedtls_aesni_setkey_enc( ctx->rk, key, keybits ) );
/* ... */
switch( ctx->nr ) {
    case 10:
       for(i = 0: i < 10: i++. RK += 4) {
           RK[4] = RK[0] ^ RCON[i] ^
           ( FSb[ ( RK[3] >> 8 ) & OxFF ]
           ( FSb[ ( RK[3] >> 16 ) & OxFF ] << 8 ) ^
           ( FSb[ ( RK[3] >> 24 ) & OxFF ] << 16 ) ^
           (FSb[ (RK[3] ) & 0xFF ] << 24 ):
           RK[5] = RK[1] ^ RK[4]:
           RK[6] = RK[2] ^ RK[5]:
           RK[7] = RK[3] ^ RK[6]:
       break:
    /* additional cases for different key lengths */
/* ... */
```

- Lock bit
- Disable at runtime
- MbedTLS in SGX


```
/* ... */
if( mbedtls aesni has support( MBEDTLS AESNI AES ) )
       return( mbedtls_aesni_setkey_enc( ctx->rk, key, keybits ) );
/* ... */
switch( ctx->nr ) {
    case 10:
       for(i = 0: i < 10: i++. RK += 4) {
           RK[4] = RK[0] ^ RCON[i] ^
           ( FSb[ ( RK[3] >> 8 ) & 0xFF ]
           ( FSb[ ( RK[3] >> 16 ) & OxFF ] << 8 ) ^
           ( FSb[ ( RK[3] >> 24 ) & OxFF ] << 16 ) ^
           (FSb[ (RK[3] ) & 0xFF ] << 24 ):
           RK[5] = RK[1] ^ RK[4]:
           RK[6] = RK[2] ^ RK[5]:
           RK[7] = RK[3] ^ RK[6]:
       break:
    /* additional cases for different key lengths */
/* ... */
```

- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI


```
/* ... */
if( mbedtls aesni has support( MBEDTLS AESNI AES ) )
       return( mbedtls_aesni_setkey_enc( ctx->rk, key, keybits ) );
/* ... */
switch( ctx->nr ) {
   case 10:
       for(i = 0; i < 10; i++, RK += 4) {
           RK[4] = RK[0] ^ RCON[i] ^
           (FSb[ (RK[3] >> 8 ) & OxFF ] ) ^
           ( FSb[ ( RK[3] >> 16 ) & OxFF ] << 8 ) ^
           ( FSb[ ( RK[3] >> 24 ) & OxFF ] << 16 ) ^
           (FSb[ (RK[3] ) & 0xFF ] << 24 ):
           RK[5] = RK[1] ^ RK[4]:
           RK[6] = RK[2] ^ RK[5]:
           RK[7] = RK[3] ^ RK[6]:
       break:
   /* additional cases for different key lengths */
/* ... */
```

- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI
  - Fallback T-Tables







- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI
  - Fallback T-Tables
  - LLC P+P



- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI
  - Fallback T-Tables
  - LLC P+P



- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI
  - Fallback T-Tables
  - LLC P+P
  - Z3 Solver



- Lock bit
- Disable at runtime
- MbedTLS in SGX
  - Check AES-NI
  - Fallback T-Tables
  - LLC P+P
  - Z3 Solver
- / Full key

• CrossTalk attack [3]

- CrossTalk attack [3]
- Unpriviledged leakage
  - cpuid  $\rightarrow$  88.9%
  - $\bullet \text{ rdseed} \to 0.4\%$


- CrossTalk attack [3]
- Unpriviledged leakage
  - cpuid  $\rightarrow$  88.9%
  - rdseed  $\rightarrow$  0.4%
- Search configuration bits

- CrossTalk attack [3]
- Unpriviledged leakage
  - cpuid  $\rightarrow$  88.9%
  - rdseed  $\rightarrow$  0.4%
- **Search** configuration bits
- CPUID trap

- CrossTalk attack [3]
- Unpriviledged leakage
  - cpuid  $\rightarrow$  88.9%
  - rdseed  $\rightarrow$  0.4%
- Search configuration bits
- **CPUID** trap
- Reduced by 211.4 times








Xen HV:



• Hypervisor handles MSRs





Xen HV:




rdmsr

- Hypervisor handles MSRs
- XEN deny list








- Hypervisor handles MSRs
- XEN deny list


Guest:

- rdmsr


Andreas Kogler




- Hypervisor handles MSRs
- XEN deny list
- Unrestricted read access




- **Hypervisor** handles MSRs
- XEN deny list
- Unrestricted read access
- Timer MSR




- **Hypervisor** handles MSRs
- XEN deny list
- Unrestricted read access
- Timer MSR
  - Cache hit vs miss




- **Hypervisor** handles MSRs
- XEN deny list
- Unrestricted read access
- Timer MSR
  - Cache hit vs miss
  - Foreshadow attack [4]




- **Hypervisor** handles MSRs
- XEN deny list
- Unrestricted read access
- Timer MSR
  - Cache hit vs miss
  - Foreshadow attack [4]
- ✓ Leak 214 Byte/s




• Analyze  $\mu$ -Code Patches



- Analyze  $\mu$ -Code Patches
- Detect new



- Analyze  $\mu$ -Code Patches
- Detect new
- **Detect** affected instructions



- Analyze  $\mu$ -Code Patches
- Detect new
- Detect affected instructions
- ✓ Before public disclosure



• Framework \( \frac{1}{2} \) https://github.com/IAIK/msrevelio



- Framework \( \frac{1}{2} \) https://github.com/IAIK/msrevelio
- Case Studies



- Framework \( \frac{1}{2} \) https://github.com/IAIK/msrevelio
- Case Studies
- MSRs enable defenses



- Framework \( \operatorname{\text{Nttps://github.com/IAIK/msrevelio}} \)
- Case Studies
- MSRs enable defenses
- MSRs open new attack vectors



- Framework () https://github.com/IAIK/msrevelio
- Case Studies
- MSRs enable defenses
- MSRs open new attack vectors
- For more details ...



- Framework \( \operatorname{\text{Nttps://github.com/IAIK/msrevelio}} \)
- Case Studies
- MSRs enable defenses
- MSRs open new attack Papers
   For more details the Read the





# Finding and Exploiting CPU Features using MSR Templating

IEEE Symposium on Security and Privacy 2022





♣ Andreas Kogler ♥ @0xhilbert ■ andreas.kogler@iaik.tugraz.at

#### References i

- Christopher Domas. Hardware Backdoors in x86 CPUs. In: Black Hat US (2018).
- Daniel Gruss, Clémentine Maurice, Anders Fogh, Moritz Lipp, and Stefan Mangard. Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR. In: CCS. 2016.
- Hany Ragab, Alyssa Milburn, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. CrossTalk: Speculative Data Leaks Across Cores Are Real. In: S&P. 2021.
- Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F Wenisch, and Yuval Yarom. Foreshadow-NG: Breaking the virtual memory abstraction with transient out-of-order execution. In: (2018).

#### **Overall Results**

CPU	AMD	Intel				
	Threadripper 1920X	i7-6700k	i7-8700k	i9-9900k	Xeon Silver 4208	
$\mu$ -Arch	Zen	Skylake	Coffee Lake	Coffee Lake	Cascade Lake	
$\mu ext{-}\mathbf{Code}$	0×8001137	0×9e	0×b4	0×de	0×5003102	
# Found <sup>1</sup>	5244 (5223, 17, 4)	477 (363, 108, 5)	517 (388, 122, 7)	537 (413, 117, 7)	1109 (957, 142, 10)	
# Undoc <sup>1</sup>	4876 (4873, 2, 1)	105 (68, 35, 2)	126 (89, 35, 2)	136 (99, 35, 2)	647 (591, 52, 4)	
# Static <sup>2</sup>	4873 (4871, 2)	99 (68, 31)	121 (89, 32)	132 (99, 33)	601 (553, 48)	
# Dynamic <sup>2</sup>	2 (2, 0)	4 (0, 4)	3 (0, 3)	2 (0, 2)	42 (38, 4)	
# Similar	0	2	3	2	42	

 $<sup>^{1}\</sup>sum$  (RW, RO, WO)  $^{2}\sum$  (RW, RO)