## **ECE7995**

(2) I/O performance Metrics: Latency and Bandwidth


# **Memory Hierarchy and I/O Performance**

- Memory hierarchy consists of registers, processor caches, DRAM memory, local disks, and remote disks accessible via local network or Internet (listed in the order of their distances to processor).
- The closer a component is to processor, the faster it is to service requests from processor.
- The furtherer a component is to processor, the larger its capacity is.
- Memory hierarchy aims to present a large storage space with fast access.
  - > Its size could be as large as the component far away from the processor.
  - ➤ Its speed could be as high as the component close to the processor.

How to measure the performance of the data transferals between levels of the hierarchy?

→ Latency and bandwidth

# The Memory Hierarchy



# **Latency and Bandwidth**

- Latency is the entire time period from an initialization of a request data to the time the data is delivered.
- Bandwidth is the total number of requests serviced in a unit time period.
- To understand the metrics, think of a hypothetical assembly line for manufacturing automobiles:
  - ➤ It takes four hours for building a Ford Taurus, starting from parts to a drivable car → Latency
  - > Every four minutes there is a Ford Taurus leaving assembly line -> Bandwidth
- Which is more meaningful in defining "quickly"? Its depends.
  - > If a large amount of data are requested in a bursty fashion, bandwidth is more relevant.
  - > If a fraction of data is requested in a synchronous fashion, latency quantifies its end-to-end access time.
- In many cases, small latency is more difficult to achieve than high bandwidth.


# **Imbalance between Bandwidth and Latency Improvements**

• Consistent trend in data transfer – bandwidth improves much more quickly than latency.

| Milestone        | 1                                    | 2           | 3                                                 | 4                                   | 5                                     | 6                                      |
|------------------|--------------------------------------|-------------|---------------------------------------------------|-------------------------------------|---------------------------------------|----------------------------------------|
| Microprocessor   | 16-bit<br>address/bus,<br>microcoded |             | 5-stage pipeline,<br>on-chip I & D<br>caches, FPU | 2-way<br>superscalar,<br>64-bit bus | Out-of-Order,<br>3-way<br>superscalar | Superpipelined,<br>on-chip<br>L2 cache |
| Product          | Intel 80286                          | Intel 80386 | Intel 80486                                       | Intel<br>Pentium                    | Intel Pentium<br>Pro                  | Intel<br>Pentium 4                     |
| Year             | 1982                                 | 1985        | 1989                                              | 1993                                | 1997                                  | 2001                                   |
| Die size (mm2)   | 47                                   | 43          | 81                                                | 90                                  | 308                                   | 217                                    |
| Transistors      | 134,000                              | 275,000     | 1,200,000                                         | 3,100,000                           | 5,500,000                             | 42,000,000                             |
| Pins             | 68                                   | 132         | 168                                               | 273                                 | 387                                   | 423                                    |
| Latency (clocks) | 6                                    | 5           | 5                                                 | 5                                   | 10                                    | 22                                     |
| Bus width (bits) | 16 bits                              | 32 bits     | 32 bits                                           | 64 bits                             | 64 bits                               | 64 bits                                |
| Clock rate (MHz) | 12.5                                 | 16          | 25                                                | 66                                  | 200                                   | 1500                                   |
| Bandwidth (MIPS) | 2                                    | 6           | 25                                                | 132                                 | 600                                   | 4500                                   |
| Latency (nsec)   | 320                                  | 313         | 200                                               | 76                                  | 50                                    | 15                                     |

| Memory Module    | DRAM    | Page Mode<br>DRAM | Fast Page<br>Mode DRAM | Fast Page<br>Mode DRAM | Synchronous<br>DRAM | Double Data<br>Rate SDRAM |  |
|------------------|---------|-------------------|------------------------|------------------------|---------------------|---------------------------|--|
| Module width     | 16 bits | 16 bits           | 32 bits                | 64 bits                | 64 bits             | 64 bits                   |  |
| Year             | 1980    | 1983              | 1986                   | 1993                   | 1997                | 2000                      |  |
| Mbits/DRAM chip  | 0.06    | 0.25              | i i                    | 16                     | 64                  | 256                       |  |
| Die size (mm2)   | 35      | 45                | 70                     | 130                    | 170                 | 204                       |  |
| Pins/DRAM chip   | 16      | 16                | 18                     | 20                     | 54                  | 66                        |  |
| Bandwidth (MB/s) | 13      | 40                | 160                    | 267                    | 640                 | 1,600                     |  |
| Latency (nsec)   | 225     | 170               | 125                    | 75                     | 62                  | 52                        |  |

| Local Area<br>Network | Ethernet             | Fast<br>Ethernet   | Gigabit<br>Ethernet | 10 Gigabit<br>Ethernet |                     |  |
|-----------------------|----------------------|--------------------|---------------------|------------------------|---------------------|--|
| IEEE Standard         | 802.3                | 802.3u             | 802.3ab             | 802.3ae                |                     |  |
| Year                  | 1978                 | 1995               | 1999                | 2003                   |                     |  |
| Bandwidth (Mb/s)      | 10                   | 100                | 1000                | 10000                  |                     |  |
| Latency (msec)        | 3000                 | 500                | 340                 | 190                    |                     |  |
| Hard Disk             | 3600 RPM             | 5400 RPM           | 7200 RPM            | 10000 RPM              | 15000 RPM           |  |
| Product               | CDCWreni<br>94145-36 | Seagate<br>ST41600 | Seagate<br>ST15150  | Seagate<br>ST39102     | Seagate<br>ST373453 |  |
| Year                  | 1983                 | 1990               | 1994                | 1998                   | 2003                |  |
| Capacity              | 0.03 Gbytes          | 1.4 Gbytes         | 4.3 Gbytes          | 9.1 Gbytes             | 73.4 Gbytes         |  |
| Disk form factor      | 5.25 inch            | 5.25 inch          | 3.5 inch            | 3.5 inch               | 3.5 inch            |  |
| Media diameter        | 5.25 inch            | 5.25 inch          | 3.5 inch            | 3.0 inch               | 2.5 inch            |  |
| Interface             | ST-412               | SCSI               | SCSI                | SCSI                   | SCSI                |  |
| Bandwidth (MB/s)      | 0.6                  | 4.                 | 9                   | 24                     | 86                  |  |
| Latency (msec)        | 48.3                 | 17.1               | 12.7                | 8.8                    | 5.7                 |  |



- Performance gains of microprocessor and network: 1000-2000X in bandwidth and 20-40X in latency.
- For memory and disks, bandwidth advances are also much greater than their gains in latency.

|                                                      | Processor | Memory<br>Module | LAN  | Disk |
|------------------------------------------------------|-----------|------------------|------|------|
| Annual Latency Improvement (all milestones)          | 1.17      | 1.07             | 1.12 | 1.09 |
| Annual Capacity Improvement (all milestones)         | -         | 1.52             |      | 1.48 |
| Annual Bandwidth Improvement (all milestones)        | 1.50      | 1.27             | 1.39 | 1.28 |
| Time for Bandwidth to Double in Years                | 1.7       | 2.9              | 2.1  | 2.8  |
| Capacity Improvement in Time for Bandwidth to Double |           | 3.4              | **   | 3.0  |
| Latency Improvement in Time for Bandwidth to Double  | 1.3       | 1.2              | 1.3  | 1.3  |

#### Average improvement for all milestones (last two decades)

|                                                      | Processor | Memory<br>Module | LAN  | Disk |
|------------------------------------------------------|-----------|------------------|------|------|
| Annual Latency Improvement (last 3 milestones)       | 1.22      | 1.06             | 1.13 | 1.09 |
| Annual Capacity Improvement (last 3 milestones)      |           | 1.49             |      | 1.37 |
| Annual Bandwidth Improvement (last 3 milestones)     | 1.55      | 1.30             | 1.78 | 1.29 |
| Time for Bandwidth to Double in Years                | 1.6       | 2.7              | 1.2  | 2.7  |
| Capacity Improvement in Time for Bandwidth to Double |           | 2.9              |      | 2.4  |
| Latency Improvement in Time for Bandwidth to Double  | 1.4       | 1.2              | 1.2  | 1.3  |

Average improvement for the three latest milestones (more recent trends)

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4.
- Bandwidth improves by at least the square of the improvement in latency.

## Reasons for Bountiful Bandwidth but Lagging Latency

- Moore's law helps bandwidth more than latency.
  - > Moore's law: a periodic doubling in the number of transistors per chip, due to scaling and larger chips. (doubles 22-24 months, recently).
  - > More transistors helps bandwidth (think of halving each stage in an assembly line)
  - > But more transistors and longer distances on larger chips limits gains in latency.
- Distance limits latency.
  - ➤ Distance sets a lower bound to latency.
  - ➤ Ultimately latency is bounded by light speed (300m→latency>1us).
- Bandwidth is generally easier to sell.
  - > While marketing of performance, it's easier to sell higher bandwidth than to sell lower latency. (e.g. network: 10Gbps bandwidth vs 10 us latency).
  - > This non-technical reason leads to more investment in improvement of bandwidth.
  - > This is in contrast with automotive industry, which advertises time to accelerate from 0-60 mph rather than top speed.

### Reasons for Bountiful Bandwidth but Lagging Latency (cont'd)

### Latency helps bandwidth.

> For example, spinning disks faster reduces the rotational latency, which also helps to improve read/write rate.

### • Bandwidth hurts latency.


- > Bandwidth is usually improved at the expense of latency.
- > For example, increasing disk density (bytes per inch in disk track and number of tracks) helps bandwidth but hurts latency of random access because of more time needed for disk head positioning.

## • Operating system overhead hurts latency.

> OS in an I/O stack generates overhead, which can be amortized by large data transfer but plays a large part of the latency for small data requests.

# Coping with Bountiful Bandwidth but Lagging Latency

- Latency is important in making system responsive.
- Techniques to cope with the imbalance.
  - ➤ Using different data transfer unit sizes.



→ to escape high latency and take advantage of high bandwidth.

# Coping with Bountiful Bandwidth but Lagging Latency

- > Caching: hide long delay to slower devices by keeping some previously requested data in faster devices.
  - ✓ It is almost ubiquitous in the storage hierarchy processor cache, memory buffer cache, and cache built inside a hard drive ...
  - ✓ Caching is an extremely successful practice
  - ✓ But how do you know which data would be reused? → temporal locality
- ➤ Prefetching: take advantage of high bandwidth by piggybacking future accesses with current ones.
  - ✓ Performance of large transfer is determined by bandwidth, while mall transferal costs latency.
  - ✓ But how do you which data would be requested in the future? → spatial locality

### Coping with Bountiful Bandwidth but Lagging Latency (cont'd)

- >Scheduling: optimize request service order for efficient use of storage devices.
  - ✓ The throughput of the hard disk with sequential requests can be one order of magnitude higher than that with random requests.
  - ✓ Random requests can be much more efficiently served on the SSD than on the HDD.
  - ✓ High throughput can be achieved in a cost-effective way on the HDD and low latency can be received on the SSD for performance-critical systems.

Acknowledgements: many contents covered in the lecture are adapted from "Latency lags behind bandwidth" by David Patterson