## CARLOS III MADRID UNIVERSITY COMPUTER SCIENCE DEPARTMENT

## COMPUTER SCIENCE AND ENGINEERING DEGREE. COMPUTER STRUCTURE November 3th, 2022. Group 89 Exam

To do this quiz you have 25 minutes. It is not possible to use material of any type.

## **Student:**

**Exercise 1 (6 points).** Consider a function called countNumbers routine. This routine accepts four parameters:

- 1. An address for an matrix with byte numbers from 0 to 9
- 2. An integer, which represents the number of rows of the matrix
- 3. An integer, which represents the number of columns of the matrix
- 4. A number N

The countNumbers function returns the number of elements of the matrix with the value of the number N.

a) Complete the code to invoke the countNumbers routine with an N number and print the return value in the console. The parameter passing convention must be followed:

```
.data
          matrix: .byte 1, 5, 1, 3
                  .byte 0, 7, 2, 9
                  .byte 5, 3, 5, 7
.text
   main:
     # call countNumbers
      la
            a0 matrix
       li 
            a1 4
       li 
            a2 3
       li
            a3 5
       jal ra countNumbers
       li
            a7 1
      ecall
     li
          a7 10 # exit
      ecall
```

b) In the Risc-V assembler, code just the countNumbers routine described above. The parameter passing usage convention must be strictly followed.

```
countNumbers: li t0 0
                     #i = 0
             mv t1 a0
                         # t1 = array
             li a0 0
                         # result = 0
             mul t2 a1 a2 # number of elements
                                      # while i < elements</pre>
            loop:
                    bge t0 t2 end
                    lb t3 0(t1)
                                      # array[i]
                    bne t3 a3 notfound # if n == array[i]
                                      # result = result + 1
                    addi a0 a0 1
         notfound: addi t0 t0 1
                                     # i++
                    addi t1 t1 1  # next element
                    j loop
            end: jr ra
```

Exercise 2 (4 points). Consider the processor shown in Figure 1 and the following control signals that are generated in each clock cycle. The rest of the signals are at 0.

```
C0: T2, C0
C1: TA, R, BW=11, M1=1, C1=1
C2: M2, C2, T1, C3
C3: A0, B=0, C=0 (decode)
C4: SE, OFFSET=0, SIZE=10000, T3, C5
C5: SELA = rs1, MB, MC, SELCOP=(ADD), T6, C0, C6: SELA = rd, T9, M1=0, C1
C7: BW=11, TA, TD, W=1, A0, B=1
A0=1, B=1, C=0 (jump to fetch)
```

a) Indicate the elementary operations carried out in each clock cycle.

С0	MAR ← PC
C1	MBR ← MM [MAR]
C2	$IR \Leftarrow MM [MAR]$ $PC \Leftarrow PC + 4$
C3	DECODE
C4	$RT2 \Leftarrow IR(n)$
C5	$MAR \Leftarrow n + rs1$
C6	MBR ∈ rd
C7	$MM[MAR] \subseteq MBR$

b) Which machine instruction corresponds to the previous elementary operation?

```
sw rd n(rs1)
```

## RISC-V Reference Guide (CREATOR Simulator)

System Calls (ecall)					
Service	Call Code (a7)	Arguments	Result		
Print_init	_	a0 = integer			
Print_float	2	fa0 = float			
Print_double	3	fa0 = double			
Print_string	4	a0 = string addr			
Read_int	5		Integer in a0		
Read_float	6		Float in fa0		
Read_double	7		Double in fa0		
Read_string	8	a0 = string addr a1 = length			
Sbrk	9	a0 = length	Address in a0		
Exit	10				
Print_char	П	a0 = ASCII code			
Read_char	12		Char in a0		

Integer Registers				
Register Name	Usage			
zero	Constant 0			
ra	Return address (routines/functions)			
sp	Stack pointer			
gp	Global pointer			
tp	Thread pointer			
t0t6	Temporary (NOT preserved across calls)			
s0s11	Saved temporary (preserved across calls)			
a0, a1	Arguments for functions / return value			
a2a7	Arguments for functions			
Floating-point registers				
ft0ft11	Temporary (NOT preserved across calls)			
fs0fs11	Saved temporary (preserved across calls)			
fa0, fa1	Arguments for functions / return value			
fa2fa7	Arguments for functions			

	Data transfer	Arithmetic	(floating-point, .s/.d)
li rd, n	rd = n (PseudoInst, n-> 32 bits)	fmv.s fd, fs1	fd = fs1
mv rd, rs	rd = rs	fadd.s fd, fs1, fs2	fd = fs1+fs2
lui rd, inm	rd = inm[31:12] <<12 (extend the sign)	fsub.s fd, fs1, fs2	fd = fs1-fs2
	Arithmetic (integer)	fmul.s fd, fs1, fs2	fd = fs1*fs2
add rd, rs1, rs2	rd = rs1+rs2	fdiv.s fd, fs1, fs2	fd = fs1/fs2
addi rd, rs1, n	rd = rs1 + n (n-> 12 bits)	fmin.s fd, fs1, fs2	fd = min(fs1,fs2)
sub rd, rs1, rs2	rd = rs1- rs2	fmax.s fd, fs1, fs2	fd = max(fs1,fs2)
mul rd, rs1, rs2	rd = rs1* rs2	fsqrt.s fd, fs1	fd = sqrt(fs1)
div rd, rs1, rs2	rd = rs1/rs2	fmadd.s fd, fs1, fs2, fs	3 fd = fs1*fs2+fs3
rem rd, rs1, rs2	rd = rs1% rs2	fmsub.s fd, ff1, fs2, fs	3 fd = fs1*fs2-fs3
Logical (integer)		fabs.s fd, fs1	fd =  fs
and rd, rs1, rs2	rd = rs1 AND rs2	fneg.s fd, fs1	fd = -fs
andi rd, rs1, n	rd = rs1 AND n (n-> 12 bits)	Integer	←→ Floating point
or rd, rs1, rs2	rd = rs1 OR rs2	fmv.w.x fd, rs fd	= rs single = integer
ori rd, rs1, n	rd = rs1 OR n (n-> 12 bits)	fmv.x.w rd, fs rd	= fs integer = single
not rd, rs1	rd = !rs1 (one´s complement)	Comparisor	(integer), n→ 12 bits
neg rd, rs1	rd = !rs1 + 1 (two's complement)		(s(rs1) < s(rs2)) rd = 1; else rd = 0
xor rd, rs1, rs2	rd = rs1 XOT rs2	sltu rd, rs1, rs2 if	(u(rs1) < u(rs2)) rd = 1; else rd = 0
srli rd, rs1, n	rd = rs1 >> n logical, n-> 5 bits	slti rd, rs1, n if	(s(rs1) < s(n)) rd = 1; else rd = 0
slli rd, rs1, n	rd = rs1 << n	sltiu rd, rs1, n if	(u(rs1) < u(5)) rd = 1; else rd = 0
srai rd, rs1, n	rd = rs1 >> n arithmetic, n-> 5 bits	seqz rd, rs1 if	(rs1 == 0) rd = 1; else rd = 0
sra rd, rs1, rs2	rd = rs1 >> rs2 arithmetic		(rs1 != 0) rd = 1; else rd = 0
sll rd, rs1, rs2	rd = rs1 << rs2	sgtz rd, rs1 if	(rs1 > 0) rd = 1; else rd = 0
srl rd, rs1, rs2	rd = rs1 >> rs2 logical	sltz rd, rs1 if	(rs1 < 0) rd = 1; else rd = 0

Branch instructions (integer registers)	Comparison (floating point)		
	(rd=int register, fs1 and fs2 floating point register)		
beq t0 t1 etiq Jump to etiq if t0==t1	feq.s rd, fs1, fs2   if (fs1== fs2) rd= 1;else rd = 0 (float)		
bne t0 t1 etiq Jump to etiq if t0!=t1	fle.s rd, fs1, fs2   if (fs1<= fs2) rd= 1;else rd = 0 (float)		
blt t0 t1 etiq Jump to etiq if t0 <t1< td=""><td>flt.s rd, fs1, fs2   if (fs1&lt; fs2) rd= 1;else rd = 0 (float)</td></t1<>	flt.s rd, fs1, fs2   if (fs1< fs2) rd= 1;else rd = 0 (float)		
bltu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td>feq.d rd, fs1, fs2   if (fs1== fs2) rd= 1;else rd = 0 (double</td></t1>	feq.d rd, fs1, fs2   if (fs1== fs2) rd= 1;else rd = 0 (double		
bge t0 t1 etiq Jump to etiq if t0>=t1	fle.d rd, fs1, fs2   if (fs1<= fs2) rd= 1;else rd = 0 (double		
bgeu t0 t1 etiq Jump to etiq if t0>=t1 (unsigned)	flt.d rd, fs1, fs2   if (fs1< fs2) rd= 1;else rd = 0 (double		
bgt t0 t1 etiq Jump to etiq if t0>t1	Function Calls		
bgtu t0 t1 etiq Jump to etiq if t0>t1 (unsigned)	jal ra, address ra = PC; PC = address		
ble t0 t1 etiq Jump to etiq if t0<=t1	jr ra PC = ra		
bleu t0 t1 etiq Jump to etiq if t0<=t1 (unsigned)	Hardware Counter		
j etiq PC = PC + etiq	rdcycle rd rd = number of elapsed cycles		
Memory Access (integer registers), n→12 bits	Memory access (floating point), n→12bits		
la rd, address rd = address address->32 bits	flw fd, n(rs1)		
lb rd, n(rs1) rd = Memory[n+rs1] load byte	fsw fd, n(rs1) Memory[n+rs1] = fd store float		
lbu rd, n(rs1) rd = Memory[n+rs1] load byte unsigned	fld fd, n(rs1) fd = Memory[n+rs1] load double		
<pre>lw rd, n(rs1) rd = Memory[n+rs1] load word</pre>	fsd fd, n(rs1) Memory[n+rs1] = fd store double		
sb rd, n(rs1)   Memory[n+rs1] = rd store byte			
sw rd, n(rs1) Memory[n+rs1] = sw store word			
Conversion Operations	Floating-pont Clasification		
fcvt.w.s rd, fs1 From single precision (fs1) to integer (rd) w			
fcvt.wu.s rd, fs1 From single precision (fs1) to integer (rd) w			
fcvt.s.w fd, rs1 From integer with sign (rs1) to single precision	on (fd) Value in rd Meaning		
fcvt.s.wu fd, rs1 From integer without sign (rs1) to single prec			
fcvt.w.d rd, fs1 From rom double precision (fs1) to integer (rd			
fcvt.wu.d rd, fs1 From double precision (fs1) to integer (rd) w	· ·		
fcvt.d.w fd, rs1 From integer with sign (rs1) to double precision	, ,		
fcvt.d.wu fd, rs1 From integer without sign (rs1) to double prec			
fcvt.s.d fd, fs1 From double (fs1) to single precision (fd)	6 Not normalized positive		
fcvt.d.s fd, fs1 From single (fs1) to double precision (fd)	8, 9 NaN		




Figure 1: WepSIM processor




Figure 2: . WepSIM Control Unit