## RISC-V Reference Guide (CREATOR Simulator)

System Calls (ecall)					
Service	Call Code (a7)	Arguments	Result		
Print_init	I	a0 = integer			
Print_float	2	fa0 = float			
Print_double	3	fa0 = double			
Print_string	4	a0 = string addr			
Read_int	5		Integer in a0		
Read_float	6		Float in fa0		
Read_double	7		Double in fa0		
Read_string	8	a0 = string addr a1 = length			
Sbrk	9	a0 = length	Address in a0		
Exit	10				
Print_char	11	a0 = ASCII code			
Read_char	12		Char in a0		

Integer Registers				
Register Name	Usage			
zero	Constant 0			
ra	Return address (routines/functions)			
sp	Stack pointer			
gp	Global pointer			
tp	Thread pointer			
t0t6	Temporary (NOT preserved across calls)			
s0s11	Saved temporary (preserved across calls)			
a0, a1	Arguments for functions / return value			
a2a7	Arguments for functions			
Floating-point registers				
ft0ft11	Temporary (NOT preserved across calls)			
fs0fs11	Saved temporary (preserved across calls)			
fa0, fa1	Arguments for functions / return value			
fa2fa7	Arguments for functions			

Data transfer		Arithn	netic (floa	ting-point, .s/.d)		
li rd, n rd = n (PseudoInst, n-> 32 bits)	fmv.s fo	d, fs1		fd = fs1		
mv rd, rs rd = rs		d, fs1, fs2	2	fd = fs1+fs2		
<pre>lui rd, inm</pre>	fsub.s fd, fs1, fs2		2	fd = fs1-fs2		
Arithmetic (integer)	fmul.s fo			fd = fs1*fs2		
add rd, rs1, rs2 rd = rs1+rs2	fdiv.s fo	div.s fd, fs1, fs2 fe		fd = fs1/fs2		
addi rd, rs1, n rd = rs1 + n (n-> 12 bits)	fmin.s fd, fs1, fs2 f		2	fd = min(fs1,fs2)		
sub rd, rs1, rs2 rd = rs1- rs2	fmax.s fd, fs1, fs2 fd		2	fd = max(fs1,fs2)		
mul rd, rs1, rs2 rd = rs1* rs2	fsqrt.s fd, fs1 fd			fd = sqrt(fs1)		
div rd, rs1, rs2 rd = rs1/rs2				fd = fs1*fs2+fs3		
rem rd, rs1, rs2 rd = rs1% rs2				fd = fs1*fs2-fs3		
Logical (integer)				fd =  fs		
and rd, rs1, rs2 rd = rs1 AND rs2	fneg.s fo	fneg.s fd, fs1 fd = -fs				
andi rd, rs1, n rd = rs1 AND n (n-> 12 bits)	_			Floating point		
or rd, rs1, rs2 rd = rs1 OR rs2		d, rs	fd = rs			
ori rd, rs1, n rd = rs1 OR n (n-> 12 bits)	fmv.x.w ro	d, fs	rd = fs	<u> </u>		
not rd, rs1 rd = !rs1 (one´s complement)				eger), n→ 12 bits		
neg rd, rs1 rd = !rs1 + 1 (two's complement)		rs1, rs2		1) < s(rs2)) rd = 1; else rd = 0		
xor rd, rs1, rs2 rd = rs1 XOT rs2	-	rs1, rs2		1) < u(rs2)) rd = 1; else rd = 0		
srli rd, rs1, n rd = rs1 >> n logical, n-> 5 bits	slti rd,	rs1, n		1) < s(n)) rd = 1; else rd = 0 1) < u(5)) rd = 1; else rd = 0		
slli rd, rs1, n rd = rs1 << n n-> 5 bits	-	rs1, n		, , , , ,		
srai rd, rs1, n rd = rs1 >> n arithmetic, n-> 5 bits	seqz rd,	rs1	if (rs1 if (rs1	•		
sra		rs1	if (rs1	· · · · · · · · · · · · · · · · · · ·		
sll	sgtz rd,	rs1		,		
Branch instructions (integer registers)	sltz rd, rs1   if (rs1 < 0) rd = 1; else rd = 0  Comparison (floating point)					
branch instructions (integer registers)	(rd=int register, fs1 and fs2 floating point register)					
beg t0 t1 etig Jump to etig if t0==t1		fs1, fs2		= fs2) rd= 1;else rd = 0 (float)		
bne t0 t1 etiq Jump to etiq if t0!=t1	fle.s rd,			= fs2) rd= 1;else rd = 0 (float)		
blt t0 t1 etiq Jump to etiq if t0 <t1< td=""><td></td><td>fs1, fs2</td><td></td><td>fs2) rd= 1;else rd = 0 (float)</td></t1<>		fs1, fs2		fs2) rd= 1;else rd = 0 (float)		
bltu t0 t1 etiq Jump to etiq if t0 <t1 (unsigned)<="" td=""><td></td><td>fs1, fs2</td><td></td><td>= fs2) rd= 1;else rd = 0 (double)</td></t1>		fs1, fs2		= fs2) rd= 1;else rd = 0 (double)		
bge t0 t1 etiq Jump to etiq if t0>=t1	fle.d rd,	fs1, fs2		= fs2) rd= 1;else rd = 0 (double)		
bgeu t0 t1 etiq Jump to etiq if t0>=t1 (unsigned)	flt.d rd,	fs1, fs2	if (fs1<	fs2) rd= 1;else rd = 0 (double)		
bgt t0 t1 etiq Jump to etiq if t0>t1		Function Calls				
bgtu t0 t1 etiq Jump to etiq if t0>t1 (unsigned)	jal ra, address ra = PC; PC = address					
ble t0 t1 etiq Jump to etiq if t0<=t1	jr ra PC = ra					
bleu t0 t1 etiq Jump to etiq if t0<=t1 (unsigned)	_		Hardware	Counter		
j etiq PC = PC + etiq	rdcycle rd rd = number of elapsed cycles					
Memory Access (integer registers), n→12 bits		Memory ac		ting point), n→12bits		
la rd, address rd = address address->32 bits				mory[n+rs1] <b>l</b> oad <b>f</b> loat		
lb rd, n(rs1) rd = Memory[n+rs1] load byte	fsw fd, n(rs1)		Memory[n+rs1] = fd store float			
lbu rd, n(rs1) rd = Memory[n+rs1] load byte unsigned	fld fd, n(rs1)		fd = Memory[n+rs1] load double			
<pre>lw rd, n(rs1) rd = Memory[n+rs1] load word</pre>	fsd fd, n(rs1) Mei		Memory[	Memory[n+rs1] = fd <b>s</b> tore <b>d</b> ouble		
sb rd, n(rs1) Memory[n+rs1] = rd store byte						
sw rd, n(rs1) Memory[n+rs1] = sw store word						
Conversion Operations		Floating-pont Clasifica		ng-pont Clasification		
fcvt.w.s rd, fs1 From single precision (fs1) to integer (rd)	vith sign	h sign fclass.s rd, fs1		Classify single precision		
fcvt.wu.s rd, fs1 From single precision (fs1) to integer (rd)	vithout sign			Classify double precision		
fcvt.s.w fd, rs1 From integer with sign (rs1) to single precise				Meaning		
fcvt.s.wu fd, rs1 From integer without sign (rs1) to single pre		0, 7		-Inf, +Inf		
fcvt.w.d rd, fs1 From rom double precision (fs1) to integer (re		1		Normalized negative		
fcvt.wu.d rd, fs1 From double precision (fs1) to integer (rd)				Not normalized negative		
fcvt.d.w fd, rs1 From integer with sign (rs1) to double precise				-0, +0		
fcvt.d.wu fd, rs1 From integer without sign (rs1) to double pre	ision (fd)			Normalized positive		
fcvt.s.d fd, fs1 From double (fs1) to single precision (fd)				Not normalized positive		
fcvt.d.s fd, fs1 From single (fs1) to double precision (fd)		8, 9		NaN		

