ARCOS Group

uc3m Universidad Carlos III de Madrid

Lesson 4 (I) The processor

Computer Structure Bachelor in Computer Science and Engineering




Contents

- Computer elements
- 2. Processor organization
- 3. Control unit
- 4. Execution of instructions
- 5. Control unit design
- 6. Execution modes
- 7. Interrupts
- 8. Computer startup
- 9. Performance and parallelism


Computer components

review




Processor components

review




Main motivation





- In lesson 3, we studied machine instructions and assembly programming.
- In lesson 4 we are going to study how the instructions are executed in the computer.

How C.U. works: Execute machine instructions





- At each clock cycle, the Control Unit (C.U.) sends the control signals via the control bus wires.
- Each element of the computer has inputs, outputs and control signals that indicate what value to output:
 - Move from an input to an output: S=Ex
 - Transform an input: S=f(E)







- Read from main memory the instruction pointed to by PC
- Increment PC
- Decode instruction
- Execute
- The PC register (program counter) holds the address of the next instruction to be executed.
- ▶ The RI register (instruction register) holds the instruction is currently executed.







- Read from main memory the instruction pointed to by PC
- Increment PC
- Decode instruction
- Execute
- The PC register (program counter) holds the address of the next instruction to be executed.
- ▶ The RI register (instruction register) holds the instruction is currently executed.






- Read from main memory the instruction pointed to by PC
- Increment PC
- Decode instruction
- Execute
- The PC register (program counter) holds the address of the next instruction to be executed.
- ▶ The RI register (instruction register) holds the instruction is currently executed.





- Read from main memory the instruction pointed to by PC
- Increment PC
- Decode instruction
- Execute


Other functions of the C.U.



- Resolving anomalous situations
 - Illegal instructions
 - Illegal memory accesses
 - •
- Attend to interruptions
- Control the communication with the peripherals.

Review


- Binary system based on 0 y I
- Building blocks:




Registers

▶ Element storing n bits at a time

- Output: I
 - During **the level**, the output is the value stored in the register.
- Input: I
 - Possible new value to be stored
- Control: I or 2
 - Load: in the falling edge the possible new value is stored
 - Reset: there may be a signal to set the register to zero




Register File (RF)




- A set of registers.
- Typically, the number of registers is power of 2.
 - n registers → log₂n bits to select any register
 - k bits for selecting one $\rightarrow 2^k$ registers
 - ► E.g.: with 32 registers, k=5
- Fundamental storage element.
 - Very fast access.

What value does RA need to have in order to get the contents of register 14 in A?




What value does RA need to have in order to get the contents of register 14 in A?


Arithmetic logic unit (ALU)



Control Unit (UC)




Connection of registers to a bus




BUS: element that allows transmission of several bits between storage elements

Connection of registers to a bus




Tristate buffer

- Special type of logic gate that can put its output in high impedance (Z).
- Useful to allow multiple connections to the same point.




E	C	S
0	0	Z
1	0	Z
0	1	0
1	1	1


Bus access



Bus access




Bus access




Example

What control signals must be activated to copy the content of RA in RB?




Example

- ▶ Datapath RB ← RA
- ▶ Initially all control signals deactivated




Example

- ▶ Datapath RB ← RA
- ▶ RB loading occurs on the falling edge



IMPORTANT

It is not possible to activate 2 or more tri-states on the same bus at the same time.



RT Language and Elementary Operations


▶ RT Language:

- Register transfer level language.
- It specifies what happens in the computer by elementary operations.


▶ Elementary operations:


- ▶ Transfer operations
 - ► MAR ← PC
- Processing operations
 - ▶ RI ← R2 + RT2





Example of transfer elemental operation





Elementary transfer operation:


- Source storage element
- Target storage element
- A path is established


xx:
$$A \leftarrow B$$
 [Tb, Ca]

▶ IMPORTANT

- Establish the path between origin and destination in the same cycle
- In the same cycle NOT:
 - ▶ Traverse a register
 - carry two values to a bus at the same time.

Example of process elemental operation





Elementary processing operation:


- Source element(s)
- Target element
- Transformation operation on the path

yy:
$$A \leftarrow B+D$$
 [SCI=b,SC2=d, Ca]

▶ IMPORTANT

- Establish the path between origin and destination in the same cycle
- In the same cycle NOT:
 - > Traverse a register
 - carry two values to a bus at the same time.


Structure of an elementary computer and WepSIM Simulator https://wepsim.github.io/wepsim/




Main features

- Main features of the elemental processor (EP)
 - ▶ 32 bits computer
 - Main memory:
 - Addressed by bytes
 - A clock cycle for reading and writing operations
 - Different types of registers available:
 - ▶ Register file of 32 <u>registers visible to programmers</u> (R0...R31)
 - \square Similar to MIPS: R0 = 0 y SP = R29
 - Registers not visible to programmers (RTI, RT2 and RT3)
 - □ Possible use for intermediate calculations within an instruction
 - Control registers (PC, IR, MAR, MBR) and state register (SR)
 - ☐ MAR, MBR, PC, SR, IR
- WepSIM simulates the E.P.:
 - https://wepsim.github.io/wepsim/

Structure of an elementary computer




Control signals



Control signals

- Memory access signals
- Load signals in registers
- Tri-state gate control signals
- MUX selection signals
- Register file control signals
- Other selection signals




General nomenclature:

- Mx: Selection in <u>multiplexor</u>
- Tx: <u>Tri-state</u> activation signal
- Cx: Register load signal
- Ry: Register file selection


Registers

- Registers visible to programmers
 - Registers in the register file (E.g. RISV-V: t0, t1, etc.)
- Control and status registers:
 - PC: program counter
 - ▶ IR: instruction register
 - SP: stack pointer (in the register file)
 - MAR: memory address register
 - ▶ MBR: memory data register
 - SR: status record
- Registers not visible to the user:
 - ▶ RTI, RT2 and RT3: CPU internal temporary registers

Structure of an elementary computer



Register file and auxiliar registers (RTI, RT2 and RT3)




Nomenclature:


- Ry: Register file selection
- Mx: Selection in multiplexer
- Tx: <u>Tri-state</u> activation signal
- Cx: Register load signal

Register file, RT I and RT2

- RA register output by A
- ▶ RB register output by B
- ▶ RC input C to the RC register
- ▶ LC activates writing for RC
- ▶ T9 copy A to the internal bus
- T10 copy B to the internal bus
- C4 from the internal bus to RTI
- ▶ T4 RTI output to internal bus
- C5 from the internal bus to RT2
- ▶ T5 RT2 output to internal bus




SWAP RI R2




SWAP RI R2

Elemental Op.	Signals




SWAP RI R2

Elemental Op.	Signals
RT1← R1	RA=00001, T9, C4




The data is loaded on RT1 on the falling edge. It will be available on RT1 during the **next** cycle.




SWAP RI R2

Elemental Op.	Signals
RT1← R1	RA=00001, T9, C4
R1 ← R2	RA=2 (00010), T9, RC=1, LC




SWAP RI R2


Elemental Op.	Signals
RT1← R1	RA=00001, T9, C4
R1 ← R2	RA=2 (00010), T9, RC=1, LC
R2 ← RT1	T4, RC=2 (00010), LC



The data is loaded on RT1 on the falling edge. It will be available on RT1 during the **next** cycle.

Structure of an elementary computer







ALU


- MA selection of operand A
- MB selection of operand B
- Cop operation code

Cop (Cop ₃ -Cop ₀)	Operation
0000	NOP
0001	A and B
0010	A or B
0011	not (A)
0100	A xor B
0101	Shift Right Logical (A) B= number of bits to shift
0110	Shift Right Arithmetic(A) B= number of bits to shift
0111	Shift left (A) B= number of bits to shift
1000	Rotate Right (A) B= number of bits to rotate
1001	Rotate Left (A) B= number of bits to rotate
1010	A + B
1011	A - B
1100	A * B (with overflow)
1101	A / B (integer division)
1110	A % B (integer division)
1111	LUI (A)






Cop (Cop ₃ -Cop ₀)	Operation
0000	NOP
0001	A and B
0010	A or B
0011	not (A)
0100	A xor B
0101	Shift Right Logical (A) B= number of bits to shift
0110	Shift Right Arithmetic(A) B= number of bits to shift
0111	Shift left (A) B= number of bits to shift
1000	Rotate Right (A) B= number of bits to rotate
1001	Rotate Left (A) B= number of bits to rotate
1010	A + B
1011	A - B
1100	A * B (with overflow)
1101	A / B (integer division)
1110	A % B (integer division)
1111	LUI (A)




Result	С	٧	N	Z
Positive result (0 is considered +)	0	0	0	0
Result == 0	0	0	0	1
Negative result	0	0	1	0
Overflow	0	1	0	0
Division by zero	0	1	0	1
Carrying at bit 32	1	0	0	0

Cop (Cop ₃ -Cop ₀)	Operation
0000	NOP
0001	A and B
0010	A or B
0011	not (A)
0100	A xor B
0101	Shift Right Logical (A) B= number of bits to shift
0110	Shift Right Arithmetic(A) B= number of bits to shift
0111	Shift left (A) B= number of bits to shift
1000	Rotate Right (A) B= number of bits to rotate
1001	Rotate Left (A) B= number of bits to rotate
1010	A + B
1011	A - B
1100	A * B (with overflow)
1101	A / B (integer division)
1110	A % B (integer division)
1111	LUI (A)




ADD R3 RI R2

Elem. Op.	Signals
R3← R1 + R2	RA=R1, RB=R2,
	Cop=+, T6, RC=R3, LC=1




The load is performed on R3 on the falling edge.

The data is available in register R3 for the next cycle.



SWAP RI R2


Elem. Op. Signals RT1← R1 RA=1, T9, C4 R1 ← R2 RA=2, T9, RC=1, LC R2 ← RT1 T4, RC=2, LC



SWAP RI R2

Elem. Op.	Signals
RT1← R1	RA=1, T9, C4
R1 ← R2	RA=2, T9, RC=1, LC
R2 ← RT1	T4, RC=2, LC


Elem. Op.	
R1←R1 ^ R2	R1 ← (R1 ^ R2)
R2←R1 ^ R2	R2 ← (R1 ^ R2) ^ R2
R1←R1 ^ R2	R1 ← (R1 ^ R2) ^ R1



SWAP RI R2

Elem. Op.	Signals
RT1← R1	RA=1, T9, C4
R1 ← R2	RA=2, T9, RC=1, LC
R2 ← RT1	T4, RC=2, LC


Elem. Op.	Signals
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC
R2←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=2, LC
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC



SWAP RI R2

Elem. Op.	Signals
RT1← R1	RA=1, T9, C4
R1 ← R2	RA=2, T9, RC=1, LC
R2 ← RT1	T4, RC=2, LC


Elem. Op.	Signals			
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC			
R2←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=2, LC			
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC			



SWAP RI R2

Elem. Op.	Signals
RT1← R1	RA=1, T9, C4
R1 ← R2	RA=2, T9, RC=1, LC
R2 ← RT1	T4, RC=2, LC

Elem. Op.	Signals
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC
R2←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=2, LC
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC



SWAP RI R2


Elem. Op.	Signals
RT1← R1	RA=1, T9, C4
R1 ← R2	RA=2, T9, RC=1, LC
R2 ← RT1	T4, RC=2, LC


Elem. Op.	Signals
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC
R2←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=2, LC
R1←R1 ^ R2	RA=1, RB=2, Cop=^, T6, RC=1, LC

Structure of an elementary computer

Main memory,

address register and data register





Nomenclature:


- MAR -> Address register
- MBR -> Data register

Main Memory

- ▶ R Read
- ▶ W –Write
- BE3-BE0 = AIA0 + BW
 - Access size (byte, word, half word)
- ▶ C0 from internal bus to MAR
- ► CI from data bus to MBR
- Ta output of MAR to the address bus
- ▶ Td MBR output to data bus
- TI MBR output to internal bus
- MI- selection for MBR: memory or internal bus

Memory access

- Synchronous: memory requires a certain number of cycles
- Asynchronous: the memory indicates when the operation is finished




BE (Byte-Enable) signals for reading

В	Bytes in memory				Bytes selection				Output t	o bus	
D31-D24	D23-D16	D15-D8	D7-D0	BE3	BE2	BEI	BE0	D31-D24	D23-D16	D15-D8	D7-D0
Byte 3	Byte 2	Byte I	Byte 0	0	0	0	0				Byte 0
Byte 3	Byte 2	Byte I	Byte 0	0	0	0	I			Byte I	
Byte 3	Byte 2	Byte I	Byte 0	0	0	I	0		Byte 2		
Byte 3	Byte 2	Byte I	Byte 0	0	0	I	- 1	Byte 3			
Byte 3	Byte 2	Byte I	Byte 0	0	I	0	Х			Byte I	Byte 0
Byte 3	Byte 2	Byte I	Byte 0	0	I	I	X	Byte 3	Byte 2		
Byte 3	Byte 2	Byte I	Byte 0	I	I	X	X	Byte 3	Byte 2	Byte I	Byte 0

BE (Byte-Enable) signals for writing

В	Bytes in memory				Bytes selection				Output t	o bus	
D31-D24	D23-D16	D15-D8	D7-D0	BE3	BE2	BEI	BE0	D31-D24	D23-D16	D15-D8	D7-D0
Byte 3	Byte 2	Byte I	Byte 0	0	0	0	0				Byte 0
Byte 3	Byte 2	Byte I	Byte 0	0	0	0	I			Byte I	
Byte 3	Byte 2	Byte I	Byte 0	0	0	I	0		Byte 2		
Byte 3	Byte 2	Byte I	Byte 0	0	0	-	I	Byte 3			
Byte 3	Byte 2	Byte I	Byte 0	0	1	0	X			Byte I	Byte 0
Byte 3	Byte 2	Byte I	Byte 0	0	I	1	X	Byte 3	Byte 2		
Byte 3	Byte 2	Byte I	Byte 0	I	I	X	X	Byte 3	Byte 2	Byte I	Byte 0

Memory Access size




Nomenclature:


- MAR -> Addresss register
- MBR -> Data register

- Byte Selector: selects which bytes are stored in MBR while reading and copy to the bus on writes.
 - ▶ BW=0: access to **byte**
 - BW=01: access to half word
 - ▶ BW=II: word access
- ▶ SE: sign extension
 - 0: does not extend the sign in smaller accesses of a word
 - I: extends the sign in smaller word accesses

elemental operations in main memory




access to 1 cycle synchronous main memory




Elem. Op.	Signals
MAR ← <address></address>	, C0

access to 1 cycle synchronous main memory



Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11


access to 1 cycle synchronous main memory



Reading a word

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11

access to 1 cycle synchronous main memory




Reading a word

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11

Elem. Op.	Signals
MAR ← <address></address>	, C0

access to 1 cycle synchronous main memory




Reading a word

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← <data></data>	, C1

access to 1 cycle synchronous main memory




Reading a word

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← <data></data>	, C1
Writing cycle	Ta, Td, W, BW=11

access to 1 cycle synchronous main memory




Reading a word

Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← MP[MAR]	Ta, R, M1, C1, BW=11


Elem. Op.	Signals
MAR ← <address></address>	, C0
MBR ← <data></data>	, C1
Writing cycle	Ta, Td, W, BW=11

access to 2 cycle synchronous main memory



Elem. Op.	Signals
MAR ← <address></address>	, C0
Reading cycle	Ta, R,
Reading cycle, MBR ← MP[MAR]	Ta, R, M1, C1, BW=11


Structure of an elementary computer




Program Counter

Program Counter (PC):

- ▶ C2, M2
 - PC ← PC + 4
- ► C2 from internal bus to PC
- ▶ T2 from PC to internal bus




Instruction register



- ▶ C3 from internal bus to IR
- SELEC: Transfer IR content to the bus
 - ▶ Size: Size
 - Offset: displacement
 - Start bit (less significant)
 - ▶ SE: sign extension


Selector circuit

Selection without sign extension(SE = 0)




Selector circuit

Selection without sign extension(SE = 1)




Status register

- Stores information (status bits) about the status of the program being executed on the processor:
 - Result of the last operation in the ALU: C, V, N, Z
 - If the processor is running in kernel mode or user mode (U)
 - Whether interruptions are enabled or not (I)
- Associated control signals:
 - C7 from internal bus to SR
 - SelP, M7 − flags from ALU, I, o U to SR
 - T8 from SR to internal bus




Status register



SELEC Operation:

Structure of an elementary computer



Cop

c´


Processor

CVNZ

Control unit Phases of execution of an instruction

Basic functions:

- Reading instructions from memory
- Decoding
- Execution of instructions



Instruction execution phases

Instruction Reading or fetch

- Read the instruction stored in the memory address indicated by PC and take it to IR.
- PC is updated to point to the next instruction

Decoding

- Analysis of the instruction in IR to determine:
 - The operation to be performed.
 - Address to be applied.
 - Control signals to be activated


Execution

Generation of the control signals in each clock cycle.

Clock


- element
- A computer is a synchronous element
- Controls the operation
- ▶ The clock regulates the operations in a given time:
 - In a clock cycle one or more elementary operations are executed as long as there is no conflict
 - The necessary control signals are kept active during the cycle
- In the same cycle you can perform
 - MAR ← PC and RT3 ← RT2 + RT1
- In the same cycle it is not possible to perform
 - ▶ MAR \leftarrow PC and RI \leftarrow RT3 why?

Description of the Control Unit activity



Lectura 、


Description of the Control Unit activity



Ciclo de Lectura

Fetch (Elemental Operations)

Cycle	Elem. Op.	
CI	MAR ← PC	
C2	PC ← PC + 4	
C3	MBR ← MP	
C4	IR← MBR	



Possibility of simultaneous operations


Fetch (Control Signals)


- Specification of the active control signals in each clock cycle
 - Can be generated from the RT level.

Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M2 Ta, R, C1, M1, BW=11
C3	IR← MBR	T1, C3

Example

▶ lw \$reg, dir





Cycle

CI

C2

C3

C4


C5

C6

C7


op.	rs	rt	dir
6 bits	5 bits	5 bits	16 bits

Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M2 Ta, R, C1, M1, BW=11
C3	IR← MBR	TI, C3
C4	Decoding	A0, B=0, C=0
C5		
C6		
C7		






Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M2 Ta, R, C1, M1, BW=11
C3	IR← MBR	TI, C3
C4	Decoding	A0, B=0, C=0
C5	MAR ← RI(dir)	C0,T3, Size = 10000 Offset = 00000
C6		
C7		




op.	rs	rt	dir
6 bits	5 bits	5 bits	l6 bits

Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M2 Ta, R, C1, M1, BW=11
C3	IR← MBR	TI, C3
C4	Decoding	A0, B=0, C=0
C5	MAR ← RI(dir)	C0,T3, Size = 10000 Offset = 00000
C6	MBR ← MP	Ta, R, CI, MI, BW=II
C7		



op.	rs	rt	dir
6 bits	5 bits	5 bits	l6 bits

Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M2 Ta, R, C1, M1, BW=11
C3	IR← MBR	TI, C3
C4	Decoding	A0, B=0, C=0
C5	MAR ← RI(dir)	C0,T3, Size = 10000 Offset = 00000
C6	MBR ← MP	Ta, R, CI, MI, BW=11
C7	\$reg ←MBR	TI, RC=id \$reg, LC



Execution of jr rs1

31	20 19	15 14 1	2 11	7 6	0
offset[11:0]	rs1	000	rd	11001	11

Cycle	Elem. Op.	Control Signals
CI	MAR ← PC	T2, C0
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$	C2, M1 Ta, R, C1, M1, BW=11
C3	IR← MBR	TI, C3
C4	Decod.	
C5	PC← rs I	C2, RA=n1 de RS1,T9, C2

Exercises

Instructions that fit in one word:

- sw \$reg, dir (MIPS instruction)
- add \$rd, \$ro1, \$ro2
- addi \$rd, \$ro1, inm
- lw \$reg1, desp(\$reg2)
- sw \$reg1, desp(\$reg2)
- j dir
- jr \$reg
- beq \$ro1, \$ro2, desp

beqz \$reg, desplaz

Cycle	Elem. Op.
CI	MAR ← PC
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$
C3	IR←MBR
C4	Decoding
C5	\$reg + \$0
C6	Si SR.Z == 0 jump to fetch
C7	RT2 ←PC
C8	RTI ← IR(desplaz)
C9	PC ← RT1 + RT2

Si
$$\$ reg == 0$$

PC \leftarrow PC + desp

Instructions that take up several words

Example: addm R1, addr R1 \leftarrow R1 + MP[addr]

Format:

addm	R1	addr (address)
1 ^a word		2ª word

Cycle	Elem. Op.
CI	MAR ← PC
C2	$PC \leftarrow PC + 4$, $MBR \leftarrow MP$
C3	IR← MBR
C4	Decoding
C5	MAR← PC

Cycle	Elem. Op.
C6	MBR← MP, PC ← PC + 4
C7	MAR ← MBR
C8	MBR ← MP
С9	RTI ← MBR
CI0	RI ← RI + RTI

Example

ADD (R_2) R_3 (R_4)

A. Fetch + Decod.

2.- RI \leftarrow Memory(MAR)

3.- PC ← PC + "4"

4.- Decoding

B. Fetch operands.

5.- MAR
$$\leftarrow$$
 R₄

6.- MBR← Memory(MAR)

7.- RTI \leftarrow MBR

c. Execution

8.- MBR
$$\leftarrow$$
 R₃ + RTI

D. Store results

9.- MAR
$$\leftarrow$$
 R₂

10.- Memory(MAR) \leftarrow MBR

Warnings remember don'ts, everything else is yes...

- It is not possible to go through a register in the clock cycle
- It is not possible to take two or more values to a bus at the same time
- 3. It is not possible to set a datapath if the circuitry does not enable it.