
Design Compiler

A synthesis tool takes an RTL hardware description and a standard cell library as input and produces a gate- level netlist as output.

The resulting gate-level netlist is a completely structural description with standard cells only at the leaves of the design.



The Design Compiler product includes the following technologies:

• **DC Expert** optimizes designs for area, timing, and power using wire load models for delay estimation.

Additional Features:


- Hierarchical compile (top down or bottom up)
- •Full and incremental compile techniques
- ·Sequential optimization for complex flip-flops and latches
- Time borrowing for latch-based designs
- Timing analysis
- •Command-line interface and graphical user interface.


Design Vision

- Graphical user interface (GUI) for the Synopsys logic synthesis environment.
- Provides analysis tools for viewing and analyzing designs at the generic technology (GTECH) and gate level.
- When you start the tool in topographical mode, the Design Vision layout window lets you analyze physical constraints, timing, and congestion in your floorplan.
- A layout view displays floorplan constraints, critical timing paths, and congested areas in a single, flat view of the physical design.
- Thisinformation can help to guide later optimization operations in Design Compiler and other Synopsys tools.

Synthesis Script Flow

- 1. Configuration of ward
- 2. Library variables
- 3. Read design
- 4. Compile
- 5. Elaborate
- 6. Reports
- 7. Write design





pLevel.2 (MemoryController) - [Schematic.5 MemoryController] ributes S<u>c</u>hematic <u>T</u>iming <u>T</u>est <u>P</u>ower <u>W</u>indow Help MemoryController 1

