


STM8L151xx, STM8L152xx

8-bit ultralow power MCU, up to 32 KB Flash, 1 KB Data EEPROM RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators

Preliminary data

Features

- Operating conditions
 - Operating power supply range 1.8 V to 3.6 V (down to 1.65 V at power down)
 - Temperature range: 40 °C to 85 or 125 °C
- Low power features
 - 5 low power modes: Wait , Low power run (5.4 μA), Low power wait (3 μA), Active-halt with RTC (1 μA), Halt (400 nA)
 - Dynamic consumption: 192 μA/MHz
 - Ultralow leakage per I/0: 50 nA
 - Fast wakeup from Halt: 5 µs
- Advanced STM8 core
 - Harvard architecture and 3-stage pipeline
 - Max freq. 16 MHz, 16 CISC MIPS peak
 - Up to 40 external interrupt sources
- Reset and supply management
 - Low power, ultrasafe BOR reset with 5 selectable thresholds
 - Ultralow power POR/PDR
 - Programmable voltage detector (PVD)
- Clock management
 - 1 to 16 MHz crystal oscillator
 - 32 kHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC
 - Internal 38 kHz low consumption RC
 - Clock security system
- Low power RTC
 - BCD calendar with alarm interrupt
 - Auto-wakeup from Halt w/ periodic interrupt
- LCD:up to 4x28 segments w/ step-up converter
- Memories
 - Up to 32 KB of Flash program memory and
 1 Kbyte of data EEPROM with ECC, RWW
 - Flexible write and read protection modes
 - Up to 2 Kbytes of RAM
- DMA
 - 4 channels; supported peripherals: ADC, DAC, SPI, I2C, USART, timers
 - 1 channel for memory-to-memory
- 12-bit DAC with output buffer



- 12-bit ADC up to 1 Msps/25 channels
 - T. sensor and internal reference voltage
- 2 Ultralow power comparators
 - 1 with fixed threshold and 1 rail to rail
 - Wakeup capability
- Timers
 - Two 16-bit timers with 2 channels (used as IC, OC, PWM), quadrature encoder
 - One 16-bit advanced control timer with 3 channels, supporting motor control
 - One 8-bit timer with 7-bit prescaler
 - 2 watchdogs: 1 Window, 1 Independent
 - Beeper timer with 1, 2 or 4 kHz frequencies
- Communication interfaces
 - Synchronous serial interface (SPI)
 - Fast I2C 400 kHz SMBus and PMBus
 - USART (ISO 7816 interface and IrDA)
- Up to 41 I/Os, all mappable on interrupt vectors
- Up to 16 capacitive sensing channels with free firmware
- Development support
 - Fast on-chip programming and non intrusive debugging with SWIM
 - Bootloader using USART
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM8L151xx (without LCD)	STM8L151C6, STM8L151C4, STM8L151K6, STM8L151K4, STM8L151G6, STM8L151G4
STM8L152xx (with LCD)	STM8L152C6, STM8L152C4, STM8L152K6, STM8L152K4

Contents

1	Intro	luction	8
2	Desc	ription	В
	2.1	Device overview	0
	2.2	Ultralow power continuum	1
3	Func	tional overview12	2
	3.1	Low power modes	3
	3.2	Central processing unit STM8	3
		3.2.1 Advanced STM8 Core	3
		3.2.2 Interrupt controller	4
	3.3	Reset and supply management	5
		3.3.1 Power supply scheme	5
		3.3.2 Power supply supervisor	5
		3.3.3 Voltage regulator	5
	3.4	Clock management	6
	3.5	Low power real-time clock	7
	3.6	LCD (Liquid crystal display)	8
	3.7	Memories	8
	3.8	DMA 18	8
	3.9	Analog-to-digital converter	8
	3.10	Digital-to-analog converter (DAC)	9
	3.11	Ultralow power comparators	9
	3.12	System configuration controller and routing interface	9
	3.13	Timers	9
		3.13.1 TIM1 - 16-bit advanced control timer	0
		3.13.2 16-bit general purpose timers	0
		3.13.3 8-bit basic timer	0
	3.14	Watchdog timers	1
		3.14.1 Window watchdog timer	1
		3.14.2 Independent watchdog timer	1
	3.15	Beeper 2	1

	3.16	Commi	unication interfaces	. 21
		3.16.1	SPI	21
		3.16.2	I ² C	21
		3.16.3	USART	22
	3.17	Infrared	d (IR) interface	. 22
	3.18	Develo	pment support	. 22
4	Pin d	lescript	ion	. 23
	4.1	System	configuration options	. 30
5	Mem	ory and	register map	. 31
	5.1	Memor	y mapping	. 31
	5.2	Registe	er map	. 32
6	Inter	rupt vec	ctor mapping	. 50
7	Optio	on bytes	S	. 52
8			rameters	
o .	8.1	•	eter conditions	
	0.1	8.1.1	Minimum and maximum values	
		8.1.2	Typical values	
		8.1.3	Typical curves	
		8.1.4	Loading capacitor	
		8.1.5	Pin input voltage	
	8.2		te maximum ratings	
	8.3		ing conditions	
	0.3	8.3.1	General operating conditions	
		8.3.2	Power-up / power-down operating conditions	
		8.3.3	Supply current characteristics	
		8.3.4	Clock and timing characteristics	
		8.3.5	Memory characteristics	
		8.3.6	I/O port pin characteristics	
		8.3.7	Communication interfaces	
		8.3.8	LCD controller (STM8L152xx only)	
		8.3.9	Embedded reference voltage	
		8.3.10	Temperature sensor	
		5.5.10		52

^ -		
Co	nte	nts

STM8L151xx, STM8L152xx

		8.3.11	Comparator characteristics	83
		8.3.12	12-bit DAC characteristics	84
		8.3.13	12-bit ADC1 characteristics	87
		8.3.14	EMC characteristics	89
	8.4	Therma	al characteristics	91
9	Pack	kage cha	aracteristics	93
	9.1	ECOPA	ACK	93
	9.2	Packag	ge mechanical data	94
10	Devi	ce ordei	ring information	99
11	Povi	eion hie	tory	100

List of tables

Table 1.	Device summary	1
Table 2.	STM8L15x low power device features and peripheral counts	
Table 3.	Timer feature comparison	
Table 4.	STM8L15x pin description	
Table 5.	Flash and RAM boundary addresses	
Table 6.	I/O port hardware register map	
Table 7.	General hardware register map	
Table 8.	CPU/SWIM/debug module/interrupt controller registers	48
Table 9.	Interrupt mapping	50
Table 10.	Option byte addresses	
Table 11.	Option byte description	
Table 12.	Voltage characteristics	
Table 13.	Current characteristics	
Table 14.	Thermal characteristics	57
Table 15.	General operating conditions	58
Table 16.	Operating conditions at power-up / power-down	
Table 17.	Total current consumption in Run mode	
Table 18.	Total current consumption in Wait mode	
Table 19.	Total current consumption and timing in Low power run mode at VDD = 1.65 V to	
	3.6 V	64
Table 20.	Total current consumption in Low power wait mode at VDD = 1.65 V to 3.6 V	65
Table 21.	Total current consumption and timing in Active-halt mode at VDD = 1.65 V to 3.6 V	
Table 22.	Total current consumption and timing in Halt mode at VDD = 2 V	
Table 23.	Peripheral current consumption	
Table 24.	HSE external clock characteristics	
Table 25.	LSE external clock characteristics	
Table 26.	HSE oscillator characteristics	
Table 27.	LSE oscillator characteristics	
Table 28.	HSI oscillator characteristics	
Table 29.	LSI oscillator characteristics	
Table 30.	RAM and hardware registers	
Table 31.	Flash program memory	
Table 32.	I/O static characteristics	
Table 33.	Output driving current (standard ports)	
Table 34.	Output driving current (true open drain ports)	
Table 35.	Output driving current (PA0 with high sink LED driver capability)	
Table 36.	NRST pin characteristics	
Table 37.	SPI1 characteristics	
Table 38.	I2C characteristics	80
Table 39.	LCD characteristics	81
Table 40.	Reference voltage characteristics	
Table 41.	TS characteristics	
Table 42.	Comparator 1 characteristics	
Table 43.	Comparator 2 characteristics	
Table 44.	DAC characteristics, output on PF0	
Table 45.	DAC output on PB4-PB5-PB6	
Table 46.	ADC1 characteristics	



List of tables

STM8L151xx, STM8L152xx

Table 47.	ADC1 accuracy	. 88
Table 48.	EMS data	. 90
Table 49.	EMI data	. 90
Table 50.	ESD absolute maximum ratings	. 91
Table 51.	Electrical sensitivities	. 91
Table 52.	Thermal characteristics	. 92
Table 53.	WFQFPN28 – 28-lead very very thin fine pitch quad flat no-lead package (4 x 4), package mechanical data	. 94
Table 54.	WFQFPN32 – 32-lead very very thin fine pitch quad flat no-lead package (5 x 5), package mechanical data	. 95
Table 55.	LQFP32 – 32-pin low profile quad flat package, package mechanical data	
Table 56.	VFQFPN48 – very thin fine pitch quad flat pack no-lead 7 × 7 mm, 0.5 mm	
	pitch package mechanical data	. 97
Table 57.	LQFP48 – 48-pin low profile quad flat package (7x7), package mechanical data	

List of figures

Figure 1.	STM8L15xxx device block diagram	12
Figure 2.	STM8L15x clock tree diagram	17
Figure 3.	STM8L151Gx 28-pin package pinout	23
Figure 4.	STM8L151Kx 32-pin package pinout (without LCD)	23
Figure 5.	STM8L152Kx 32-pin package pinout (with LCD)	23
Figure 6.	STM8L151Cx 48-pin pinout (without LCD)	24
Figure 7.	STM8L152Cx 48-pin pinout (with LCD)	24
Figure 8.	Memory map	31
Figure 9.	Pin loading conditions	55
Figure 10.	Pin input voltage	56
Figure 11.	POR/BOR thresholds	60
Figure 12.	HSE oscillator circuit diagram	70
Figure 13.	LSE oscillator circuit diagram	
Figure 14.	Recommended NRST pin configuration	
Figure 15.	SPI timing diagram - slave mode and CPHA=0	78
Figure 16.	SPI timing diagram - slave mode and CPHA=1	
Figure 17.	SPI timing diagram - master mode	
Figure 18.	Typical application with I2C bus and timing diagram	
Figure 19.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 20.	Power supply and reference decoupling (VREF+ connected to VDDA)	89
Figure 21.	WFQFPN28 – 28-lead very very thin fine pitch quad flat no-lead package outline (4 x 4).	
Figure 22.	Recommended footprint (dimensions in mm)	94
Figure 23.	WFQFPN32 – 32-lead very very thin fine pitch quad flat no-lead package	
	outline (5 x 5)	
Figure 24.	LQFP32 – 32-pin low profile quad flat package outline	
Figure 25.	VFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline	
Figure 26.	Recommended footprint (dimensions in mm)	
Figure 27.	LQFP48 – 48-pin low profile quad flat package outline (7x7)	98
Figure 28	STM8I 15xxx ordering information scheme	99

1 Introduction

This document describes the STM8L15xxx family features, pinout, mechanical data and ordering information.

For more details on the whole STMicroelectronics Ultralow power family please refer to Section 2.2: Ultralow power continuum on page 11.

The reference manual and Flash programming manuals will be available soon.

For information on the debug module and SWIM (single wire interface module), refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).

For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).

2 Description

The STM8L15xxx devices are members of the STM8L Ultralow power 8-bit family. They are referred to as medium-density devices in the STM8L15xxx reference manual (RM0031) and in the STM8L Flash programming manual (PM0054). They provide the following benefits:

- Integrated system
 - Up to 32 Kbytes of medium-density embedded Flash program memory
 - 1 Kbyte of data EEPROM
 - Internal high speed and low-power low speed RC.
 - Embedded reset
- Ultralow power consumption
 - 192 μA/MHZ (dynamic consumption)
 - 1 μA in Active-halt mode
 - Clock gated system and optimized power management
 - Capability to execute from RAM for Low power wait mode and Low power run mode
- Advanced features
 - Up to 16 MIPS at 16 MHz CPU clock frequency
 - Direct memory access (DMA) for memory-to-memory or peripheral-to-memory access.
- Short development cycles
 - Application scalability across a common family product architecture with compatible pinout, memory map and modular peripherals.
 - Wide choice of development tools

The STM8L15xxx family operates from 1.8 V to 3.6 V (down to 1.65 V at power down) and is available in the -40 to +85 $^{\circ}$ C and -40 to +125 $^{\circ}$ C temperature ranges.

The STM8L15xxx Ultralow power family features the enhanced STM8 CPU core providing increased processing power (up to 16 MIPS at 16 MHz) while maintaining the advantages of

8/101 Doc ID 15962 Rev 2

a CISC architecture with improved code density, a 24-bit linear addressing space and an optimized architecture for low power operations.

The family includes an integrated debug module with a hardware interface (SWIM) which allows non-intrusive In-Application debugging and ultrafast Flash programming.

All STM8L15xxx microcontrollers feature embedded data EEPROM and low power low-voltage single-supply program Flash memory.

The STM8L15xxx family 8-bit microcontrollers incorporate an extensive range of enhanced I/Os and peripherals. All devices offer 12-bit ADC, DAC, two comparators, Real-time clock three 16-bit timers, one 8-bit timer as well as standard communication interface such as SPI, I2C and USART. A 4x28-segment LCD is available on the STM8L152xx line.

The modular design of the peripheral set allows the same peripherals to be found in different ST microcontroller families including 32-bit families. This makes any transition to a different family very easy, and simplified even more by the use of a common set of development tools.

These features make the STM8L15xxx microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors

Figure 1 on page 12 shows the general block diagram of the device family.

Six different packages are proposed from 28 to 48 pins. Depending on the device chosen, different sets of peripherals are included. *Section 3 on page 12* gives an overview of the complete range of peripherals proposed in this family.

All STM8L Ultralow power products are based on the same architecture with the same memory mapping and a coherent pinout.

2.1 Device overview

Table 2. STM8L15x low power device features and peripheral counts

Fe	atures	STM8	L151Gx	STM8I	_15xKx	STM8L15xCx			
Flash (Kbytes)		16	32	16	32	16	32		
Data EEPROM ((Kbytes)		1						
RAM-Kbytes			2	:	2	:	2		
LCD	I	No	4x1	7 ⁽¹⁾	4x2	8 ⁽¹⁾			
	Basic	(8	1 -bit)		1 ·bit)		1 bit)		
Timers	General purpose	(16	2 6-bit)		2 -bit)		2 -bit)		
	Advanced control	(16	1 6-bit)		1 -bit)		1 -bit)		
	SPI		1	1		1			
Communication interfaces	I2C		1	1		1			
	USART	1		1		1			
GPIOs		2	6 ⁽³⁾	30 ⁽²⁾⁽³⁾ (or 29 ⁽¹⁾⁽³⁾	41 ⁽³⁾			
12-bit synchroniz (number of chan		1 (18)		1 (22 ⁽²⁾ or 21 ⁽¹⁾)		1 (25)			
12-Bit DAC (number of chan	nels)		1 (1)	1 (1)		1 (1)			
Comparators CC	DMP1/COMP2		2	2		2			
Others		RTC, window watchdog, independent watchdog, 16-MHz and 38-kHz internal RC, 1- to 16-MHz and 32-kHz external oscillates.							
CPU frequency				16	MHz				
Operating voltage	je	1.8 V to 3.6 V (down to 1.65 V at power down)							
Operating temper			-40 to +85 °C	/ -40 to +125	°C				
Packages	WFQFPN28 ⁽⁴⁾ (4x4; 0.8 mm thickness)		WFQFPN32 ⁽⁵⁾ (5x5; 0.8 mm thickness) LQFP32(7x7)		VFQFPN48 ⁽⁶⁾ (4x4; 1 mm thickness) LQFP48				

^{1.} STM8L152xx versions only

^{2.} STM8L151xx versions only

^{3.} The number of GPIOs given in this table includes the NRST/PA1 pin but the application can use the NRST/PA1 pin as general purpose output only (PA1).

WFQFPN28 package used in the sampling phase. In the production phase, the UFQFPN28 package will be used with a thickness equal to 0.6 mm.

WFQFPN32 package used in the sampling phase. In the production phase, the UFQFPN32 package will be used with a thickness equal to 0.6 mm.

VFQFPN48 package used in the sampling phase. In the production phase, the UFQFPN48 package will be used with a thickness equal to 0.6 mm.

2.2 Ultralow power continuum

The Ultralow power STM8L151xx and STM8L152xx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers UtraLowPower strategy which also includes STM8L101xx and STM32L15xxx. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture, and features.

They are all based on STMicroelectronics 0.13 µm ultralow leakage process.

Note: 1 The STM8L151xx and STM8L152xx are pin-to-pin compatible with STM8L101xx devices.

2 The STM32L family is pin-to-pin compatible with the general purpose STM32F family. Please refer to STM32L15x documentation for more information on these devices.

Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex[™]-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the Ultralow power performance to range from 5 up to 33.3 DMIPs.

Shared peripherals

STM8L151xx/152xx and STM32L15xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC1, DAC, and comparators COMP1/COMP2
- Digital peripherals: RTC and some communication interfaces

Common system strategy

To offer flexibility and optimize performance, the STM8L151xx/152xx and STM32L15xx devices use a common architecture:

- Same power supply range from 1.8 to 3.6 V, down to 1.65 V at power down
- Architecture optimized to reach ultralow consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy for both STM8L15xxx and STM32L15xxx including power-on reset, power-down reset, brownout reset and programmable voltage detector.


Features

ST UtraLowPower continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes

3 **Functional overview**

Figure 1. STM8L15xxx device block diagram



Legend:

ADC: Analog-to-digital converter BOR: Brownout reset

DMA: Direct memory access DAC: Digital-to-analog converter

I²C: Inter-integrated circuit multimaster interface IWDG: Independent watchdog

LCD: Liquid crystal display POR/PDR: Power on reset / power down reset

RTC: Real-time clock

SPI: Serial peripheral interface SWIM: Single wire interface module

USART: Universal synchronous asynchronous receiver transmitter

WWDG: Window watchdog

3.1 Low power modes

The STM8L15xxx supports five low power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Wait mode: CPU clock is stopped, but selected peripherals keep running. An internal
 or external interrupt or a Reset can be used to exit the microcontroller from Wait mode
 (WFE or WFI mode). Wait consumption is around 350 μA.
- Low power run mode: CPU clock runs. Flash, data EEPROM, voltage regulator and all peripherals are stopped except RTC and one other peripheral which can remain active (ex: one timer). Execution is done from RAM with a low speed oscillator (LSI or LSE). The microcontroller enters Low power run mode by software and can exit from this mode by software or by a Reset.
 - All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power run mode consumption is around 5.4 μ A (peripherals OFF).
- Low power wait mode: This mode is entered when executing a Wait for event in Low power run mode. It is similar to Low power run mode except that the CPU clock is stopped. The wakeup from this mode is triggered by a Reset or by an internal or external event (peripheral event generated by the timers, serial interfaces, DMA controller (DMA1), comparators and I/O ports). When the wakeup is triggered by an event, the system goes back to Low power run mode.

 All interrupts must be masked. They cannot be used to exit the microcontroller from this mode. Low power wait mode consumption is around 3 μA (peripherals OFF).
- Active-halt mode: CPU and peripheral clocks are stopped, except RTC. The wakeup can be triggered by RTC interrupts, external interrupts or reset. Active-halt consumption with RTC on LSI is 0.9 μA. Active-halt consumption with RTC on LSE is 1 μA.
- Halt mode: CPU and peripheral clocks are stopped, the device remains powered on. The wakeup is triggered by an external interrupt or reset. A few peripherals have also a wakeup from Halt capability. Switching off the internal reference voltage reduces power consumption. Through software configuration it is also possible to wake up the device without waiting for the internal reference voltage wakeup time to have a fast wakeup time of 6 μs. Halt consumption is 400 nA.

Dynamic consumption in run mode is 190 µA/MHz.

3.2 Central processing unit STM8

3.2.1 Advanced STM8 Core

The 8-bit STM8 core is designed for code efficiency and performance with an Harvard architecture and a 3-stage pipeline.

It contains 6 internal registers which are directly addressable in each execution context, 20 addressing modes including indexed indirect and relative addressing, and 80 instructions.

Architecture and registers

- Harvard architecture
- 3-stage pipeline
- 32-bit wide program memory bus single cycle fetching most instructions
- X and Y 16-bit index registers enabling indexed addressing modes with or without

offset and read-modify-write type data manipulations

- 8-bit accumulator
- 24-bit program counter 16 Mbyte linear memory space
- 16-bit stack pointer access to a 64 Kbyte level stack
- 8-bit condition code register 7 condition flags for the result of the last instruction

Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located anywhere in the address space
- Stack pointer relative addressing mode for local variables and parameter passing

Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

3.2.2 Interrupt controller

The STM8L15xxx features a nested vectored interrupt controller:

- Nested interrupts with 3 software priority levels
- 32 interrupt vectors with hardware priority
- Up to 40 external interrupt sources on 11 vectors
- Trap and reset interrupts

3.3 Reset and supply management

3.3.1 Power supply scheme

The device requires a 1.65 V to 3.6 V operating supply voltage (V_{DD}). The external power supply pins must be connected as follows:

- V_{SS}; V_{DD} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supply for I/Os and for the internal regulator. Provided externally through V_{DD} pins, the corresponding ground pin is V_{SS}.
- V_{SSA}; V_{DDA} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for analog peripherals (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC1 is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{SSIO} ; V_{DDIO} = 1.8 to 3.6 V, down to 1.65 V at power down: external power supplies for I/Os. V_{DDIO} and V_{SSIO} must be connected to V_{DD} and V_{SS} , respectively.
- V_{REF+}; V_{REF-} (for ADC1): external reference voltage for ADC1. Must be provided externally through V_{REF+} and V_{REF-} pin.
- V_{REF+} (for DAC): external voltage reference for DAC must be provided externally through V_{REF+}.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR), coupled with a brownout reset (BOR) circuitry. At power-on, BOR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the V_{DD} min value at power down is 1.65 V).

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Halt mode, it is possible to automatically switch off the internal reference voltage (and consequently the BOR) in Halt mode. The device remains in reset state when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The STM8L15xxx embeds an internal voltage regulator for generating the 1.8 V power supply for the core and peripherals.

This regulator has two different modes:

- Main voltage regulator mode (MVR) for Run, Wait for interrupt (WFI) and Wait for event (WFE) modes.
- Low power voltage regulator mode (LPVR) for Halt, Active-halt, Low power run and Low power wait modes.

When entering Halt or Active-halt modes, the system automatically switches from the MVR to the LPVR in order to reduce current consumption.

3.4 Clock management

The clock controller distributes the system clock (SYSCLK) coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

Features

- Clock prescaler: to get the best compromise between speed and current consumption the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- Safe clock switching: Clock sources can be changed safely on the fly in run mode through a configuration register.
- Clock management: To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock sources: 4 different clock sources can be used to drive the system clock:
 - 1-16 MHz High speed external crystal (HSE)
 - 16 MHz High speed internal RC oscillator (HSI)
 - 32.768 Low speed external crystal (LSE)
 - 38 kHz Low speed internal RC (LSI)
- RTC and LCD clock sources: the above four sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- Startup clock: After reset, the microcontroller restarts by default with an internal 2 MHz clock (HSI/8). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): This feature can be enabled by software. If a HSE clock failure occurs, the system clock is automatically switched to HSI.
- Configurable main clock output (CCO): This outputs an external clock for use by the application.




Figure 2. STM8L15x clock tree diagram

3.5 Low power real-time clock

The real-time clock (RTC) is an independent binary coded decimal (BCD) timer/counter.

Six byte locations contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day months are made automatically.

It provides a programmable alarm and programmable periodic interrupts with wakeup from Halt capability.

- Periodic wakeup time using the 32.768 kHz LSE with the lowest resolution (of 61 μ s) is from min. 122 μ s to max. 3.9 s. With a different resolution, the wakeup time can reach 36 hours
- Periodic alarms based on the calendar can also be generated from every second to every year
- Active-halt consumption with LSI and Auto-wakeup: 0.9 μA
- Active-halt consumption with LSE, calendar and auto-wakeup: 1 μA

3.6 LCD (Liquid crystal display)

The liquid crystal display drives up to 4 common terminals and up to 28 segment terminals to drive up to 112 pixels.

- Internal step-up converter to guarantee contrast control whatever V_{DD}.
- Static 1/2, 1/3, 1/4 duty supported.
- Static 1/2, 1/3 bias supported.
- Phase inversion to reduce power consumption and EMI.
- Up to 4 pixels which can programmed to blink.
- The LCD controller can operate in Halt mode.

Note: Unnecessary segments and common pins can be used as general I/O pins.

3.7 Memories

The STM8L15xxx devices have the following main features:

- Up to 2 Kbytes of RAM
- The non-volatile memory is divided into three arrays:
 - Up to 32 Kbytes of medium-density embedded Flash program memory
 - 1 Kbyte of Data EEPROM
 - Option bytes.

The EEPROM embeds the error correction code (ECC) feature. It supports the read-while-write (RWW): it is possible to execute the code from the program matrix while programming/erasing the data matrix.

The option byte protects part of the Flash program memory from write and readout piracy.

3.8 DMA

A 4-channel direct memory access controller (DMA1) offers a memory-to-memory and peripherals-from/to-memory transfer capability. The 4 channels are shared between the following IPs with DMA capability: ADC1, DAC, I2C1, SPI1, USART1, the 4 Timers.

3.9 Analog-to-digital converter

- 12-bit analog-to-digital converter (ADC1) with 25 channels (including 1 fast channel), temperature sensor and internal reference voltage
- Conversion time down to 1 μs with f_{SYSCLK}= 16 MHz
- Programmable resolution
- Programmable sampling time
- Single and continuous mode of conversion
- Scan capability: automatic conversion performed on a selected group of analog inputs
- Analog watchdog
- Triggered by timer

Note: ADC1 can be served by DMA1.

3.10 Digital-to-analog converter (DAC)

- 12-bit DAC with output buffer
- Synchronized update capability using TIM4
- DMA capability
- External triggers for conversion
- Input reference voltage V_{RFF+} for better resolution

Note: DAC can be served by DMA1.

3.11 Ultralow power comparators

The STM8L15x embeds two comparators (COMP1 and COMP2) sharing the same current bias and voltage reference. The voltage reference can be internal or external (coming from an I/O).

- One comparator with fixed threshold (COMP1).
- One comparator rail to rail with fast or slow mode (COMP2). The threshold can be one
 of the following:
 - DAC output
 - External I/O
 - Internal reference voltage or internal reference voltage submultiple (1/4, 1/2, 3/4)

The two comparators can be used together to offer a window function. They can wake up from Halt mode.

3.12 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports. TIM4 and ADC1 DMA channels can also be remapped.

The highly flexible routing interface allows application software to control the routing of different I/Os to the TIM1 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1, COMP2, DAC and the internal reference voltage V_{REFINT}. Finally, it provides a set of registers for efficiently managing a set of dedicated I/Os supporting up to 16 capacitive sensing channels using the ProxSenseTM technology.

3.13 Timers

STM8L15xxx devices contain one advanced control timer (TIM1), two 16-bit general purpose timers (TIM2 and TIM3) and one 8-bit basic timer (TIM4).

All the timers can be served by DMA1.

Table 3 compares the features of the advanced control, general-purpose and basic timers.

Table 3.	Timer	feature	compa	rison
iabic o.	1 1111101	icataic	COLLIDE	

Timer	Counter resolution	Counter type	Prescaler factor	DMA1 request generation	Capture/compare channels	Complementary outputs
TIM1			Any integer from 1 to 65536		3 + 1	3
TIM2	16-bit	up/down	Any power of 2	Yes	2	
TIM3			from 1 to 128	165	۷	None
TIM4	8-bit	up	Any power of 2 from 1 to 32768		0	

3.13.1 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver.

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- 3 independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- 1 additional capture/compare channel which is not connected to an external I/O
- Synchronization module to control the timer with external signals
- Break input to force timer outputs into a defined state
- 3 complementary outputs with adjustable dead time
- Encoder mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)

3.13.2 16-bit general purpose timers

- 16-bit autoreload (AR) up/down-counter
- 7-bit prescaler adjustable to fixed power of 2 ratios (1...128)
- 2 individually configurable capture/compare channels
- PWM mode
- Interrupt capability on various events (capture, compare, overflow, break, trigger)
- Synchronization with other timers or external signals (external clock, reset, trigger and enable)

3.13.3 8-bit basic timer

The 8-bit timer consists of an 8-bit up auto-reload counter driven by a programmable prescaler. It can be used for timebase generation with interrupt generation on timer overflow or for DAC trigger generation.

3.14 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

3.14.1 Window watchdog timer

The window watchdog (WWDG) is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

3.14.2 Independent watchdog timer

The independent watchdog peripheral (IWDG) can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the internal LSI RC clock source, and thus stays active even in case of a CPU clock failure.

3.15 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

3.16 Communication interfaces

3.16.1 SPI

The serial peripheral interface (SPI1) provides half/ full duplex synchronous serial communication with external devices.

- Maximum speed: 8 Mbit/s (f_{SYSCLK}/2) both for master and slave
- Full duplex synchronous transfers
- Simplex synchronous transfers on 2 lines with a possible bidirectional data line
- Master or slave operation selectable by hardware or software
- Hardware CRC calculation
- Slave/master selection input pin

Note: SPI1 can be served by the DMA1 Controller.

3.16.2 I²C

The I²C bus interface (I²C1) provides multi-master capability, and controls all I²C bus-specific sequencing, protocol, arbitration and timing.

- Master, slave and multi-master capability
- Standard mode up to 100 kHz and fast speed modes up to 400 kHz.
- 7-bit and 10-bit addressing modes.
- SMBus 2.0 and PMBus support
- Hardware CRC calculation

Note: l^2C1 can be served by the DMA1 Controller.

3.16.3 **USART**

The USART interface (USART1) allows full duplex, asynchronous communications with external devices requiring an industry standard NRZ asynchronous serial data format. It offers a very wide range of baud rates.

- 1 Mbit/s full duplex SCI
- SPI1 emulation
- High precision baud rate generator
- Smartcard emulation
- IrDA SIR encoder decoder
- Single wire half duplex mode

Note: USART1 can be served by the DMA1 Controller.

3.17 Infrared (IR) interface

The STM8L15x devices contain an infrared interface which can be used with an IR LED for remote control functions. Two timer output compare channels are used to generate the infrared remote control signals.

3.18 Development support

Development tools

Development tools for the STM8 microcontrollers include:

- The STice emulation system offering tracing and code profiling
- The STVD high-level language debugger including C compiler, assembler and integrated development environment
- The STVP Flash programming software

The STM8 also comes with starter kits, evaluation boards and low-cost in-circuit debugging/programming tools.

Single wire data interface (SWIM) and debug module

The debug module with its single wire data interface (SWIM) permits non-intrusive real-time in-circuit debugging and fast memory programming.

The Single wire interface is used for direct access to the debugging module and memory programming. The interface can be activated in all device operation modes.

The non-intrusive debugging module features a performance close to a full-featured emulator. Beside memory and peripherals, CPU operation can also be monitored in real-time by means of shadow registers.

Bootloader

A bootloader is available to reprogram the Flash memory using the USART1 interface.

4 Pin description

Figure 3. STM8L151Gx 28-pin package pinout






Figure 4. STM8L151Kx 32-pin package pinout (without LCD)




1. Example given for the WFQFPN32 package. The pinout is the same for the LQFP32 package.

Figure 5. STM8L152Kx 32-pin package pinout (with LCD)




1. Example given for the WFQFPN32 package. The pinout is the same for the LQFP32 package.

Figure 6. STM8L151Cx 48-pin pinout (without LCD)



1. Reserved. Must be tied to V_{DD} .

Figure 7. STM8L152Cx 48-pin pinout (with LCD)



24/101 Doc ID 15962 Rev 2

Legend / Abbreviations for *Table 4*:

Type: I = input, O = output, S = power supply

I/O level: FT = 5 V tolerant
Input level: CM = CMOS

Output level: HS = High sink/source (20 mA)

Port and control configuration:

• Input: float = floating, wpu = weak pull-up

• Output: T= true open drain, OD = open drain, PP = push-pull

Reset state is shown in **bold**.

Table 4. STM8L15x pin description

n	Pin umb	er					Inpu	t	0	utpı	ıt		
VFQFPN48 and LQFP48	WFQFPN32	WFQFPN28	Pin name	Type	level O/I	floating	ndw	Ext. interrupt	High sink/source	Ф	dd	Main function (after reset)	Default alternate function
2	1	1	NRST/PA1 ⁽¹⁾	I/O					HS	Х	Χ	Reset	PA1
3	2	2	PA2/OSC_IN/ [USART1_TX] ⁽³⁾ / [SPI1_MISO] ⁽³⁾	I/O		X	Х	Х	HS	Х	Х	Port A2	HSE oscillator input / [USART1 transmit] / [SPI1 master in- slave out] /
4	3	3	PA3/OSC_OUT/[USART1 _RX] ⁽³⁾ /[SPI1_MOSI] ⁽³⁾	I/O		x	X	X	HS	х	Х	Port A3	HSE oscillator output / [USART1 receive]/ [SPI1 master out/slave in]/
5	1	-	PA4/TIM2_BKIN/ LCD_COM0 ⁽²⁾ /ADC1_IN2/ COMP1_INP	I/O		x	х	Х	HS	х	Х	Port A4	Timer 2 - break input / LCD COM 0 / ADC1 input 2 / Comparator 1 positive input
-	4	4	PA4/TIM2_BKIN/ [TIM2_TRIG] ⁽³⁾ / LCD_COM0 ⁽²⁾ / ADC1_IN2/COMP1_INP	I/O		X	х	х	HS	Х	х	Port A4	Timer 2 - break input / [Timer 2 - trigger] / LCD_COM 0 / ADC1 input 2 / Comparator 1 positive input
6	1		PA5/TIM3_BKIN/ LCD_COM1 ⁽²⁾ /ADC1_IN1/ COMP1_INP	I/O		x	x	Х	HS	х	Х	Port A5	Timer 3 - break input / LCD_COM 1 / ADC1 input 1/ Comparator 1 positive input
-	5	5	PA5/TIM3_BKIN/ [TIM3_TRIG] ⁽³⁾ / LCD_COM1 ⁽²⁾ /ADC1_IN1/ COMP1_INP	I/O		x	Х	х	HS	х	x	Port A5	Timer 3 - break input / [Timer 3 - trigger] / LCD_COM 1 / ADC1 input 1 / Comparator 1 positive input
7	6	-	PA6/[ADC1_TRIG] ⁽³⁾ / LCD_COM2 ⁽²⁾ /ADC1_IN0/ COMP1_INP	I/O		x	x	Х	HS	x	Х	Port A6	[ADC1 - trigger] / LCD_COM2 / ADC1 input 0 / Comparator 1 positive input

Table 4. STM8L15x pin description (continued)

nı	Pin umbe	er			`		Inpu	t	o	utpu	ut		
VFQFPN48 and LQFP48	WFQFPN32	WFQFPN28	Pin name	Type	I/O level	floating	ndw	Ext. interrupt	High sink/source	QO	ЪР	Main function (after reset)	Default alternate function
8	-	-	PA7/LCD_SEG0 ⁽²⁾	I/O	FT	X	Χ	Χ	HS	Х	Χ	Port A7	LCD segment 0
24	13	12	PB0/TIM2_CH1/ LCD_SEG10 ⁽²⁾ / ADC1_IN18/COMP1_INP	I/O		X	х	Х	HS	х	Х	Port B0	Timer 2 - channel 1 / LCD segment 10 / ADC1_IN18 / Comparator 1 positive input
25	14	13	PB1/TIM3_CH1/ LCD_SEG11 ⁽²⁾ / ADC1_IN17/COMP1_INP	I/O		x	X	X	HS	X	Х	Port B1	Timer 3 - channel 1 / LCD segment 11 / ADC1_IN17 / Comparator 1 positive input
26	15	14	PB2/ TIM2_CH2/ LCD_SEG12 ⁽²⁾ / ADC1_IN16/COMP1_INP	I/O		x	Х	Х	HS	X	Х	Port B2	Timer 2 - channel 2 / LCD segment 12 / ADC1_IN16/ Comparator 1 positive input
27			PB3/TIM2_TRIG/ LCD_SEG13 ⁽²⁾ / ADC1_IN15/COMP1_INP	I/O		X	х	X	HS	x	Х	Port B3	Timer 2 - trigger / LCD segment 13 /ADC1_IN15 / Comparator 1 positive input
-	16	-	PB3/[TIM2_TRIG] ⁽³⁾ / TIM1_CH2N/LCD_SEG13 (²⁾ /ADC1_IN15/ COMP1_INP	I/O		x	х	х	HS	х	х	Port B3	[Timer 2 - trigger] / Timer 1 inverted channel 2 / LCD segment 13 / ADC1_IN15 / Comparator 1 positive input
-		15	PB3/[TIM2_TRIG] ⁽³⁾ / TIM1_CH1N/ LCD_SEG13 ⁽²⁾ / ADC1_IN15/RTC_ALARM /COMP1_INP	I/O		x	X	x	HS	x	x	Port B3	[Timer 2 - trigger] / Timer 1 inverted channel 1/ LCD segment 13 / ADC1_IN15 / RTC alarm/ Comparator 1 positive input
28		-	PB4/[<i>SPI1_NSS</i>] ⁽³⁾ / LCD_SEG14 ⁽²⁾ / ADC1_IN14/COMP1_INP	I/O		x	х	Х	HS	х	Х	Port B4	[SPI1 master/slave select] / LCD segment 14 / ADC1_IN14 / Comparator 1 positive input
-	17	16	PB4/[SPI1_NSS] ⁽³⁾ / LCD_SEG14 ⁽²⁾ / ADC1_IN14/ COMP1_INP/DAC_OUT	I/O		X	Х	Х	HS	х	х	Port B4	[SPI1 master/slave select] / LCD segment 14 / ADC1_IN14 / DAC output / Comparator 1 positive input
29	-	-	PB5/[SPI1_SCK] ⁽³⁾ / LCD_SEG15 ⁽²⁾ / ADC1_IN13/COMP1_INP	I/O		X	Х	Х	HS	Х	Х	Port B5	[SPI1 clock] / LCD segment 15 / ADC1_IN13 / Comparator 1 positive input
-	18	17	PB5/[SPI1_SCK] ⁽³⁾ / LCD_SEG15 ⁽²⁾ / ADC1_IN13/DAC_OUT/ COMP1_INP	I/O		X	Х	Х	HS	Х	х	Port B5	[SPI1 clock] / LCD segment 15 / ADC1_IN13 / DAC output/ Comparator 1 positive input

26/101 Doc ID 15962 Rev 2

Table 4. STM8L15x pin description (continued)

	Pin umb		STM8L15x pin descri		•		Inpu		0	utpu	ıt		
VFQFPN48 and LQFP48	WFQFPN32	WFQFPN28	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	QO	dd	Main function (after reset)	Default alternate function
30	1	-	PB6/[<i>SPI1_MOSIJ</i> ⁽³⁾ / LCD_SEG16 ⁽²⁾ / ADC1_IN12/COMP1_INP	I/O		x	Х	Х	HS	х	Х	Port B6	[SPI1 master out/slave in]/ LCD segment 16 / ADC1_IN12 / Comparator 1 positive input
-	19	18	PB6/[SPI1_MOSI] ⁽³⁾ / LCD_SEG16 ⁽²⁾ / ADC1_IN12/COMP1_INP/ DAC_OUT	I/O		X	Х	Х	HS	х	Х	Port B6	[SPI1 master out]/ slave in / LCD segment 16 / ADC1_IN12 / DAC output / Comparator 1 positive input
31	20	19	PB7/[SPI1_MISO] ⁽³⁾ / LCD_SEG17 ⁽²⁾ / ADC1_IN11/COMP1_INP	I/O		X	х	Х	HS	х	Х	Port B7	[SPI1 master in- slave out] / LCD segment 17 / ADC1_IN11 / Comparator 1 positive input
37	25	21	PC0/I2C1_SDA	I/O	FT	X		Χ		T ⁽⁴⁾		Port C0	I2C1 data
38	26	22	PC1/I2C1_SCL	I/O	FT	X		Х		T ⁽⁴⁾		Port C1	I2C1 clock
41	27	23	PC2/[USART1_RX] ⁽³⁾ / LCD_SEG22/ADC1_IN6/ COMP1_INP/VREF_OUT	I/O		x	х	х	HS	х	X	Port C2	[USART1 receive] / LCD segment 22 / ADC1_IN6 / Comparator 1 positive input / Voltage reference output
42	28	24	PC3/[USART1_TX] ⁽³⁾ / LCD_SEG23 ⁽²⁾ / ADC1_IN5/COMP1_INP/ COMP2_INM	I/O		X	х	х	HS	х	х	Port C3	[USART1 transmit] / LCD segment 23 / ADC1_IN5 / Comparator 1 positive input / Comparator 2 negative input
43	29	25	PC4/[USART1_CK] ⁽³⁾ / I2C1_SMB/CCO/ LCD_SEG24 ⁽²⁾ / ADC1_IN4/COMP2_INM/ COMP1_INP	I/O		x	x	x	HS	x	х	Port C4	[USART1 synchronous clock] / I2C1_SMB / Configurable clock output / LCD segment 24 / ADC1_IN4 / Comparator 2 negative input / Comparator 1 positive input
44	30	26	PC5/OSC32_IN /[SPI1_NSS] ⁽³⁾ / [USART1_TX] ⁽³⁾	I/O		Х	Х	Х	HS	х	Х	Port C5	LSE oscillator input / [SPI1 master/slave select] / [USART1 transmit]
45	31	27	PC6/OSC32_OUT/ [SPI1_SCK] ⁽³⁾ / [USART1_RX] ⁽³⁾	I/O		X	X	X	HS	х	Х	Port C6	LSE oscillator output / [SPI1 clock] / [USART1 receive]
46	-	-	PC7/LCD_SEG25 ⁽²⁾ / ADC1_IN3/COMP2_INM/ COMP1_INP	I/O		Х	Х	Х	HS	х	Х	Port C7	LCD segment 25 /ADC1_IN3/ Comparator negative input / Comparator 1 positive input

Table 4. STM8L15x pin description (continued)

Iak	le 4	•	STM8L15x pin descrip	JUOI	1 (0	onu	nue			,			
nı	Pin umb	er					Inpu	t	o	utpı	ut		
VFQFPN48 and LQFP48	WFQFPN32	WFQFPN28	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	ОО	ЬР	Main function (after reset)	Default alternate function
20	-	8	PD0/TIM3_CH2/ [ADC1_TRIG] ⁽³⁾ / LCD_SEG7 ⁽²⁾ /ADC1_IN2 2/COMP2_INP/ COMP1_INP	I/O		х	Х	x	HS	Х	x	Port D0	Timer 3 - channel 2 / [ADC1_Trigger] / LCD segment 7 / ADC1_IN22 / Comparator 2 positive input / Comparator 1 positive input
-	9	-	PD0/TIM3_CH2/ [ADC1_TRIG] ⁽³⁾ / ADC1_IN22/COMP2_INP/ COMP1_INP	I/O		Х	х	х	HS	Х	х	Port D0 ⁽⁵⁾	Timer 3 - channel 2 / [ADC1_Trigger] / ADC1_IN22 / Comparator 2 positive input / Comparator 1 positive input
21	-	-	PD1/TIM3_TRIG/ LCD_COM3 ⁽²⁾ / ADC1_IN21/COMP2_INP/ COMP1_INP	I/O		Х	Х	Х	HS	Х	х	Port D1	Timer 3 - trigger / LCD_COM3 / ADC1_IN21 / comparator 2 positive input / Comparator 1 positive input
-	10	-	PD1/TIM1_CH3N/[<i>TIM3_T</i> <i>RIG</i>] ⁽³⁾ / LCD_COM3 ⁽²⁾ / ADC1_IN21/COMP2_INP/ COMP1_INP	I/O		Х	х	x	HS	Х	x	Port D1	[Timer 3 - trigger]/TIM1 inverted channel 3 / LCD_COM3/ADC1_IN21 / Comparator 2 positive input / Comparator 1 positive input
-	-	9	PD1/TIM1_CH3/[<i>TIM3_TR IG</i>] ⁽³⁾ /LCD_COM3 ⁽²⁾ /ADC1_IN21/COMP2_INP/COMP1_INP	I/O		х	X	х	HS	х	х	Port D1	Timer 1 channel 3 / [Timer 3 - trigger] / LCD_COM3/ ADC1_IN21 / Comparator 2 positive input / Comparator 1 positive input
22	11	10	PD2/TIM1_CH1 /LCD_SEG8 ⁽²⁾ / ADC1_IN20/COMP1_INP	I/O		Х	X	X	HS	Х	Х	Port D2	Timer 1 - channel 1 / LCD segment 8 / ADC1_IN20 / Comparator 1 positive input
23	12	-	PD3/ TIM1_TRIG/ LCD_SEG9 ⁽²⁾ /ADC1_IN1 9/COMP1_INP	I/O		Х	X	X	HS	Х	Х	Port D3	Timer 1 - trigger / LCD segment 9 / ADC1_IN19 / Comparator 1 positive input
-	-	11	PD3/ TIM1_TRIG/ LCD_SEG9 ⁽²⁾ / ADC1_IN19/TIM1_BKIN/ COMP1_INP/ RTC_CALIB	I/O		х	х	х	HS	х	х	Port D3	Timer 1 - trigger / LCD segment 9 / ADC1_IN19 / Timer 1 break input / RTC calibration / Comparator 1 positive input
33	21	20	PD4/TIM1_CH2 /LCD_SEG18 ⁽²⁾ / ADC1_IN10/COMP1_INP	I/O		Х	Х	Х	HS	Х	х	Port D4	Timer 1 - channel 2 / LCD segment 18 / ADC1_IN10/ Comparator 1 positive input

28/101 Doc ID 15962 Rev 2

Table 4. STM8L15x pin description (continued)

nı	Pin umbe	er					Inpu	t	o	utpı	ıt		
VFQFPN48 and LQFP48	WFQFPN32	WFQFPN28	Pin name	Туре	I/O level	floating	ndw	Ext. interrupt	High sink/source	QO	ЬР	Main function (after reset)	Default alternate function
34	22	-	PD5/TIM1_CH3 /LCD_SEG19 ⁽²⁾ / ADC1_IN9/COMP1_INP	I/O		Х	Х	Х	HS	Х	Х	Port D5	Timer 1 - channel 3 / LCD segment 19 / ADC1_IN9/ Comparator 1 positive input
35	23	-	PD6/TIM1_BKIN /LCD_SEG20 ⁽²⁾ / ADC1_IN8/RTC_CALIB/ VREF_OUT/ COMP1_INP	I/O		Х	х	X	HS	Х	x	Port D6	Timer 1 - break input / LCD segment 20 / ADC1_IN8 / RTC calibration / Voltage reference output / Comparator 1 positive input
36	24	-	PD7/TIM1_CH1N /LCD_SEG21 ⁽²⁾ / ADC1_IN7/RTC_ALARM/ VREF_OUT/ COMP1_INP	I/O		х	x	x	HS	х	х	Port D7	Timer 1 - inverted channel 1/ LCD segment 21 / ADC1_IN7 / RTC alarm / Voltage reference output /Comparator 1 positive input
14	-	-	PE0/LCD_SEG1 ⁽²⁾	I/O	FT	Χ	Х	Х	HS	Χ	Х	Port E0	LCD segment 1
15	-	-	PE1/TIM1_CH2N /LCD_SEG2 ⁽²⁾	I/O		Х	X	Х	HS	Х	Х	Port E1	Timer 1 - inverted channel 2 / LCD segment 2
16		-	PE2/TIM1_CH3N /LCD_SEG3 ⁽²⁾	I/O		X	X	X	HS	Х	Х	Port E2	Timer 1 - inverted channel 3 / LCD segment 3
17	-	-	PE3/LCD_SEG4 ⁽²⁾	1/0		X	Х	Χ	HS	Χ	Χ	Port E3	LCD segment 4
18	-	-	PE4/LCD_SEG5 ⁽²⁾	I/O		X	Х	Χ	HS	Χ	Χ	Port E4	LCD segment 5
19	-	-	PE5/LCD_SEG6 ⁽²⁾ / ADC1_IN23/COMP2_INP/ COMP1_INP	I/O		X	x	Х	HS	X	х	Port E5	LCD segment 6 / ADC1_IN23 / Comparator 2 positive input / Comparator 1 positive input
47	-	-	PE6/LCD_SEG26 ⁽²⁾ / PVD_IN	I/O		X	Х	Х	HS	Х	х	Port E6	LCD segment 26/PVD_IN
48	-	-	PE7/LCD_SEG27 ⁽²⁾	I/O		X	Х	Х	HS	Χ	Χ	Port E7	LCD segment 27
32	-	-	PF0/ADC1_IN24/ DAC_OUT	I/O		X	Х	Χ	HS	X	х	Port F0	ADC1_IN24 / DAC_OUT
13	9	-	VLCD ⁽²⁾	S								LCD booster external capacitor	
13	-	-	Reserved ⁽⁵⁾									Reserved. Must be tied to V _{DD}	
10	-	-	V_{DD}	S								Digital po	wer supply
11	-	-	V_{DDA}	S								Analog su	ipply voltage
12	-	-	V _{REF+}	S								ADC1 an	d DAC positive voltage reference

Pin Output Input number VFQFPN48 and LQFP48 Main function (after reset) High sink/source I/O level Ext. interrupt WFQFPN32 WFQFPN28 Pin name **Default alternate function** floating mdw 0 Digital power supply / Analog supply 8 S 7 V_{DD/}V_{DDA/}V_{REF+} voltage / ADC1 positive voltage reference I/O ground / Analog ground voltage / 9 7 S 6 V_{SS}/V_{SSA/}V_{REF-} ADC1 negative voltage reference 39 S IOs supply voltage V_{DDIO} 40 S V_{SSIO} IOs ground voltage [USART1 synchronous clock] (3) PA0/*[USART1_CK]*⁽³⁾/ SWIM/BEEP/IR_TIM ⁽⁶⁾ HS SWIM input and output / I/O 1 32 28 X Χ Χ Χ Χ Port A0 Beep output / Infrared Timer output

Table 4. STM8L15x pin description (continued)

- 4. In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer and protection diode to V_{DD} are not implemented).
- 5. Available on STM8L151xx devices only.
- 6. High Sink LED driver capability available on PA0.

4.1 System configuration options

As shown in *Table 4: STM8L15x pin description*, some alternate functions can be remapped on different I/O ports by programming one of the two remapping registers described in the "Routing interface (RI) and system configuration controller" section in the STM8L15xxx reference manual (RM0031).

When the PA1/NRST pin is used as general purpose (PA1), it can be configured only as output push-pull, not as a general purpose input. Refer to Section Configuring NRST/PA1 pin as general purpose output in the STM8L15x reference manual (RM0031).

^{2.} Available on STM8L152xx devices only.

^{3. []} Alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

5 Memory and register map

5.1 Memory mapping

The memory map is shown in Figure 8.

Figure 8. Memory map




Table 5 lists the boundary addresses for each memory size. The top of the stack is at the RAM end address.

Refer to Table 7 for an overview of hardware register mapping, to Table 6 for details on I/O port hardware registers, and to Table 8 for information on CPU/SWIM/debug module controller registers.

Table 5. Flash and RAM boundary addresses

Memory area	Size	Start Address	End address
RAM	2 Kbytes	0x00 0000	0x00 07FF
Flach program memory	16 Kbytes	0x00 8000	0x00 BFFF
Flash program memory	32 Kbytes	0x00 8000	0x00 FFFF

5.2 Register map

Table 6. I/O port hardware register map

Address	Block	Register label	Register name	Reset status			
0x00 5000		PA_ODR	Port A data output latch register	0x00			
0x00 5001		PA_IDR	Port A input pin value register	0x00			
0x00 5002	Port A	PA_DDR	Port A data direction register	0x00			
0x00 5003	İ	PA_CR1	Port A control register 1	0x00			
0x00 5004		PA_CR2	Port A control register 2	0x00			
0x00 5005		PB_ODR	Port B data output latch register	0x00			
0x00 5006		PB_IDR	Port B input pin value register	0x00			
0x00 5007	Port B	PB_DDR	Port B data direction register	0x00			
0x00 5008		PB_CR1	Port B control register 1	0x00			
0x00 5009		PB_CR2	Port B control register 2	0x00			
0x00 500A		PC_ODR	Port C data output latch register	0x00			
0x00 500B		PB_IDR	Port C input pin value register	0x00			
0x00 500C	Port C	PC_DDR	Port C data direction register	0x00			
0x00 500D					PC_CR1	Port C control register 1	0x00
0x00 500E		PC_CR2	Port C control register 2	0x00			
0x00 500F		PD_ODR	Port D data output latch register	0x00			
0x00 5010		PD_IDR	Port D input pin value register	0x00			
0x00 5011	Port D	PD_DDR	Port D data direction register	0x00			
0x00 5012		PD_CR1	Port D control register 1	0x00			
0x00 5013		PD_CR2	Port D control register 2	0x00			
0x00 5014		PE_ODR	Port E data output latch register	0x00			
0x00 5015		PE_IDR	Port E input pin value register	0x00			
0x00 5016	Port E	PE_DDR	Port E data direction register	0x00			
0x00 5017		PE_CR1	Port E control register 1	0x00			
0x00 5018		PE_CR2	Port E control register 2	0x00			

Table 6. I/O port hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5019		PF_ODR	Port F data output latch register	0x00
0x00 501A		PF_IDR	Port F input pin value register	0x00
0x00 501B	Port F	PF_DDR	Port F data direction register	0x00
0x00 501C		PF_CR1	Port F control register 1	0x00
0x00 501D		PF_CR2	Port F control register 2	0x00

Table 7. General hardware register map

Address	Block	Register label	Register name	Reset status				
0x00 501E to 0x00 5049		F	Reserved area (44 bytes)					
0x00 5050		FLASH_CR1	Flash control register 1	0x00				
0x00 5051		FLASH_CR2	Flash control register 2	0x00				
0x00 5052	Flash	FLASH _PUKR	Flash program memory unprotection key register	0x00				
0x00 5053		FLASH _DUKR	Data EEPROM unprotection key register	0x00				
0x00 5054		FLASH_IAPSR	Flash in-application programming status register	0x00				
0x00 5065 to 0x00 506F		Reserved area (11 bytes)						

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5070		DMA1_GCSR	DMA1 global configuration & status register	0xFC
0x00 5071	1	DMA1_GIR1	DMA1 global interrupt register 1	0x00
0x00 5072 to 0x00 5074			Reserved area (3 bytes)	
0x00 5075	1	DMA1_C0CR	DMA1 channel 0 configuration register	0x00
0x00 5076]	DMA1_C0SPR	DMA1 channel 0 status & priority register	0x00
0x00 5077		DMA1_C0NDTR	DMA1 number of data to transfer register (channel 0)	0x00
0x00 5078		DMA1_C0PARH	DMA1 peripheral address high register (channel 0)	0x52
0x00 5079		DMA1_C0PARL	DMA1 peripheral address low register (channel 0)	0x00
0x00 507A	DMA1		Reserved area (1 byte)	
0x00 507B		DMA1_C0M0ARH	DMA1 memory 0 address high register (channel 0)	0x00
0x00 507C		DMA1_C0M0ARL	DMA1 memory 0 address low register (channel 0)	0x00
0x00 507D to 0x00 507E			Reserved area (2 bytes)	
0x00 507F	1	DMA1_C1CR	DMA1 channel 1 configuration register	0x00
0x00 5080		DMA1_C1SPR	DMA1 channel 1 status & priority register	0x00
0x00 5081		DMA1_C1NDTR	DMA1 number of data to transfer register (channel 1)	0x00
0x00 5082		DMA1_C1PARH	DMA1 peripheral address high register (channel 1)	0x52
0x00 5083		DMA1_C1PARL	DMA1 peripheral address low register (channel 1)	0x00

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status						
0x00 5084			Reserved area (1 byte)							
0x00 5085		DMA1_C1M0ARH	DMA1 memory 0 address high register (channel 1)	0x00						
0x00 5086		DMA1_C1M0ARL	DMA1 memory 0 address low register (channel 1)	0x00						
0x00 5087 0x00 5088			Reserved area (2 bytes)							
0x00 5089		DMA1_C2CR	DMA1 channel 2 configuration register	0x00						
0x00 508A		DMA1_C2SPR	DMA1 channel 2 status & priority register	0x00						
0x00 508B		DMA1_C2NDTR	DMA1 number of data to transfer register (channel 2)	0x00						
0x00 508C		DMA1_C2PARH	DMA1 peripheral address high register (channel 2)	0x52						
0x00 508D		DMA1_C2PARL	DMA1 peripheral address low register							
0x00 508E			Reserved area (1 byte)							
0x00 508F		DMA1_C2M0ARH	DMA1 memory 0 address high register (channel 2)	0x00						
0x00 5090	DMA1	DMA1_C2M0ARL	DMA1 memory 0 address low register (channel 2)	0x00						
0x00 5091 0x00 5092		Reserved area (2 bytes)								
0x00 5093		DMA1_C3CR	DMA1 channel 3 configuration register	0x00						
0x00 5094		DMA1_C3SPR	DMA1 channel 3 status & priority register	0x00						
0x00 5095		DMA1_C3NDTR	DMA1 number of data to transfer register (channel 3)	0x00						
0x00 5096		DMA1_C3PARH_ C3M1ARH	DMA1 peripheral address high register (channel 3)	0x40						
0x00 5097		DMA1_C3PARL_ C3M1ARL	DMA1 peripheral address low register (channel 3)	0x00						
0x00 5098			Reserved area (1 byte)							
0x00 5099		DMA1_C3M0ARH	DMA1 memory 0 address high register (channel 3)	0x00						
0x00 509A		DMA1_C3M0ARL	DMA1 memory 0 address low register (channel 3)	0x00						
0x00 509B to 0x00 509D		Reserved area (3 bytes)								
0x00 509E	SYSCFG	SYSCFG_RMPCR1	Remapping register 1	0x00						
0x00 509F	313070	SYSCFG_RMPCR2	Remapping register 2	0x00						

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 50A0		EXTI_CR1	External interrupt control register 1	0x00
0x00 50A1		EXTI_CR2	External interrupt control register 2	0x00
0x00 50A2	ITC EVI	EXTI_CR3	External interrupt control register 3	0x00
0x00 50A3	ITC - EXTI	EXTI_SR1	External interrupt status register 1	0x00
0x00 50A4		EXTI_SR2	External interrupt status register 2	0x00
0x00 50A5		EXTI_CONF	External interrupt port select register	0x00
0x00 50A6		WFE_CR1	WFE control register 1	0x00
0x00 50A7	WFE	WFE_CR2	WFE control register 2	0x00
0x00 50A8		WFE_CR3	WFE control register 3	0x00
0x00 50A9 to 0x00 50AF		I	Reserved area (7 bytes)	
0x00 50B0	DCT	RST_CR	Reset control register	0x00
0x00 50B1	RST	RST_SR	Reset status register	0x01
0x00 50B2	PWR	PWR_CSR1	Power control and status register 1	0x00
0x00 50B3	- FWN	PWR_CSR2	Power control and status register 2	0x00
0x00 50B4 to 0x00 50BF		F	Reserved area (12 bytes)	
0x00 50C0		CLK_DIVR	Clock master divider register	0x03
0x00 50C1		CLK_CRTCR	Clock RTC register	0x00
0x00 50C2		CLK_ICKR	Internal clock control register	0x11
0x00 50C3		CLK_PCKENR1	Peripheral clock gating register 1	0x00
0x00 50C4		CLK_PCKENR2	Peripheral clock gating register 2	0x00
0x00 50C5		CLK_CCOR	Configurable clock control register	0x00
0x00 50C6		CLK_ECKR	External clock control register	0x00
0x00 50C7	CLK	CLK_SCSR	System clock status register	0x01
0x00 50C8	OLK	CLK_SWR	System clock switch register	0x01
0x00 50C9		CLK_SWCR	Clock switch control register	0bxxxx0000
0x00 50CA		CLK_CSSR	Clock security system register	0x00
0x00 50CB		CLK_CBEEPR	Clock BEEP register	0x00
0x00 50CC		CLK_HSICALR	HSI calibration register	0x00
0x00 50CD		CLK_HSITRIMR	HSI clock calibration trimming register	0x00
0x00 50CE		CLK_HSIUNLCKR	HSI unlock register	0x00
0x00 50CF		CLK_REGCSR	Main regulator control status register	0bxx11100x

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status	
0x00 50D0 to 0x00 50D2		F	Reserved area (3 bytes)		
0x00 50D3	WWDG	WWDG_CR	WWDG control register	0x7F	
0x00 50D4	WWDG	WWDG_WR	WWDR window register	0x7F	
0x00 50D5 to 00 50DF		F	eserved area (11 bytes)		
0x00 50E0		IWDG_KR	IWDG key register	0x	
0x00 50E1	IWDG	IWDG_PR	IWDG prescaler register	0x00	
0x00 50E2		IWDG_RLR	IWDG reload register	0xFF	
0x00 50E3 to 0x00 50EF		Reserved area (13 bytes)			
0x00 50F0		BEEP_CSR1	BEEP control/status register 1	0x00	
0x00 50F1 0x00 50F2	BEEP		Reserved area (2 bytes)		
0x00 50F3		BEEP_CSR2	BEEP control/status register 2	0x1F	
0x00 50F4 to 0x00 513F		F	eserved area (76 bytes)		

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5140		RTC_TR1	Time register 1	0x00
0x00 5141		RTC_TR2	Time register 2	0x00
0x00 5142		RTC_TR3	Time register 3	0x00
0x00 5143		,	Reserved area (1 byte)	1
0x00 5144		RTC_DR1	Date register 1	0x00
0x00 5145		RTC_DR2	Date register 2	0x00
0x00 5146		RTC_DR3	Date register 3	0x00
0x00 5147			Reserved area (1 byte)	
0x00 5148		RTC_CR1	Control register 1	0x00
0x00 5149		RTC_CR2	Control register 2	0x00
0x00 514A		RTC_CR3	Control register 3	0x00
0x00 514B		•	Reserved area (1 byte)	
0x00 514C		RTC_ISR1	Initialization and status register 1	0x00
0x00 514D		RTC_ISR2	Initialization and Status register 2	0x00
0x00 514E 0x00 514F	RTC	Reserved area (2 bytes)		
0x00 5150		RTC_SPRERH	Synchronous prescaler register high	-
0x00 5151		RTC_SPRERL	Synchronous prescaler register low	-
0x00 5152		RTC_APRER	Asynchronous prescaler register	-
0x00 5153			Reserved area (1 byte)	•
0x00 5154		RTC_WUTRH	Wakeup timer register high	-
0x00 5155		RTC_WUTRL	Wakeup timer register low	-
0x00 5156 to 0x00 5158			Reserved area (3 bytes)	
0x00 5159		RTC_WPR	Write protection register	0x00
0x00 515A 0x00 515B			Reserved area (2 bytes)	
0x00 515C		RTC_ALRMAR1	Alarm A register 1	0x00
0x00 515D	1	RTC_ALRMAR2	Alarm A register 2	0x00
0x00 515E	1	RTC_ALRMAR3	Alarm A register 3	0x00
0x00 515F	1	RTC_ALRMAR4	Alarm A register 4	0x00
0x00 5160 to 0x00 51FF		Re	eserved area (160 bytes)	

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status	
0x00 5200		SPI1_CR1	SPI1 control register 1	0x00	
0x00 5201		SPI1_CR2	SPI1 control register 2	0x00	
0x00 5202	1	SPI1_ICR	SPI1 interrupt control register	0x00	
0x00 5203	SPI1	SPI1_SR	SPI1 status register	0x02	
0x00 5204		SPI1_DR	SPI1 data register	0x00	
0x00 5205		SPI1_CRCPR	SPI1 CRC polynomial register	0x07	
0x00 5206		SPI1_RXCRCR	SPI1 Rx CRC register	0x00	
0x00 5207		SPI1_TXCRCR	SPI1 Tx CRC register	0x00	
0x00 5208 to 0x00 520F		Reserved area (8 bytes)			
0x00 5210		I2C1_CR1	I2C1 control register 1	0x00	
0x00 5211	<u>-</u>	I2C1_CR2	I2C1 control register 2	0x00	
0x00 5212	-	I2C1_FREQR	I2C1 frequency register	0x00	
0x00 5213		I2C1_OARL	I2C1 own address register low	0x00	
0x00 5214		I2C1_OARH	I2C1 own address register high	0x00	
0x00 5215		Reserved (1 byte)			
0x00 5216		I2C1_DR	I2C1 data register	0x00	
0x00 5217	I2C1	I2C1_SR1	I2C1 status register 1	0x00	
0x00 5218		I2C1_SR2	I2C1 status register 2	0x00	
0x00 5219	1	I2C1_SR3	I2C1 status register 3	0x0x	
0x00 521A		I2C1_ITR	I2C1 interrupt control register	0x00	
0x00 521B		I2C1_CCRL	I2C1 clock control register low	0x00	
0x00 521C		I2C1_CCRH	I2C1 clock control register high	0x00	
0x00 521D		I2C1_TRISER	I2C1 TRISE register	0x02	
0x00 521E		I2C1_PECR	I2C1 packet error checking register	0x00	
0x00 521F to 0x00 522F		F	Reserved area (17 bytes)		

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status	
0x00 5230		USART1_SR	USART1 status register	0xC0	
0x00 5231		USART1_DR	USART1 data register	undefined	
0x00 5232		USART1_BRR1	USART1 baud rate register 1	0x00	
0x00 5233		USART1_BRR2	USART1 baud rate register 2	0x00	
0x00 5234		USART1_CR1	USART1 control register 1	0x00	
0x00 5235	USART1	USART1_CR2	USART1 control register 2	0x00	
0x00 5236		USART1_CR3	USART1 control register 3	0x00	
0x00 5237		USART1_CR4	USART1 control register 4	0x00	
0x00 5238		USART1_CR5	USART1 control register 5	0x00	
0x00 5239		USART1_GTR	USART1 guard time register	0x00	
0x00 523A		USART1_PSCR	USART1 prescaler register	0x00	
0x00 523B to 0x00 524F	Reserved area (21 bytes)				

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5250		TIM2_CR1	TIM2 control register 1	0x00
0x00 5251		TIM2_CR2	TIM2 control register 2	0x00
0x00 5252		TIM2_SMCR	TIM2 Slave mode control register	0x00
0x00 5253		TIM2_ETR	TIM2 external trigger register	0x00
0x00 5254		TIM2_DER	TIM2 DMA1 request enable register	0x00
0x00 5255		TIM2_IER	TIM2 interrupt enable register	0x00
0x00 5256		TIM2_SR1	TIM2 status register 1	0x00
0x00 5257		TIM2_SR2	TIM2 status register 2	0x00
0x00 5258		TIM2_EGR	TIM2 event generation register	0x00
0x00 5259		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 525A		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 525B	TIM2	TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 525C		TIM2_CNTRH	TIM2 counter high	0x00
0x00 525D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 525E		TIM2_PSCR	TIM2 prescaler register	0x00
0x00 525F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5260		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5261		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5262		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5263		TIM2_CCR2H	TIM2 capture/compare register 2 high	0x00
0x00 5264		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5265	1	TIM2_BKR	TIM2 break register	0x00
0x00 5266	1	TIM2_OISR	TIM2 output idle state register	0x00
0x00 5267 to 0x00 527F		F	Reserved area (25 bytes)	

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5280		TIM3_CR1	TIM3 control register 1	0x00
0x00 5281		TIM3_CR2	TIM3 control register 2	0x00
0x00 5282		TIM3_SMCR	TIM3 Slave mode control register	0x00
0x00 5283		TIM3_ETR	TIM3 external trigger register	0x00
0x00 5284		TIM3_DER	TIM3 DMA1 request enable register	0x00
0x00 5285		TIM3_IER	TIM3 interrupt enable register	0x00
0x00 5286		TIM3_SR1	TIM3 status register 1	0x00
0x00 5287		TIM3_SR2	TIM3 status register 2	0x00
0x00 5288		TIM3_EGR	TIM3 event generation register	0x00
0x00 5289		TIM3_CCMR1	TIM3 Capture/Compare mode register 1	0x00
0x00 528A		TIM3_CCMR2	TIM3 Capture/Compare mode register 2	0x00
0x00 528B	TIM3	TIM3_CCER1	TIM3 Capture/Compare enable register 1	0x00
0x00 528C		TIM3_CNTRH	TIM3 counter high	0x00
0x00 528D		TIM3_CNTRL	TIM3 counter low	0x00
0x00 528E		TIM3_PSCR	TIM3 prescaler register	0x00
0x00 528F		TIM3_ARRH	TIM3 Auto-reload register high	0xFF
0x00 5290		TIM3_ARRL	TIM3 Auto-reload register low	0xFF
0x00 5291		TIM3_CCR1H	TIM3 Capture/Compare register 1 high	0x00
0x00 5292		TIM3_CCR1L	TIM3 Capture/Compare register 1 low	0x00
0x00 5293		TIM3_CCR2H	TIM3 Capture/Compare register 2 high	0x00
0x00 5294		TIM3_CCR2L	TIM3 Capture/Compare register 2 low	0x00
0x00 5295		TIM3_BKR	TIM3 break register	0x00
0x00 5296		TIM3_OISR	TIM3 output idle state register	0x00
0x00 5297 to 0x00 52AF		F	Reserved area (25 bytes)	

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 52B0		TIM1_CR1	TIM1 control register 1	0x00
0x00 52B1		TIM1_CR2	TIM1 control register 2	0x00
0x00 52B2		TIM1_SMCR	TIM1 Slave mode control register	0x00
0x00 52B3		TIM1_ETR	TIM1 external trigger register	0x00
0x00 52B4		TIM1_DER	TIM1 DMA1 request enable register	0x00
0x00 52B5		TIM1_IER	TIM1 Interrupt enable register	0x00
0x00 52B6		TIM1_SR1	TIM1 status register 1	0x00
0x00 52B7		TIM1_SR2	TIM1 status register 2	0x00
0x00 52B8		TIM1_EGR	TIM1 event generation register	0x00
0x00 52B9		TIM1_CCMR1	TIM1 Capture/Compare mode register 1	0x00
0x00 52BA		TIM1_CCMR2	TIM1 Capture/Compare mode register 2	0x00
0x00 52BB		TIM1_CCMR3	TIM1 Capture/Compare mode register 3	0x00
0x00 52BC		TIM1_CCMR4	TIM1 Capture/Compare mode register 4	0x00
0x00 52BD		TIM1_CCER1	TIM1 Capture/Compare enable register 1	0x00
0x00 52BE		TIM1_CCER2	TIM1 Capture/Compare enable register 2	0x00
0x00 52BF		TIM1_CNTRH	TIM1 counter high	0x00
0x00 52C0	TIMA	TIM1_CNTRL	TIM1 counter low	0x00
0x00 52C1	TIM1	TIM1_PSCRH	TIM1 prescaler register high	0x00
0x00 52C2		TIM1_PSCRL	TIM1 prescaler register low	0x00
0x00 52C3		TIM1_ARRH	TIM1 Auto-reload register high	0xFF
0x00 52C4		TIM1_ARRL	TIM1 Auto-reload register low	0xFF
0x00 52C5		TIM1_RCR	TIM1 Repetition counter register	0x00
0x00 52C6		TIM1_CCR1H	TIM1 Capture/Compare register 1 high	0x00
0x00 52C7		TIM1_CCR1L	TIM1 Capture/Compare register 1 low	0x00
0x00 52C8		TIM1_CCR2H	TIM1 Capture/Compare register 2 high	0x00
0x00 52C9		TIM1_CCR2L	TIM1 Capture/Compare register 2 low	0x00
0x00 52CA		TIM1_CCR3H	TIM1 Capture/Compare register 3 high	0x00
0x00 52CB		TIM1_CCR3L	TIM1 Capture/Compare register 3 low	0x00
0x00 52CC		TIM1_CCR4H	TIM1 Capture/Compare register 4 high	0x00
0x00 52CD		TIM1_CCR4L	TIM1 Capture/Compare register 4 low	0x00
0x00 52CE		TIM1_BKR	TIM1 break register	0x00
0x00 52CF		TIM1_DTR	TIM1 dead-time register	0x00
0x00 52D0		TIM1_OISR	TIM1 output idle state register	0x00
0x00 52D1		TIM1_DCR1	DMA1 control register 1	

Table 7. General hardware register map (continued)

Table 1. Ge	Incrair maraware	register map (com				
Address	Block	Register label	Register name	Reset status		
0x00 52D2		TIM1_DCR2	TIM1 DMA1 control register 2	0x00		
0x00 52D3		TIM1_DMA1R	TIM1 DMA1 address for burst mode	0x00		
0x00 52D4 to 0x00 52DF		ŀ	Reserved area (12 bytes)			
0x00 52E0		TIM4_CR1	TIM4 control register 1	0x00		
0x00 52E1		TIM4_CR2	TIM4 control register 2	0x00		
0x00 52E2		TIM4_SMCR	TIM4 Slave mode control register	0x00		
0x00 52E3		TIM4_DER	TIM4 DMA1 request enable register	0x00		
0x00 52E4	TIM4	TIM4_IER	TIM4 Interrupt enable register	0x00		
0x00 52E5	111014	TIM4_SR1	TIM4 status register 1	0x00		
0x00 52E6		TIM4_EGR	TIM4 Event generation register	0x00		
0x00 52E7		TIM4_CNTR	TIM4 counter	0x00		
0x00 52E8		TIM4_PSCR	TIM4 prescaler register	0x00		
0x00 52E9		TIM4_ARR	TIM4 Auto-reload register	0x00		
0x00 52EA to 0x00 52FE		Reserved area (21 bytes)				
0x00 52FF	IRTIM	IR_CR	Infrared control register	0x00		
0x00 5300 to 0x00 533F		F	Reserved area (64 bytes)			
0x00 5340		ADC1_CR1	ADC1 configuration register 1	0x00		
0x00 5341		ADC1_CR2	ADC1 configuration register 2	0x00		
0x00 5342		ADC1_CR3	ADC1 configuration register 3	0x1F		
0x00 5343		ADC1_SR	ADC1 status register	0x00		
0x00 5344		ADC1_DRH	ADC1 data register high	0x00		
0x00 5345		ADC1_DRL	ADC1 data register low	0x00		
0x00 5346	ADC1	ADC1_HTRH	ADC1 high threshold register high	0x0F		
0x00 5347	ADCI	ADC1_HTRL	ADC1 high threshold register low	0xFF		
0x00 5348		ADC1_LTRH	ADC1 low threshold register high	0x00		
0x00 5349		ADC1_LTRL	ADC1 low threshold register low	0x00		
0x00 534A		ADC1_SQR1	ADC1 channel sequence 1 register	0x00		
0x00 534B		ADC1_SQR2	ADC1 channel sequence 2 register	0x00		
0x00 534C		ADC1_SQR3	ADC1 channel sequence 3 register	0x00		
0x00 534D		ADC1_SQR4	ADC1 channel sequence 4 register	0x00		
				•		

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 534E		ADC1_TRIGR1	ADC1 trigger disable 1	0x00
0x00 534F] ADC1	ADC1_TRIGR2	ADC1 trigger disable 2	0x00
0x00 5350	ADC1	ADC1_TRIGR3	ADC1 trigger disable 3	0x00
0x00 5351		ADC1_TRIGR4	ADC1 trigger disable 4	0x00
0x00 5352 to 0x00 537F			Reserved area (46 bytes)	
0x00 5380		DAC_CR1	DAC control register 1	0x00
0x00 5381		DAC_CR2	DAC control register 2	0x00
0x00 5382 to 0x00 5383		Reserved area (2 bytes)		
0x00 5384		DAC_SWTRIGR	DAC software trigger register	0x00
0x00 5385		DAC_SR	DAC status register	0x00
0x00 5386 to 0x00 5387			Reserved area (2 bytes)	
0x00 5388		DAC_RDHRH	DAC right aligned data holding register high	0x00
0x00 5389	DAC	DAC_RDHRL	DAC right aligned data holding register low	0x00
0x00 538A to 0x00 538B	- DAC		Reserved area (2 bytes)	
0x00 538C		DAC_LDHRH	DAC left aligned data holding register high	0x00
0x00 538D		DAC_LDHRL	DAC left aligned data holding register low	0x00
0x00 538E to 0x00 538F		Reserved area (2 bytes)		
0x00 5390		DAC_DHR8	DAC 8-bit data holding register	0x00
0x00 5391 to 0x00 53AB			Reserved area (27 bytes)	
0x00 53AC		DAC_DORH	DAC data output register high	0x00
0x00 53AD		DAC_DORL	DAC data output register low	0x00
0x00 53AE to 0x00 53FF			Reserved area (82 bytes)	

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5400		LCD_CR1	LCD control register 1	0x00
0x00 5401	1	LCD_CR2	LCD control register 2	0x00
0x00 5402	1	LCD_CR3	LCD control register 3	0x00
0x00 5403	LCD	LCD_FRQ	LCD frequency selection register	0x00
0x00 5404	LCD	LCD_PM0	LCD Port mask register 0	0x00
0x00 5405	1	LCD_PM1	LCD Port mask register 1	0x00
0x00 5406	1	LCD_PM2	LCD Port mask register 2	0x00
0x00 5407	1	LCD_PM3	LCD Port mask register 3	0x00
0x00 5408 to 0x00 540B			Reserved area (4 bytes)	
0x00 540C	1	LCD_RAM0	LCD display memory 0	0x00
0x00 540D	1	LCD_RAM1	LCD display memory 1	0x00
0x00 540E	1	LCD_RAM2	LCD display memory 2	0x00
0x00 540F	1	LCD_RAM3	LCD display memory 3	0x00
0x00 5410	1	LCD_RAM4	LCD display memory 4	0x00
0x00 5411	1	LCD_RAM5	LCD display memory 5	0x00
0x00 5412	LCD	LCD_RAM6	LCD display memory 6	0x00
0x00 5413	1	LCD_RAM7	LCD display memory 7	0x00
0x00 5414	1	LCD_RAM8	LCD display memory 8	0x00
0x00 5415	1	LCD_RAM9	LCD display memory 9	0x00
0x00 5416		LCD_RAM10	LCD display memory 10	0x00
0x00 5417		LCD_RAM11	LCD display memory 11	0x00
0x00 5418		LCD_RAM12	LCD display memory 12	0x00
0x00 5419		LCD_RAM13	LCD display memory 13	0x00
0x00 541A to 0x00 542F		F	deserved area (22 bytes)	•

Table 7. General hardware register map (continued)

Address	Block	Register label	Register name	Reset status
0x00 5430			Reserved area (1 byte)	0x00
0x00 5431		RI_ICR1	Timer input capture routing register 1	0x00
0x00 5432		RI_ICR2	Timer input capture routing register 2	0x00
0x00 5433		RI_IOIR1	I/O input register 1	undefined
0x00 5434		RI_IOIR2	I/O input register 2	undefined
0x00 5435		RI_IOIR3	I/O input register 3	undefined
0x00 5436		RI_IOCMR1	I/O control mode register 1	0x00
0x00 5437		RI_IOCMR3	I/O control mode register 2	0x00
0x00 5438	RI	RI_IOCMR3	I/O control mode register 3	0x00
0x00 5439		RI_IOSR1	I/O switch register 1	0x00
0x00 543A		RI_IOSR2	I/O switch register 2	0x00
0x00 543B		RI_IOSR3	I/O switch register 3	0x00
0x00 543C		Reserved area (1 byte)		0x3F
0x00 543D		RI_ASCR1	Analog switch register 1	0x00
0x00 543E		RI_ASCR2	Analog switch register 2	0x00
0x00 543F		RI_RCR	Resistor control register 1	0x00
0x00 5440		COMP_CSR1	Comparator control and status register 1	0x00
0x00 5441		COMP_CSR2	Comparator control and status register 2	0x00
0x00 5442	COMP	COMP_CSR3	Comparator control and status register 3	0x00
0x00 5443		COMP_CSR4	Comparator control and status register 4	0x00
0x00 5444		COMP_CSR5	Comparator control and status register 5	0x00

Table 8. CPU/SWIM/debug module/interrupt controller registers

Address	Block	Register Label	Register Name	Reset Status	
0x00 7F00		Α	Accumulator	0x00	
0x00 7F01		PCE	Program counter extended	0x00	
0x00 7F02		PCH	Program counter high	0x00	
0x00 7F03		PCL	Program counter low	0x00	
0x00 7F04		XH	X index register high	0x00	
0x00 7F05	CPU ⁽¹⁾	XL	X index register low	0x00	
0x00 7F06		YH	Y index register high	0x00	
0x00 7F07		YL	Y index register low	0x00	
0x00 7F08		SPH	Stack pointer high	0x03	
0x00 7F09		SPL	Stack pointer low	0xFF	
0x00 7F0A		CCR	Condition code register	0x28	
0x00 7F0B to 0x00 7F5F	CPU	Reserved area (85 bytes)			
0x00 7F60	0. 0	CFG_GCR	Global configuration register	0x00	
0x00 7F70		ITC_SPR1	Interrupt Software priority register 1	0xFF	
0x00 7F71		ITC_SPR2	Interrupt Software priority register 2	0xFF	
0x00 7F72		ITC_SPR3	Interrupt Software priority register 3	0xFF	
0x00 7F73	ITC-SPR	ITC_SPR4	Interrupt Software priority register 4	0xFF	
0x00 7F74	110-356	ITC_SPR5	Interrupt Software priority register 5	0xFF	
0x00 7F75		ITC_SPR6	Interrupt Software priority register 6	0xFF	
0x00 7F76		ITC_SPR7	Interrupt Software priority register 7	0xFF	
0x00 7F77		ITC_SPR8	Interrupt Software priority register 8	0xFF	
0x00 7F78 to 0x00 7F79			Reserved area (2 bytes)		
0x00 7F80	SWIM	SWIM_CSR	SWIM control status register	0x00	
0x00 7F81 to 0x00 7F8F			Reserved area (15 bytes)	1	

Table 8. CPU/SWIM/debug module/interrupt controller registers (continued)

Address	Block	Register Label	Register Name	Reset Status
0x00 7F90		DM_BK1RE	DM breakpoint 1 register extended byte	0xFF
0x00 7F91		DM_BK1RH	DM breakpoint 1 register high byte	0xFF
0x00 7F92		DM_BK1RL	DM breakpoint 1 register low byte	0xFF
0x00 7F93		DM_BK2RE	DM breakpoint 2 register extended byte	0xFF
0x00 7F94		DM_BK2RH	DM breakpoint 2 register high byte	0xFF
0x00 7F95	DM	DM_BK2RL	DM_BK2RL DM breakpoint 2 register low byte	
0x00 7F96		DM_CR1	DM Debug module control register 1	0x00
0x00 7F97		DM_CR2	DM Debug module control register 2	0x00
0x00 7F98		DM_CSR1	DM Debug module control/status register 1	0x10
0x00 7F99		DM_CSR2	DM Debug module control/status register 2	0x00
0x00 7F9A		DM_ENFCTR	NFCTR DM enable function register	
0x00 7F9B to 0x00 7F9F			Reserved area (5 bytes)	•

^{1.} Accessible by debug module only

6 Interrupt vector mapping

Table 9. Interrupt mapping

IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) ⁽¹⁾	Vector address
	RESET	Reset	Yes	Yes	Yes	Yes	0x00 8000
	TRAP	Software interrupt	-	-	-	-	0x00 8004
1	FLASH	EOP/WR_PG_DIS	-	-	Yes	Yes ⁽²⁾	0x00 800C
2	DMA1 0/1	DMA1 channels 0/1	-	-	Yes	Yes ⁽²⁾	0x00 8010
3	DMA1 2/3	DMA1 channels 2/3	-	-	Yes	Yes ⁽²⁾	0x00 8014
4	RTC	RTC alarm interrupt	Yes	Yes	Yes	Yes	0x00 8018
5	EXTI E/F/PVD ⁽³⁾	PortE/F interrupt/PVD interrupt	Yes	Yes	Yes	Yes ⁽²⁾	0x00 801C
6	EXTIB	External interrupt port B	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8020
7	EXTID	External interrupt port D	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8024
8	EXTI0	External interrupt 0	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8028
9	EXTI1	External interrupt 1	Yes	Yes	Yes	Yes ⁽²⁾	0x00 802C
10	EXTI2	External interrupt 2	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8030
11	EXTI3	External interrupt 3	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8034
12	EXTI4	External interrupt 4	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8038
13	EXTI5	External interrupt 5	Yes	Yes	Yes	Yes ⁽²⁾	0x00 803C
14	EXTI6	External interrupt 6	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8040
15	EXTI7	External interrupt 7	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8044
16	LCD	LCD interrupt	-	-	Yes	Yes	0x00 8048
17	CLK/ TIM1/ DAC	System clock switch/CSS interrupt/TIM1 Break/DAC	-	-	Yes	Yes	0x00 804C
18	COMP /ADC1	Comparator interrupt/ADC1	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8050
19	TIM2	Update /Overflow/Trigger/Break	-	-	Yes	Yes ⁽²⁾	0x00 8054
20	TIM2	Capture/Compare	-	-	Yes	Yes ⁽²⁾	0x00 8058
21	TIM3	Update /Overflow/Trigger/Break	-	-	Yes	Yes ⁽²⁾	0x00 805C
22	TIM3	Capture/Compare	-	-	Yes	Yes ⁽²⁾	0x00 8060
23	TIM1	Update /Overflow/Trigger/ COM	-	-	-	Yes ⁽²⁾	0x00 8064
24	TIM1	Capture/Compare	-	-	-	Yes ⁽²⁾	0x00 8068

Table 9. Interrupt mapping (continued)

IRQ No.	Source block	Description	Wakeup from Halt mode	Wakeup from Active-halt mode	Wakeup from Wait (WFI mode)	Wakeup from Wait (WFE mode) ⁽¹⁾	Vector address
25	TIM4	Update/overflow/trigger	-	-	Yes	Yes ⁽²⁾	0x00 806C
26	SPI1	End of Transfer	Yes	Yes	Yes	Yes ⁽²⁾	0x00 8070
27	USART 1	Transmission complete/transmit data register empty	-	-	Yes	Yes ⁽²⁾	0x00 8074
28	USART 1	Receive Register Data full/overrun/idle line detected/parity error	-	-	Yes	Yes ⁽²⁾	0x00 8078
29	I ² C1	I ² C1 interrupt ⁽⁴⁾	Yes	Yes	Yes	Yes ⁽²⁾	0x00 807C

- 1. The Low power wait mode is entered when executing a WFE instruction in Low power run mode.
- 2. In WFE mode, this interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode. When this interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.
- 3. The interrupt from PVD is logically OR-ed with Port E and F interrupts. Register EXTI_CONF allows to select between Port E and Port F interrupt (see External interrupt port select register (EXTI_CONF) in the RM0031).
- 4. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.

7 Option bytes

Option bytes contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated memory block.

All option bytes can be modified in ICP mode (with SWIM) by accessing the EEPROM address. See *Table 10* for details on option byte addresses.

The option bytes can also be modified 'on the fly' by the application in IAP mode, except for the ROP, UBC and PCODESIZE values which can only be taken into account when they are modified in ICP mode (with the SWIM).

Refer to the STM8L15x Flash programming manual (PM0051) and STM8 SWIM and Debug Manual (UM0320) for information on SWIM programming procedures.

Table 10. Option byte addresses

A al al	Ontion nome	Option				O	ption bits	3			Factory
Addr.	Option name	byte No.	7	6	5	4	3	2	1	0	default setting
00 4800	Read-out protection (ROP)	OPT1		ROP[7:0]							0x00
00 4802	UBC(User Boot code size)	OPT3		UBC[7:0]							0x00
00 4807	PCODESIZE	OPT8		PCODE[7:0]						0x00	
00 4808	Independent watchdog option	OPT5 [3:0]		Rese	erved		WWDG _HALT	WWDG _HW	IWDG _HALT	IWDG _HW	0x00
00 4809	Number of stabilization clock cycles for HSE and LSE oscillators	OPT10		Reserved HSECNT[1:0] LSECNT[1:0]				0x00			
00 480A	Brownout reset (BOR)	OPT11 [3:0]		Rese	erved			BOR_TH		BOR_ ON	0x01

Table 11. Option byte description

Option byte No.	Option description
OPT0	ROP[7:0] Memory readout protection (ROP) 0xAA: Enable Readout protection (write access via SWIM protocol) Refer to Readout protection section in the STM8L15x reference manual (RM0031).
OPT1	UBC[7:0] Size of the user boot code area 0x00: no UBC 0x01: the UBC contains only the interrupt vectors. 0x02: Page 0 and 1 reserved for the UBC and read/write protected. Page 0 contains only the interrupt vectors. 0x03 - Page 0 to 3 reserved for UBC, memory write-protected ≥ 0xFF - Page 0 to 255 reserved for UBC, memory write-protected Refer to User boot code section in the STM8L15x reference manual (RM0031).
OPT2	PCODESIZE[7:0] Size of the proprietary code area 0x00: no proprietary code area 0x02: Page 0 and 1 reserved for the proprietary code and read/write protected. Page 0 contains only the interrupt vectors. ≥ 0xFF - Page 0 o 254 reserved for the proprietary code. Only page 1 to 254 are read/write protected. Page 255 is always left free. Refer to Proprietary code area (PCODE) section in the STM8L reference manual (RM0013) for more details.
	IWDG_HW: Independent watchdog 0: Independent watchdog activated by software 1: Independent watchdog activated by hardware IWDG_HALT: Independent window watchdog reset on Halt/Active-halt
OPT3	O: Independent watchdog continues running in Halt/Active-halt mode 1: Independent watchdog stopped in Halt/Active-halt mode
01 13	WWDG_HW: Window watchdog 0: Window watchdog activated by software 1: Window watchdog activated by hardware
	WWDG_HALT: Window window watchdog reset on Halt/Active-halt 0: Window watchdog stopped in Halt mode 1: Window watchdog generates a reset when MCU enters Halt mode
OPT4	HSECNT: Number of HSE oscillator stabilization clock cycles 0x00 - 1 clock cycle 0x01 - 16 clock cycles 0x10 - 512 clock cycles 0x11 - 4096 clock cycles
01 14	LSECNT: Number of LSE oscillator stabilization clock cycles 0x00 - 1 clock cycle 0x01 - 16 clock cycles 0x10 - 512 clock cycles 0x11 - 4096 clock cycles

Table 11. Option byte description (continued)

Option byte No.	Option description
OPT5	BOR_ON: 0 - Brownout reset off 1 - Brownout reset on
	BOR_TH[3:1] : Brownout reset thresholds. Refer to <i>Table 16</i> for details on the thresholds according to the value of BOR_TH bits.

8 Electrical parameters

8.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

8.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T_A = 25 °C and T_A = T_A max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

8.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).


8.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

8.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 9.


Figure 9. Pin loading conditions



8.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 10*.

Figure 10. Pin input voltage



8.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 12. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} - V _{SS}	External supply voltage (including V_{DDA} and V_{DDIO}) ⁽¹⁾	objoin $V_{\rm DD}(1)$ oltage on true open-drain pins $V_{\rm SS}$ -0.3 $V_{\rm DD}$ + 4.6 oltage on FT pins (PA7 and PE0) $V_{\rm SS}$ -0.3 $V_{\rm DD}$ + 4.6		
	Input voltage on true open-drain pins (PC0 and PC1)	V _{ss} -0.3	V _{DD} + 4.6	V
V _{IN}	Input voltage on FT pins (PA7 and PE0)	V _{ss} -0.3	V _{DD} + 4.6	
	Input voltage on any other pin (2)	V _{ss} -0.3	4.6	
V _{ESD}			te maximum ical sensitivity) ige 90	

^{1.} All power (V_{DD} , V_{DDIO} , V_{DDA}) and ground (V_{SS} , V_{SSIO} , V_{SSA}) pins must always be connected to the external power supply.

^{2.} I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} max imum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected.

Table 13. Current characteristics

Symbol	Ratings	Max.	Unit
I _{VDD}	Total current into V _{DD} power line (source)	80	
I _{VSS}	Total current out of V _{SS} ground line (sink)	80	
	Output current sunk by IR_TIM pin (with high sink LED driver capability)	80	
I _{IO}	Output current sunk by any other I/O and control pin	25	mA
	Output current source by any I/Os and control pin	- 25	
I _{INJ(PIN)} (1)	Injected current on any pin (2)	± 5	
ΣΙ _{ΙΝJ(PIN)} ⁽¹⁾	Total injected current (sum of all I/O and control pins) (2)	± 25	

^{1.} I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}<V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected.

Table 14. Thermal characteristics

Symbol	Ratings	Min	Unit
T _{STG}	Storage temperature range	-65 to +150	° C
T _J	Maximum junction temperature	150)

When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
positive and negative injected currents (instantaneous values). These results are based on
characterization with ΣI_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

8.3 Operating conditions

Subject to general operating conditions for V_{DD} and T_A.

8.3.1 General operating conditions

Table 15. General operating conditions

Symbol	Parameter	С	Min	Max	Unit	
fsysclk ⁽¹⁾	System clock frequency	1.65 V ≤V _{DD} < 3.6 V		0	16	MHz
V _{DD}	Standard operating voltage			1.65 ⁽²⁾	3.6	V
V	Analog operating	ADC not used Must be at the same		1.65 ⁽²⁾	3.6	V
V_{DDA}	voltage	ADC used	potential as V _{DD}	1.8	3.6	V
		VFC	QFPN48 ⁽⁴⁾		TBD	
	Power dissipation at	ı	_QFP48		TBD	
	T _A = 85 °C for suffix 6	WF	QFPN32 ⁽⁵⁾		TBD	
	devices	ı		TBD	mW	
P _D ⁽³⁾		WF		TBD		
י טיי	Power dissipation at T _A = 125 °C for suffix 3 devices	VF		TBD		
		ı		TBD		
		WF		TBD		
		I		TBD		
		WF		TBD		
T _A	Tomporatura rango		['] ≤V _{DD} < 3.6 V uffix version)	-40	85	°C
'A	Temperature range		['] ≤V _{DD} < 3.6 V uffix version)	-40	125	
т	Junction temperature		C ≤T _A < 85 °C uffix version)	-40	105	°C
T _J	range		≤ T _A < 125 °C uffix version)	-40	130	°C

^{1.} f_{SYSCLK} = f_{CPU}

^{2. 1.8} V at power-up, 1.65 V at power-down if BOR is disabled.

^{3.} To calculate $P_{Dmax}(T_A)$, use the formula $P_{Dmax}=(T_{Jmax}-T_A)/\Theta_{JA}$ with T_{Jmax} in this table and Θ_{JA} in "Thermal characteristics" table.

^{4.} VFQFPN48 package is used in the sampling phase. In the production phase, the UFQFPN48 package will be used (with a thickness equal to 0.6 mm).

^{5.} WFQFPN32 package is used in the sampling phase. In the production phase, the UFQFPN32 package will be used (with a thickness equal to 0.6 mm).

^{6.} WFQFPN28 package is used in the sampling phase. In the production phase, the UFQFPN28 package will be used (with a thickness equal to 0.6 mm).

8.3.2 Power-up / power-down operating conditions

Table 16. Operating conditions at power-up / power-down (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{VDD}	V _{DD} rise time rate		0 ⁽²⁾		∞	//
	V _{DD} fall time rate		0 ⁽²⁾		∞	μs/V
t _{TEMP}	Reset release delay	V _{DD} rising		TBD	TBD	ms
V _{PDR}	Power-down reset threshold	Falling edge	TBD	1.5	TBD	
V.	Brown-out reset threshold 0	Falling edge	TBD	1.7	TBD	
V_{BOR0}	(BOR_TH[2:0]=000)	Rising edge	TBD	1.76	TBD	
V.	Brown-out reset threshold 1	Falling edge	TBD	1.93	TBD	
V _{BOR1}	(BOR_TH[2:0]=001)	Rising edge	TBD	2.03	TBD	
V	Brown-out reset threshold 2	Falling edge	TBD	2.30	TBD	
V_{BOR2}	(BOR_TH[2:0]=010)	Rising edge	TBD	2.41	TBD	
V	Brown-out reset threshold 3	Falling edge	TBD	2.55	TBD	
V_{BOR3}	(BOR_TH[2:0]=011)	Rising edge	TBD	2.66	TBD	
V .	Brown-out reset threshold 4	Falling edge	TBD	2.80	TBD	
V_{BOR4}	(BOR_TH[2:0]=100)	Rising edge	TBD	2.90	TBD	
V	PVD threshold 0	Falling edge	TBD	1.85	TBD	
V_{PVD0}	FVD tilleshold 0	Rising edge	TBD	1.94	TBD	V
V _{PVD1}	PVD threshold 1	Falling edge	TBD	2.04	TBD	
V PVD1	T VD tilleshold T	Rising edge	TBD	2.14	TBD	
V_{PVD2}	PVD threshold 2	Falling edge	TBD	2.24	TBD	
V PVD2	T VB threshold 2	Rising edge	TBD	2.34	TBD	
V_{PVD3}	PVD threshold 3	Falling edge	TBD	2.44	TBD	
* PVD3	T VB threshold o	Rising edge	TBD	2.54	TBD	
V_{PVD4}	PVD threshold 4	Falling edge	TBD	2.64	TBD	
* PVD4	. V.S. alloonoid	Rising edge	TBD	2.74	TBD	
V_{PVD5}	PVD threshold 5	Falling edge	TBD	2.83	TBD	
* 2005	. 15 amounds	Rising edge	TBD	2.94	TBD	
V_{PVD6}	PVD threshold 6	Falling edge	TBD	3.05	TBD	
- 5000		Rising edge	TBD	3.15	TBD	

^{1.} Based on characterization results, unless otherwise specified.

^{2.} Guaranteed by design, not tested in production.




Figure 11. POR/BOR thresholds

60/101 Doc ID 15962 Rev 2

8.3.3 Supply current characteristics

Total current consumption

The MCU is placed under the following conditions:

- \bullet All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except if explicitly mentioned.

Subject to general operating conditions for V_{DD} and T_A .

Table 17. Total current consumption in Run mode⁽¹⁾

					Max					
Symbol	Parameter		Conditions ⁽²⁾		Тур	55°C	85 °C (3)	105 °C (4)	125 °C (4)	Unit
				f _{CPU} = 125 kHz	0.5	TBD	TBD	TBD	TBD	
				f _{CPU} = 1 MHz	0.6	TBD	TBD	TBD	TBD	
			HSI RC osc. (16 MHz)	f _{CPU} = 4 MHz	0.9	TBD	TBD	TBD	TBD	
				f _{CPU} = 8 MHz	1.3	TBD	TBD	TBD	TBD	
		All peripherals OFF, code executed		f _{CPU} = 16 MHz	2	TBD	TBD	TBD	TBD	mA
			HSE external	f _{CPU} = 125 kHz	TBD	TBD	TBD	TBD	TBD	
I _{DD(RUN)}	Supply current in			f _{CPU} = 1 MHz	TBD	TBD	TBD	TBD	TBD	
22()	run mode ⁽⁵⁾	from RAM, V _{DD} from 1.65 V		f _{CPU} = 4 MHz	TBD	TBD	TBD	TBD	TBD	
		to 3.6 V	clock (16 MHz)	f _{CPU} = 8 MHz	TBD	TBD	TBD	TBD	TBD	
				f _{CPU} = 16 MHz	TBD	TBD	TBD (6)	TBD	TBD (6)	
			LSI RC osc. (typ. 38 kHz)	f _{CPU} = LSI	TBD					
			LSE external clock (32.768 kHz)	f _{CPU} = LSE	TBD	TBD	TBD (6)	TBD	TBD (6)	

Table 17. Total current consumption in Run mode⁽¹⁾ (continued)

					Max					
Symbol	Parameter		Conditions ⁽²⁾		Тур	55°C	85 °C (3)	105 °C (4)	125 °C (4)	Unit
				f _{CPU} = 125 kHz	TBD	TBD	TBD	TBD	TBD	
				f _{CPU} = 1 MHz	0.7	TBD	TBD	TBD	TBD	
			HSI RC osc.	f _{CPU} = 4 MHz	1.4	TBD	TBD	TBD	TBD	
	Supply	All peripherals OFF, code executed from Flash,		f _{CPU} = 8 MHz	2.3	TBD	TBD	TBD	TBD	
				f _{CPU} = 16 MHz	TBD	TBD	TBD	TBD	TBD	
			HSE	f _{CPU} = 125 kHz	TBD	TBD	TBD	TBD	TBD	
I _{DD(RUN)}	current in			f _{CPU} = 1 MHz	TBD	TBD	TBD	TBD	TBD	mA
	run mode	V _{DD} from 1.65 V	external clock	f _{CPU} = 4 MHz	TBD	TBD	TBD	TBD	TBD	
		to 3.6 V	(16 MHz)	f _{CPU} = 8 MHz	TBD	TBD	TBD	TBD	TBD	
				f _{CPU} = 16 MHz	TBD	TBD	TBD	TBD	TBD	
			LSI RC osc.	f _{CPU} = LSI	TBD					
			LSE external clock (32.768 kHz)	f _{CPU} = LSE	TBD	TBD	TBD	TBD	TBD	

^{1.} Based on characterization results, unless otherwise specified

^{2.} All peripherals OFF, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc. , f_{CPU} = f_{SYSCLK}

^{3.} For devices with suffix 6.

^{4.} For devices with suffix 3.

^{5.} CPU executing typical data processing

^{6.} Data guaranteed, each individual device tested in production.

Table 18. Total current consumption in Wait mode⁽¹⁾

			Conditions ⁽²⁾				ľ	Max		
Symbol	Parameter					55°C	85 °C (3)	105 °C	125 °C (4)	Unit
				f _{CPU} = 125 kHz	430	TBD	TBD	TBD	TBD	
				f _{CPU} = 1 MHz	450	TBD	TBD	TBD	TBD	
			HSI	f _{CPU} = 4 MHz	515	TBD	TBD	TBD	TBD	
		CPU not		f _{CPU} = 8 MHz	600	TBD	TBD	TBD	TBD	
		clocked,		f _{CPU} = 16 MHz	770	TBD	TBD	TBD	TBD	
I _{DD(Wait)} Supply current in Wait mode	all peripherals OFF,		f _{CPU} = 125 kHz	TBD	TBD	TBD	TBD	TBD		
	code executed from RAM	HSE crystal	f _{CPU} = 1 MHz	TBD	TBD	TBD	TBD	TBD	μA	
	with Flash switched OFF,	oscillator	f _{CPU} = 4 MHz	TBD	TBD	TBD	TBD	TBD		
		V _{DD} from	(16 MHz)	f _{CPU} = 8 MHz	TBD	TBD	TBD	TBD	TBD	
		1.65 V to 3.6 V		f _{CPU} = 16 MHz	TBD	TBD	TBD	TBD	TBD	
			LSI	f _{CPU} = LSI	32					
			LSE crystal oscillator (32.768 kHz)	f _{CPU} = LSE	TBD	TBD	TBD	TBD	TBD	
			HSI	f _{CPU} = 125 kHz	480	TBD	TBD	TBD	TBD	- -
				f _{CPU} = 1 MHz	500	TBD	TBD	TBD	TBD	
				f _{CPU} = 4 MHz	560	TBD	TBD	TBD	TBD	
				f _{CPU} = 8 MHz	660	TBD	TBD	TBD	TBD	
		CPU not clocked,		f _{CPU} = 16 MHz	840	TBD	TBD	TBD	TBD	
	Supply	all peripherals		f _{CPU} = 125 kHz	TBD	TBD	TBD	TBD	TBD	
I _{DD(Wait)}	current in	OFF, code executed	HSE crystal	f _{CPU} = 1 MHz	TBD	TBD	TBD	TBD	TBD	μΑ
	Wait mode	from Flash,	oscillator (16 MHz)	f _{CPU} = 4 MHz	TBD	TBD	TBD	TBD	TBD	
		V _{DD} from 1.65 V to 3.6 V		f _{CPU} = 8 MHz	TBD	TBD	TBD	TBD	TBD	
				f _{CPU} = 16 MHz	TBD	TBD	TBD	TBD	TBD	
			LSI	f _{CPU} = LSI	83					
			LSE crystal oscillator (32.768 kHz)	f _{CPU} = LSE	TBD	TBD	TBD	TBD	TBD	

^{1.} Based on characterization results, unless specified

^{2.} All peripherals OFF, V_{DD} from 1.65 V to 3.6 V, HSI internal RC osc. , f_{CPU} = f_{SYSCLK}

^{3.} For temperature range 6.

^{4.} For temperature range 3.

Table 19. Total current consumption and timing in Low power run mode at $V_{DD} = 1.65 \text{ V}$ to 3.6 V $^{(1)(2)}$

Symbol	Parameter		Conditions		Тур	Max	Unit
				T _A = -40 °C to 25 °C	5.4		
				T _A = 55 °C	TBD		
			all peripherals OFF	T _A = 85 °C	6.8		
				T _A = 105 °C	9.2		
		LSI RC osc.		T _A = 125 °C	13.4		
		(at 38 kHz)		T _A = -40 °C to 25 °C	5.7		
	Supply current in Low power run mode		with TIM2 active ⁽³⁾	T _A = 55 °C	TBD		-
				T _A = 85 °C	7.2		
				T _A = 105 °C	9.4		
lee « ee»				T _A = 125 °C	13.8		μΑ
I _{DD(LPR)}				T _A = -40 °C to 25 °C	TBD	TBD	μΛ
				T _A = 55 °C	TBD	TBD	
			all peripherals OFF	T _A = 85 °C	TBD	TBD	-
				T _A = 105 °C	TBD	TBD	
		LSE external clock		T _A = 125 °C	TBD	TBD	
		(32.768 kHz)		T _A = -40 °C to 25 °C	TBD	TBD	
			(0)	T _A = 55 °C	TBD	TBD	
			with TIM2 active (3)	T _A = 85 °C	TBD	TBD	
				T _A = 105 °C	TBD	TBD	
				T _A = 125 °C	TBD	TBD	

^{1.} No floating I/Os

^{2.} Based on characterization results, unless otherwise specified

^{3.} Timer 2 clock enabled and counter running

Table 20. Total current consumption in Low power wait mode at $V_{DD} = 1.65 \text{ V}$ to 3.6 V $^{(1)(2)}$

Symbol	Parameter		Conditions		Тур	Max	Unit
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	3		
				T _A = 55 °C	TBD		
			all peripherals OFF	T _A = 85 °C	4.4		
				T _A = 105 °C	6.7		
		LSI RC osc.		T _A = 125 °C	11		
		(at 38 kHz)		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	3.4		
			with TIM2 active ⁽³⁾	T _A = 55 °C	TBD		
	Supply current in Low power wait mode			T _A = 85 °C	4.8		
				T _A = 105 °C	7]
 				T _A = 125 °C	11.3		μА
I _{DD(LPW)}				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD	μΑ
				T _A = 55 °C	TBD	TBD	
			all peripherals OFF	T _A = 85 °C	TBD	TBD	
				T _A = 105 °C	TBD	TBD	
		LSE external clock		T _A = 125 °C	TBD	TBD	
		(32.768 kHz)		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD	
				T _A = 55 °C	TBD	TBD	
			with TIM2 active (3)	T _A = 85 °C	TBD	TBD	
				T _A = 105 °C	TBD	TBD	
				T _A = 125 °C	TBD	TBD	

^{1.} No floating I/Os.

^{2.} Based on characterization results, unless otherwise specified.

^{3.} Timer 2 clock enabled and counter running.

Table 21. Total current consumption and timing in Active-halt mode at V_{DD} = 1.65 V to 3.6 V $^{(1)(2)}$

Symbol	Parameter		Condition	ons	Тур	Max	Unit	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD			
				T _A = 55 °C	TBD			
			LCD OFF	T _A = 85 °C	TBD			
				T _A = 105 °C	TBD			
				T _A = 125 °C	TBD			
				T _A = -40 °C to 25 °C	TBD			
		10100	LCD ON	T _A = 55 °C	TBD			
		LSI RC (at 38 kHz)	(static duty)	T _A = 85 °C	TBD		μ A	
1		(at 30 KHZ)	(3)	T _A = 105 °C	TBD			
			-	T _A = 125 °C	TBD			
İ			LCD ON (1/4 duty) (4)	T _A = -40 °C to 25 °C	TBD			
	Supply current in			T _A = 55 °C	TBD			
				T _A = 85 °C	TBD			
				T _A = 105 °C	TBD		1	
1				T _A = 125 °C	TBD			
I _{DD(AH)}	Active-halt mode		LCD OFF	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD		
				T _A = 55 °C	TBD	TBD		
				T _A = 85 °C	TBD	TBD		
				T _A = 105 °C	TBD	TBD		
				T _A = 125 °C	TBD	TBD		
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD		
		LSE external	LCD ON	T _A = 55 °C	TBD	TBD		
		clock	(static duty)	T _A = 85 °C	TBD	TBD	μΑ	
		(32.768 kHz)	(3)	T _A = 105 °C	TBD	TBD		
				T _A = 125 °C	TBD	TBD		
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD		
			LCD ON (1/4 duty) ⁽⁴⁾	T _A = 55 °C	TBD	TBD		
			(1/4 duty) ⁽⁴⁾	T _A = 85 °C	TBD	TBD		
			(i, i daily)	1 _A = 105 °C	TBD	TBD		
				T _A = 125 °C	TBD	TBD		
I _{DD(WUFAH)}	Supply current during wakeup time from Active-halt mode (using HSI)					TBD	mA	

Table 21. Total current consumption and timing in Active-halt mode at V_{DD} = 1.65 V to 3.6 V $^{(1)(2)}$ (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WU_HSI(AH)} ⁽⁵⁾⁽⁶⁾	Wakeup time from Active-halt mode to Run mode (using HSI)		5	TBD	μs
t _{WU_LSI(AH)} (5)(6)	Wakeup time from Active-halt mode to Run mode (using LSI)		TBD	TBD	μs

- 1. No floating I/O, unless otherwise specified.
- 2. Based on characterization results, unless otherwise specified.
- 3. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 4. LCD enabled with external VLCD, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after t_{WU}.
- 6. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register.

Table 22. Total current consumption and timing in Halt mode at $V_{DD} = 2 V^{(1)(2)}$

Symbol	Parameter	Condition	Тур	Max	Unit	
		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	400	TBD		
I _{DD(Halt)}	Supply current in Halt mode (Ultra low power ULP bit =1 in the PWR_CSR2 register)	T _A = 55 °C	TBD	TBD ⁽³⁾	A	
		T _A = 85 °C	TBD	TBD	nA	
		T _A = 105 °C	TBD	TBD ⁽³⁾		
I _{DD} (WUHalt)	Supply current during wakeup time from Halt mode (using HSI)		TBD		mA	
t _{WU_HSI(Halt)} (4)(5)	Wakeup time from Halt to Run mode (using HSI)		5	TBD	μs	
t _{WU_LSI(Halt)} (4)(5)	Wakeup time from Halt mode to Run mode (using LSI)		TBD	TBD	μs	

- 1. $T_A = -40$ to 125 °C, no floating I/O, unless otherwise specified
- 2. Based on characterization results, unless otherwise specified
- 3. Tested in production
- 4. ULP=0 or ULP=1 and FWU=1 in the PWR_CSR2 register
- 5. Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched 4 CPU cycles after t_{WU}

Current consumption of on-chip peripherals

Table 23. Peripheral current consumption

Symbol	Parameter		Typ. V _{DD} = 3.0 V	Unit
I _{DD(TIM1)}	TIM1 supply current ⁽¹⁾		13	
I _{DD(TIM2)}	TIM2 supply current (1)		8	
I _{DD(TIM3)}	TIM3 supply current (1)		8	
I _{DD(TIM4)}	TIM4 timer supply current (1)		3	
I _{DD(USART1)}	USART1 supply current (2)		6	μΑ/MHz
I _{DD(SPI1)}	SPI1 supply current ⁽²⁾		3	
I _{DD(I2C1)}	I ² C1 supply current ⁽²⁾		5	
I _{DD(DMA1)}	DMA1 supply current		3	
I _{DD(WWDG)}	WWDG supply current		2	
I _{DD(ALL)}	Peripherals ON ⁽³⁾	44	μ A /MHz	
l== /===>	RTC supply current when clocked by LSI		TBD	
I _{DD(RTC)}	RTC supply current when clocked at 1 M	Hz	TBD	μΑ
lang on	LCD supply current when clocked at 32 k	Hz /2	TBD	μΛ
I _{DD(LCD)}	LCD supply current when clocked at 1 M	Hz /2	TBD	
I _{DD(ADC1)}	ADC1 supply current ⁽⁴⁾		1500	
I _{DD(DAC)}	DAC supply current ⁽⁵⁾		370	
I _{DD(COMP1)}	Comparator 1 supply current ⁽⁶⁾		0.160	
I	0 1 0 1 (6)	Slow mode	2	μΑ
I _{DD(COMP2)}	Comparator 2 supply current ⁽⁶⁾	Fast mode	5	
I _{DD(PVD/BOR)}	Power voltage detector and brownout Reset u (7)		2.8	
I _{DD(IDWDG)}	Independent watchdog supply current		TBD	

Data based on a differential I_{DD} measurement between all peripherals OFF and a timer counter running at 16 MHz. The CPU is in Wait mode in both cases. No IC/OC programmed, no I/O pins toggling. Not tested in production.

- $3. \quad \text{Peripherals listed above the I}_{\text{DD(ALL)}} \text{ parameter ON: TIM1, TIM2, TIM3, TIM4, USART1, SPI1, I2C1, DMA1, WWDG. } \\$
- 4. Data based on a differential I_{DD} measurement between ADC in reset configuration and continuous ADC conversion.

7. Including supply current of internal reference voltage.

Data based on a differential I_{DD} measurement between the on-chip peripheral in reset configuration and not clocked and the on-chip peripheral when clocked and not kept under reset. The CPU is in wait mode in both cases. No I/O pins toggling. Not tested in production.

Data based on a differential I_{DD} measurement between DAC in reset configuration and continuous DAC conversion of V_{DD}
/2. DAC output is in high-impedance.

Data based on a differential I_{DD} measurement between COMP1 or COMP2 in reset configuration and COMP1 or COMP2 enabled with static inputs. Supply current of internal reference voltage excluded.

8.3.4 Clock and timing characteristics

HSE external clock (HSEBYP = 1 in CLK_ECKCR)

Subject to general operating conditions for V_{DD} and T_{A} .

Table 24. HSE external clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	External clock source frequency ⁽¹⁾		1		16	MHz
V _{HSEH} ⁽²⁾	OSC_IN input pin high level voltage		0.7 x V _{DD}		TBD	٧
V _{HSEL} ⁽²⁾	OSC_IN input pin low level voltage		V_{SS}		0.3 x V _{DD}	V
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾			TBD		pF
I _{LEAK_HSE}	OSC_IN input leakage current	V _{SS} < V _{IN} < V _{DD}	TBD		TBD	nA

^{1.} Guarenteed by design, not tested in production.

LSE external clock (LSEBYP=1 in CLK_ECKCR)

Subject to general operating conditions for V_{DD} and T_{A} .

Table 25. LSE external clock characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSE_ext}	External clock source frequency ⁽¹⁾	1	32.768	TBD	kHz
V _{LSEH} ⁽²⁾	OSC32_IN input pin high level voltage	0.7 x V _{DD}		TBD	V
V _{LSEL} ⁽²⁾	OSC32_IN input pin low level voltage	V_{SS}		0.3 x V _{DD}	V
C _{in(HSE)}	OSC32_IN input capacitance ⁽¹⁾		TBD		pF
I _{LEAK_HSE}	OSC32_IN input leakage current	TBD		TBD	nA

^{1.} Guarenteed by design, not tested in production.

^{2.} Data based on characterization results, not tested in production.

^{2.} Data based on characterization results, not tested in production.

HSE crystal/ceramic resonator oscillator


The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 26. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE}	High speed external oscillator frequency		1		16	MHz
R _F	Feedback resistor			TBD		kΩ
C ⁽¹⁾	Recommended load capacitance (2)			TBD		pF
1	HSE oscillator power consumption	C = 20 pF, $f_{OSC} = 16 \text{ MHz}$			TBD (startup) TBD (stabilized) ⁽³⁾	mA
IDD(HSE)	TIGE oscillator power consumption	C = 10 pF, $f_{OSC} = 16 MHz$			TBD (startup) TBD (stabilized) ⁽³⁾	ША
9 _m	Oscillator transconductance		3.5			mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized		1		ms

- 1. $C=C_{L1}=C_{L2}$ is approximately equivalent to 2 x crystal Cload.
- 2. The oscillator selection can be optimized in terms of supply current using a high quality resonator with small R_m value. Refer to crystal manufacturer for more details
- 3. Data based on characterization results, not tested in production.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation. This
 value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Figure 12. HSE oscillator circuit diagram



HSE oscillator critical g_m formula

$$g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$$

 R_m : Notional resistance (see crystal specification), L_m : Notional inductance (see crystal specification), C_m : Notional capacitance (see crystal specification), Co: Shunt capacitance (see crystal specification), $C_{L1}=C_{L2}=C$: Grounded external capacitance

g_m >> g_{mcrit}

LSE crystal/ceramic resonator oscillator


The LSE clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 27. LSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE}	Low speed external oscillator frequency			32.768		kHz
R _F	Feedback resistor			TBD		kΩ
C ⁽¹⁾	Recommended load capacitance (2)			TBD		pF
I _{DD(LSE)}	LSE oscillator power consumption				TBD ⁽³⁾	μΑ
g _m	Oscillator transconductance		TBD			μ A /V
t _{SU(LSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized				ms

- 1. $C=C_{L1}=C_{L2}$ is approximately equivalent to 2 x crystal C_{LOAD} .
- The oscillator selection can be optimized in terms of supply current using a high quality resonator with a small R_m value. Refer to crystal manufacturer for more details
- 3. Data based on characterization results, not tested in production.
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Figure 13. LSE oscillator circuit diagram



Internal clock sources

Subject to general operating conditions for V_{DD} , and T_A .

High speed internal RC oscillator (HSI)

Table 28. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	V _{DD} = 3.0 V		16		MHz
ACC _{HSI}	Accuracy of HSI oscillator (factory calibrated)	V _{DD} = 3.0 V, T _A = 25 °C	-1 ⁽²⁾		1 (2)	%
		$V_{DD} = 3.0 \text{ V}, 0 \text{ °C} \le T_{A} \le 55 \text{ °C}$	-1.5 ⁽²⁾		1.5 ⁽²⁾	%
		$V_{DD} = 3.0 \text{ V}, -10 \text{ °C} \le T_{A} \le 70 \text{ °C}$	-2 ⁽²⁾		2 (2)	%
		$V_{DD} = 3.0 \text{ V}, -10 \text{ °C} \le T_{A} \le 85 \text{ °C}$	-2.5 ⁽²⁾		2 ⁽²⁾	%
		$V_{DD} = 3.0 \text{ V}, -10 \text{ °C} \le T_{A} \le 125 \text{ °C}$	-4.5 ⁽²⁾		2 (2)	%
		1.65 V ≤V _{DD} ≤ 3.6 V, -40 °C ≤T _A ≤ 125 °C	-4.5		3	%
TRIM	HSI user trim resolution	1.65 V ≤V _{DD} ≤ 3.6 V, -40 °C ≤T _A ≤ 125 °C		±0.4 ⁽²⁾	±0.5	%
t _{su(HSI)}	HSI oscillator setup time (wakeup time)			3.7	7.4 ⁽²⁾	μs
I _{DD(HSI)}	HSI oscillator power consumption			100	140 ⁽²⁾	μΑ

^{1.} V_{DD} = 3.0 V, T_A = -40 to 125 °C unless otherwise specified.

Low speed internal RC oscillator (LSI)

Table 29. LSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency		26	38	56	kHz
t _{su(LSI)}	LSI oscillator wakeup time			TBD	TBD ⁽²⁾	μs
I _{DD(LSI)}	LSI oscillator frequency drift ⁽³⁾	0 °C ≤T _A ≤ 85 °C	-10		4	%

^{1.} V_{DD} = 1.8 V to 3.0 V, T_A = -40 to 125 °C unless otherwise specified.

^{2.} Data based on characterization results, not tested in production.

^{2.} Data based on characterization results, not tested in production.

^{3.} This is a deviation for an individual part, once the initial frequency has been measured.

8.3.5 Memory characteristics

 $T_A = -40$ to 125 °C unless otherwise specified.

Table 30. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{RM}	Data retention mode ⁽¹⁾	Halt mode (or Reset)	1.4			V

Minimum supply voltage without losing data stored in RAM (in Halt mode or under Reset) or in hardware registers (only in Halt mode). Guaranteed by characterization, not tested in production.

Flash memory

Table 31. Flash program memory

Symbol	Parameter	Conditions	Min	Тур	Max (1)	Unit
V _{DD}	Operating voltage (all modes, read/write/erase)	f _{SYSCLK} = 16 MHz	1.65		3.6	V
+	Programming time for 1 or 128 bytes (block) erase/write cycles (on programmed byte)				TBD	ms
t _{prog}	Programming time for 1 to 128 bytes (block) write cycles (on erased byte)				TBD	ms
I _{prog}	Programming/ erasing consumption	T _A =+25 °C, V _{DD} = 3.0 V		TBD		mA
	r rogramming/ erasing consumption	$T_A = +25 ^{\circ}\text{C}, V_{DD} = 1.8 \text{V}$		TBD		
	Data retention (program memory) after 10000 erase/write cycles at T _A =+85 °C	T _{RET} =+55 °C	TBD ⁽¹⁾			
t _{RET}	Data retention (data memory) after 10000 erase/write cycles at T _A =+85 °C	T _{RET} =+55 °C	TBD ⁽¹⁾			years
	Data retention (data memory) after 10000 erase/write cycles at T _A =+85 °C	T _{RET} =+85 °C	TBD ⁽¹⁾			
	Erase/write cycles (program memory)	See notes (1)(2)	TBD ⁽¹⁾			
N _{RW}	Erase/write cycles (data memory)	See notes (1)(3)	TBD ⁽¹⁾			kcycles

- 1. Data based on characterization results, not tested in production.
- 2. Retention guaranteed after cycling is 10 years @ 55 °C.
- 3. Retention guaranteed after cycling is 1 year @ 55 °C.
- 4. Data based on characterization performed on the whole data memory.

8.3.6 I/O port pin characteristics

General characteristics

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified. All unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor.

Table 32. I/O static characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Input voltage on true open-drain pins (PC0 and PC1)	V _{SS} -0.3		0.3 x V _{DD}	
V _{IL}	Input low level voltage ⁽²⁾	Input voltage on FT pins (PA7 and PE0)	V _{SS} -0.3		0.3 x V _{DD}	٧
		Input voltage on any other pin	V _{SS} -0.3		0.3 x V _{DD}	
V _{IH}		Input voltage on true open-drain pins (PC0 and PC1)	0.70 x V _{DD}		V _{DD} +3.6	
	Input high level voltage (2)	Input voltage on FT pins (PA7 and PE0)	0.70 x V _{DD}		V _{DD} +3.6	V
		Input voltage on any other pin	0.70 x V _{DD}		V _{DDmax} +0.3	
V_{hys}	Cabasit triangue valtage bustonesis (3)	Standard I/Os		200		mV
▼ nys	Schmitt trigger voltage hysteresis (3)	True open drain I/Os		250		IIIV
		V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os	-	-	50 ⁽⁵⁾	
I _{lkg}	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} True open drain I/Os	-	-	200 ⁽⁵⁾	nA
		V _{SS} ≤V _{IN} ≤V _{DD} PA0 with high sink LED driver capability	-	-	200 ⁽⁵⁾	
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	V _{IN} =V _{SS}	30	45	60	kΩ
C _{IO} ⁽⁷⁾	I/O pin capacitance			5		pF

^{1.} $V_{DD} = 3.0 \text{ V}$, $T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$ unless otherwise specified.

- 5. Not tested in production.
- 6. R_{PU} pull-up equivalent resistor based on a resistive transistor.
- 7. Data guaranteed by Design, not tested in production.

^{2.} Data based on characterization results, not tested in production.

^{3.} Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

Output driving current

Subject to general operating conditions for V_{DD} and T_A unless otherwise specified.

Table 33. Output driving current (standard ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
			$I_{IO} = +2 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.45	V
	V _{OL} ⁽¹⁾	()utput low level voltage for an I/() pin	$I_{IO} = +2 \text{ mA},$ $V_{DD} = 1.8 \text{ V}$		0.45	V
Standard			$I_{IO} = +10 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.7	V
Stan			$I_{IO} = -2 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$	V _{DD} -0.45		V
		V. (4) I Chitchit bigh level voltage for an I/C) bin	$I_{IO} = -1 \text{ mA},$ $V_{DD} = 1.8 \text{ V}$	V _{DD} -0.45		V
			$I_{IO} = -10 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$	V _{DD} -0.7		V

The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

Table 34. Output driving current (true open drain ports)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
drain	drain	Output low level voltage for an I/O pin	$I_{IO} = +3 \text{ mA},$ $V_{DD} = 3.0 \text{ V}$		0.45	
Open drain	V _{OL} ⁽¹⁾	Output low level voltage for all I/O pin	$I_{IO} = +1 \text{ mA},$ $V_{DD} = 1.8 \text{ V}$		0.45	

^{1.} The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .

Table 35. Output driving current (PA0 with high sink LED driver capability)

I/O Type	Symbol	Parameter	Conditions	Min	Max	Unit
Œ	V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$I_{IO} = +20 \text{ mA},$ $V_{DD} = 2.0 \text{ V}$		TBD	

^{1.} The I_{IO} current sunk must always respect the absolute maximum rating specified in *Table 13* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .

^{2.} The I_{IO} current sourced must always respect the absolute maximum rating specified in *Table 13* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

NRST pin

Subject to general operating conditions for V_{DD} and T_{A} unless otherwise specified.


Table 36. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
V _{IL(NRST)}	NRST Input low level voltage (1)		V _{SS}		0.8	
V _{IH(NRST)}	NRST Input high level voltage (1)		1.4		V_{DD}	V
V _{OL(NRST)}	NRST Output low level voltage	$I_{OL} = 2 \text{ mA}$			V _{DD} -0.8	
R _{PU(NRST)}	NRST Pull-up equivalent resistor (2)		30	45	60	kΩ
V _{F(NRST)}	NRST Input filtered pulse (3)				50	ns
V _{NF(NRST)}	NRST Input not filtered pulse (3)		300			115

- 1. Data based on characterization results, not tested in production.
- 2. The R_{PU} pull-up equivalent resistor is based on a resistive transistor
- 3. Data guaranteed by design, not tested in production.

The reset network shown in *Figure 14* protects the device against parasitic resets. The user must ensure that the level on the NRST pin can go below the V_{IL} max. level specified in *Table 36*. Otherwise the reset is not taken into account internally.

Figure 14. Recommended NRST pin configuration



8.3.7 Communication interfaces

SPI1 - Serial peripheral interface

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under ambient temperature, f_{SYSCLK} frequency and V_{DD} supply voltage conditions summarized in *Section 8.3.1*. Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 37. SPI1 characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	0	8	
1/t _{c(SCK)}	SPI Clock frequency	Slave mode	0	8	MHz
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	TBD	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 x 1/f _{SYSCLK}	-	
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	TBD	-	
$\begin{array}{c} t_{\text{w(SCKH)}}^{(2)} \\ t_{\text{w(SCKL)}}^{(2)} \end{array}$	SCK high and low time	Master mode, f _{SYSCLK} = 8 MHz, f _{SCK} = 4 MHz	TBD	TBD	
t _{su(MI)} (2) t _{su(SI)} (2)	Data input setup time	Master mode	TBD	-	
t _{su(SI)} (2)	Data input setup time	Slave mode TBD	-		
t _{h(MI)} (2) t _{h(SI)} (2)	Data input hold time	Master mode	TBD	-	ns
t _{h(SI)} (2)	Data input floid time	Slave mode	TBD	-	113
t _{a(SO)} (2)(3)	Data output access time	Slave mode	-	3x 1/f _{SYSCLK}	
t _{dis(SO)} (2)(4)	Data output disable time	Slave mode	TBD	-	
t _{v(SO)} (2)	Data output valid time	Slave mode (after enable edge)	-	TBD	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode (after enable edge)	-	TBD	
t _{h(SO)} ⁽²⁾		Slave mode (after enable edge)	TBD	-	
t _{h(MO)} ⁽²⁾	Data output hold time	Master mode (after enable edge)	TBD	-	

^{1.} Parameters are given by selecting 10 MHz I/O output frequency.

^{2.} Values based on design simulation and/or characterization results, and not tested in production.

^{3.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{4.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.

Figure 15. SPI timing diagram - slave mode and CPHA=0





Figure 16. SPI timing diagram - slave mode and CPHA=1⁽¹⁾



1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

ai14136




Figure 17. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\rm DD}$ and $0.7V_{\rm DD}$.

I²C - Inter IC control interface

Subject to general operating conditions for V_{DD} , f_{SYSCLK} , and T_A unless otherwise specified.

The STM8L I²C interface (I2C1) meets the requirements of the Standard I²C communication protocol described in the following table with the restriction mentioned below:

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDA and SCL).

Table 38. I2C characteristics

Symbol	Parameter		rd mode C	Fast mode I ² C ⁽¹⁾		Unit	
		Min ⁽²⁾	Max ⁽²⁾	Min ⁽²⁾	Max ⁽²⁾		
t _{w(SCLL)}	SCL clock low time	4.7		1.3		110	
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs	
t _{su(SDA)}	SDA setup time	250		100			
t _{h(SDA)}	SDA data hold time	0		0	900		
t _{r(SDA)}	SDA and SCL rise time		1000		300	ns	
$t_{f(SDA)}$ $t_{f(SCL)}$	SDA and SCL fall time		300		300		
t _{h(STA)}	START condition hold time	4.0		0.6			
t _{su(STA)}	Repeated START condition setup time	4.7		0.6		μs	
t _{su(STO)}	STOP condition setup time	4.0		0.6		μs	
t _{w(STO:STA)}	STOP to START condition time (bus free)	4.7		1.3		μs	
C _b	Capacitive load for each bus line		400		400	pF	

^{1.} f_{SYSCLK} must be at least equal to 8 MHz to achieve max fast I^2C speed (400 kHz).

Note:

For speeds around 200 kHz, the achieved speed can have $a\pm 5\%$ tolerance For other speed ranges, the achieved speed can have $a\pm 2\%$ tolerance The above variations depend on the accuracy of the external components used.

^{2.} Data based on standard I²C protocol requirement, not tested in production.




Figure 18. Typical application with I²C bus and timing diagram ¹⁾

1. Measurement points are done at CMOS levels: 0.3 x V_{DD} and 0.7 x V_{DD}

8.3.8 LCD controller (STM8L152xx only)

Table 39. LCD characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max.	Unit
V_{LCD}	LCD external voltage			3.6	V
V _{LCD0}	LCD internal reference voltage 0		2.6		V
V _{LCD1}	LCD internal reference voltage 1		2.7		V
V _{LCD2}	LCD internal reference voltage 2		2.8		V
V _{LCD3}	LCD internal reference voltage 3		2.9		V
V _{LCD4}	LCD internal reference voltage 4		3.0		V
V _{LCD5}	LCD internal reference voltage 5		3.1		V
V _{LCD6}	LCD internal reference voltage 6		3.2		V
V _{LCD7}	LCD internal reference voltage 7		3.3		V
Cext	V _{LCD} external capacitance	0.1		2	μF
_	Supply current ⁽²⁾ at V _{DD} = 1.8 V		TBD		
I _{DD}	Supply current ⁽²⁾ at V _{DD} = 3 V		TBD		
R _H	Low drive resistive network		TBD		ΜΩ
R _L	High drive resistive network		TBD		kΩ
V ₃₃	Segment/Common higher level voltage			V_{LCDx}	V
V ₂₃	Segment/Common 2/3 level voltage		2/3V _{LCDx}		V
V ₁₂	Segment/Common 1/2 level voltage		1/2V _{LCDx}		٧
V ₁₃	Segment/Common 1/3 level voltage		1/3V _{LCDx}		٧
V ₀	Segment/Common lowest level voltage	0			V

^{1.} Data guaranteed by Design, not tested in production.

^{2.} LCD enabled with 3 V internal booster (LCD_CR1 = 0x08), 1/4 duty, 1/3 bias, division ratio= 64, all pixels active, no LCD connected.

VLCD external capacitor (STM8L152xx only)

The application can achieve a stabilized LCD reference voltage by connecting an external capacitor C_{EXT} to the V_{LCD} pin. C_{EXT} is specified in *Table 39*.

8.3.9 Embedded reference voltage

Table 40. Reference voltage characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max.	Unit	
I _{REFINT}	Internal reference voltage consumption		1.4		μΑ	
T _{S_VREFINT}	ADC sampling time when reading the internal reference voltage ⁽²⁾		5	10	μs	
I _{BUF}	Internal reference voltage buffer consumption (used for ADC)		13.5	25	μΑ	
V _{REFINT out}	Reference voltage output	TBD	1.225	TBD	V	
V _{REFINT_DIV1}	1/4 reference voltage		25			
V _{REFNT_DIV2}	1/2 reference voltage		50		%V _{REFINT_COMP}	
V _{REFNT_DIV3}	3/4 reference voltage		75			
I _{LPBUF}	Internal reference voltage low power buffer consumption (used for comparators or output)		730	1200	nA	
I _{REFOUT}	Buffer ouptut current ⁽³⁾			1	μΑ	
C _{REFOUT}	Reference voltage output load			50	pF	
t _{VREFINT}	Internal reference voltage startup time		2	TBD	ms	
t _{BUFEN}	Internal reference voltage buffer startup time once enabled ⁽²⁾			10	μs	
ACC _{VREFINT}	Accuracy of V _{REFINT} stored in engibyte			± 5	mV	
STAB _{VREFINT}	Stability of V _{REFINT} in temperature		20	50	ppm/°C	
STAB _{VREFINT}	Stability of V _{REFINT} after 1000 hours			TBD	ppm	

^{1.} Based on characterization results, unless otherwise specified

8.3.10 Temperature sensor

Table 41. TS characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max.	Unit
V ₂₅	Sensor reference voltage at 25°C	TBD	0.495	TBD	V
T_L	V _{SENSOR} linearity with temperature		TBD	TBD	°C
Avg_slope	Average slope	TBD	TBD	TBD	mV/°C
IDD _(TEMP)	Consumption		3.4	6	μΑ

^{2.} Defined when ADC output reaches its final value $\pm 1/2$ LSB

^{3.} To guaranty less than 1% $V_{\mbox{\scriptsize REFOUT}}$ deviation

Table 41. TS characteristics⁽¹⁾ (continued)

Symbol	Parameter Min		Тур	Max.	Unit
T _{START}	Temperature sensor startup time ⁽²⁾			10	μs
T _{S_TEMP}	T _{S_TEMP} ADC sampling time when reading the temperature sensor		5	10	μs

^{1.} Based on characterization results, unless otherwise specified.

8.3.11 Comparator characteristics

Table 42. Comparator 1 characteristics

Symbol	Parameter	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	1.65		3.6	V
T _A	Temperature range	-40		125	°C
R ₄₀₀	R ₄₀₀ value	TBD	400	TBD	kΩ
Err ₄₀₀	Error on R ₄₀₀			TBD	%
R ₁₀	R ₁₀ value	TBD	10	TBD	kΩ
Err ₁₀	Error on R ₁₀			TBD	%
V _{IN}	Comparator input voltage range	0		V_{DDA}	V
V _{REFINT}	Internal reference reference voltage	TBD	1.225	TBD	
t _{START}	Startup time after enable		7	TBD	μs
t _d	Propagation delay ⁽²⁾		3	TBD	μs
V _{offset}	Comparator offset error	TBD	3	TBD	mV
I _{CMP1}	Consumption ⁽³⁾		160	TBD	nA

^{1.} Data guaranteed by design, not tested in production.

Table 43. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage		1.65		3.6	V
T _A	Temperature range		-40		125	°C
V _{IN}	Comparator input voltage range		0		V_{DDA}	٧
	Startup time after enable	1.65 V to 2.7 V			TBD	116
tores	in fast mode	2.7 V to 3.6 V			TBD	μs
^t START	Startup time after enable	1.65 V to 2.7 V			TBD	-16
	in slow mode	2.7 V to 3.6 V			TBD	μs

^{2.} Defined for ADC output reaches its final value ±1/2LSB.

The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

^{3.} Comparator consumption only. Internal reference voltage not included.

Table 43. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
+	Propagation delay in fast	1.65 V to 2.7 V		TBD	TBD	μs
t _{df}	mode ⁽²⁾	2.7 V to 3.6 V		TBD	TBD	
+	Propagation delay in slow	1.65 V to 2.7 V		TBD	TBD	μs
t _{ds}	mode ⁽²⁾	2.7 V to 3.6 V		TBD	TBD	
V	Comparator offect error	1.65 V to 2.7 V		TBD	TBD	mV
V _{offset}	Comparator offset error	2.7 V to 3.6 V		TBD	TBD	
1	Consumption in fact made	1.65 V to 2.7 V		TBD	TBD	μΑ
IDD(CMP2F)	Consumption in fast mode	2.7 V to 3.6 V		TBD	TBD	
1	Consumption in slow mode	1.65 V to 2.7 V		TBD	TBD	μΑ
IDD(CMP2S)	Consumption in Slow mode	2.7 V to 3.6 V		TBD	TBD	

^{1.} Data guaranteed by design, not tested in production.

8.3.12 12-bit DAC characteristics

Table 44. DAC characteristics, output on PF0⁽¹⁾

Symbol	Parameter Conditions		Min ⁽²⁾	Тур	Max ⁽¹⁾	Unit	
V_{DDA}	Analog supply voltage		1.8		3.6	V	
V _{REF+}	Reference supply voltage		1.8		3.6	V	
T _A	Temperature range		-40		125	°C	
		No load, middle code 0x800 on the inputs		370	TBD		
I _{VDDA}	Current on V _{DDA} supply	No load, worst code 0xF1C @ V _{REF+} =3.6V on the inputs		500	TBD	ΓBD μA	
I _{VREF+}	Current on V _{REF+} supply			210	TBD		
R_{L}	Resistive load ⁽³⁾	DACOUT buffer ON	5			kΩ	
R _O	Output impedance	DACOUT buffer OFF			TBD	kΩ	
C _L	Capacitive load ⁽⁴⁾				50	pF	
DAC OUT	DAC_OUT voltage ⁽⁵⁾	DACOUT buffer ON	0.2		V _{REF+} -0.2	V	
DAC_OUT	DAC_OUT voilage	DACOUT buffer OFF	0		V _{REF+}	V	
DNL	Differential non linearity ⁽⁶⁾	R _L ≥5 kΩ C _L ≤50 pF DACOUT buffer ON		± 1	TBD	12-bit	
DINL	Dinerential non linearity	C _L ≤50 pF DACOUT buffer OFF	-	TBD	TBD	LSB	

^{2.} The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

Table 44. DAC characteristics, output on PF0⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min ⁽²⁾	Тур	Max ⁽¹⁾	Unit
INL	Integral non linearity ⁽⁷⁾	$R_L \ge 5 \text{ k}\Omega$, $C_L \le 50 \text{ pF}$ DACOUT buffer ON		± 2	TBD	12-bit
IIVL	integral non intearty.	C _L ≤ 50 pF DACOUT buffer OFF		TBD	TBD	LSB
Offset	Offset error ⁽⁸⁾	R_L ≥5 kΩ, C_L ≤ 50 pF DACOUT buffer ON		± 20	TBD	mV
Oliset	Offset efforcy	C _L ≤ 50 pF DACOUT buffer OFF		TBD	TBD	IIIV
Gain error	Gain error	R_L ≥5 kΩ, C_L ≤ 50 pF DACOUT buffer ON		0.5	TBD	%
Gain enoi	Gaill elloi	C _L ≤ 50 pF DACOUT buffer OFF		TBD	TBD	70
TUE	Total unadjusted error	R_L ≥5 kΩ, C_L ≤ 50 pF DACOUT buffer ON		TBD	TBD	12-bit
TOE	Total unaujusted ento	C _L ≤ 50 pF DACOUT buffer OFF		TBD	TBD	LSB
t _{settling}	Settling time (full scale: for a 12-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches the final value ±1LSB	R _L ≥5 kΩ, C _L ≤ 50 pF		7	TBD	μs
Update rate	Max frequency for a correct DAC_OUT (@95%) change when small variation of the input code (from code i to i+1LSB).	R _L ≥ 5 kΩ, C _L ≤50 pF			1	Msps
twakeup	Wakeup time from OFF state. Input code between lowest and highest possible codes.	R _L ≥5 kΩ, C _L ≤50 pF		9	TBD	μs
PSRR+	Power supply rejection ratio (to VDDA) (static DC measurement)	R _L ≥ 5 kΩ, C _L ≤50 pF		-60	-35	dB

- 1. For 48-pin package only.
- 2. Data guaranteed by design, not tested in production.
- 3. Resistive load between DACOUT and GNDA.
- 4. Capacitive load at DACOUT pin.
- 5. It gives the output excursion of the DAC.
- 6. Difference between two consecutive codes 1 LSB.
- 7. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023.
- 8. Difference between measured value and ideal value= $V_{\mbox{\scriptsize REF}}/2$.

Table 45. DAC output on PB4-PB5-PB6⁽¹⁾

Symbol	Parameter	Min ⁽²⁾	Тур	Max ⁽¹⁾	Unit
R _{int}	Internal resistance between DAC output and PB4-PB5-PB6 output		TBD	TBD	kΩ

 ³² or 28-pin packages only. The DAC channel can be routed either on PB4, PB5 or PB6 using the routing interface I/O switch registers.

^{2.} Data guaranteed by design, not tested in production.

8.3.13 12-bit ADC1 characteristics

Table 46. ADC1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage		1.8		3.6	V
V	5,	2.4 V ≤V _{DDA} ≤ 3.6 V	2.4		V_{DDA}	V
V_{REF+}	Reference supply voltage	1.8 V≤V _{DDA} ≤ 2.4 V		V_{DDA}	•	٧
V _{REF-}	Lower reference voltage			V_{SSA}		V
I _{VDDA}	Current on the VDDA input pin			1000		μΑ
I _{VREF+}	Current on the VREF+ input pin			400	TBD	μΑ
V _{AIN}	Conversion voltage range		0 ⁽²⁾		V_{REF+}	
T _A	Temperature range		-40		125	°C
R _{AIN}	External resistance on V _{AIN}				TBD ⁽³⁾	kΩ
B	Compling quitab registeres	on PF0 fast channel			TBD	kΩ
R_{ADC}	Sampling switch resistance	on all other channels			TBD	kΩ
C _{ADC}	Internal sample and hold capacitor	on PF0 fast channel			TBD	pF
OADC	internal sample and noid capacitor	on all other channels			TBD	pF
f	ADC compling clock frequency	2.4 V≤V _{DDA} ≤3.6 V without zooming	0.320		16	MHz
f _{ADC}	ADC sampling clock frequency	1.8 V≤V _{DDA} ≤2.4 V with zooming	0.320		8	MHz
f.	Compling rate	V _{AIN} on PF0 fast channel	0.02		1 ⁽⁴⁾	MHz
f _S	Sampling rate	V _{AIN} on all other channels				
f _{TRIG}	External trigger frequency				TBD	1/f _{ADC}
t _{LAT}	External trigger latency				TBD	1/f _{ADC}
t _S	Sampling time	V _{AIN} on fast channel PF0	4 ⁽⁴⁾			1/f _{ADC}
		V _{AIN} on slow channels	TBD			1/f _{ADC}
+	Conversion time			12 + t _S		1/f _{ADC}
t _{conv}	Conversion time	16 MHz		1 ⁽³⁾		μs
t _{WKUP}	Wakeup time from OFF state				3	μs
t _{VREFINT}	Internal reference voltage startup time				refer to Table 40	ms

^{1.} Data guaranteed by design, not tested in production.

^{2.} V_{REF-} or V_{DDA} must be tied to ground.

^{3.} For 1 Msps, maximum Rext is 0.5 $k\Omega$

^{4.} Value obtained for continous conversion on fast channel.

Table 47. ADC1 accuracy

Symbol	Parameter	Тур	Max ⁽¹⁾	Unit
DNL	Differential non linearity	TBD	± 1	LSB
INL	Integral non linearity	TBD	± 2	LSB
TUE	Total unadjusted error	TBD	± 5	LSB
Offset	Offset error	TBD	± 2	LSB
Gain	Gain error	TBD	± 3.5	LSB
ENOB	Effective number of bits	TBD	± 9.5	Bits
SINAD	Signal-to-noise and distortion ratio	TBD	TBD	dB
SNR	Signal-to-noise ratio	TBD	TBD	dB
THD	Total harmonic distorsion	TBD	TBD	dB

^{1.} Data based on characterization, not tested in production.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 19* or *Figure 20*, depending on whether V_{REF+} is connected to V_{DDA} or not. Good quality ceramic 10 nF capacitors should be used. They should be placed as close as possible to the chip.

Figure 19. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})

STM8L

V_{REF+}

V_{DDA}

I µF // 10 nF

V_{SSA}V_{REF-}

ai17031

88/101 Doc ID 15962 Rev 2




Figure 20. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

8.3.14 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 61000 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 61000 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Prequalification trials:

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 48. EMS data

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{CPU} = 16 MHz, conforms to IEC 61000	TBD
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{CPU} = 16 MHz, conforms to IEC 61000	TBD

Electromagnetic interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm IEC61967-2 which specifies the board and the loading of each pin.

Table 49. EMI data (1)

Symbol	Parameter	Conditions	Monitored	Max vs.	Unit
Symbol Parame	Parameter		Conditions	frequency band 16 MHz	
		V _{DD} = 3.6 V.	0.1 MHz to 30 MHz	TBD	
9	Peak level	$V_{DD} = 3.6 \text{ V},$ $T_A = +25 ^{\circ}\text{C},$	30 MHz to 130 MHz	TBD	dBμV
S _{EMI}	Peak level	LQFP32 conforming to	130 MHz to 1 GHz	TBD	
		IEC61967-2	SAE EMI Level	1	-

^{1.} Not tested in production.

Absolute maximum ratings (electrical sensitivity)

Based on two different tests (ESD and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). Two models can be simulated: human body model and charge device model. This test conforms to the JESD22-A114A/A115A standard.

90/101 Doc ID 15962 Rev 2

Maximum **Conditions** Unit **Symbol** Ratings value (1) Electrostatic discharge voltage V_{ESD(HBM)} 2000 (human body model) ٧ $T_A = +25 \, ^{\circ}C$ Electrostatic discharge voltage 1000 V_{ESD(CDM)} (charge device model)

Table 50. ESD absolute maximum ratings

Static latch-up

 LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 51. Electrical sensitivities

Symbol	Parameter	Class
LU	Static latch-up class	II

8.4 Thermal characteristics

The maximum chip junction temperature (T_{Jmax}) must never exceed the values given in *Table 15: General operating conditions on page 58*.

The maximum chip-junction temperature, T_{Jmax}, in degree Celsius, may be calculated using the following equation:

$$T_{Jmax} = T_{Amax} + (P_{Dmax} \times \Theta_{JA})$$

Where:

- T_{Amax} is the maximum ambient temperature in °C
- Θ_{IA} is the package junction-to-ambient thermal resistance in °C/W
- P_{Dmax} is the sum of P_{INTmax} and $P_{I/Omax}$ ($P_{Dmax} = P_{INTmax} + P_{I/Omax}$)
- P_{INTmax} is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.
- P_{I/Omax} represents the maximum power dissipation on output pins Where:

 $P_{I/Omax} = \Sigma \; (V_{OL}{}^*I_{OL}) + \Sigma ((V_{DD}{}^-V_{OH}){}^*I_{OH}),$ taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

^{1.} Data based on characterization results, not tested in production.

Table 52. Thermal characteristics⁽¹⁾

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient WFQFPN28 - 4 x 4 mm	TBD	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 32 - 7 x 7 mm	TBD	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient VFQFPN 32 - 5 x 5 mm	TBD	°C/W
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP 48- 7 x 7 mm	TBD	°C/W
Θ_{JA}	Thermal resistance junction-ambient VFQFPN 48- 7 x 7mm	TBD	°C/W

Thermal resistances are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment.

9 Package characteristics


9.1 ECOPACK

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

9.2 Package mechanical data

Figure 21. WFQFPN28 – 28-lead very very thin fine pitch quad flat no-lead package outline $(4 \times 4)^{(1)}$

Figure 22. Recommended footprint (dimensions in mm)⁽¹⁾



^{1.} Drawing is not to scale.

Table 53. WFQFPN28 – 28-lead very very thin fine pitch quad flat no-lead package (4 x 4), package mechanical data⁽¹⁾

package mechanical data**							
Dim.	mm			inches ⁽²⁾			
	Min	Тур	Max	Min	Тур	Max	
A ⁽¹⁾	0.7	0.75	0.8	0.0276	0.0295	0.0315	
A1	0	0.02	0.05	0	0.0008	0.002	
A3		0.2			0.0079		
b	0.18	0.25	0.3	0.0071	0.0098	0.0118	
D		4			0.1575		
E		4			0.1575		
е		0.5			0.0197		
L1	0.25	0.35	0.45	0.0098	0.0138	0.0177	
L2	0.3	0.4	0.5	0.0118	0.0157	0.0197	
ddd		0.08			0.0031		
	Number of pins						
N	28						

^{1.} Thickness valid for the WFQFPN28 package in the sampling phase. In the production phase, the UFQFPN28 package will be used with a thickness equal to 0.6 mm.

^{2.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 23. WFQFPN32 – 32-lead very very thin fine pitch quad flat no-lead package outline (5 x 5)

1. The exposed pad must be soldered to the PCB. It is recommended to connect it to V_{SS} .

Table 54. WFQFPN32 – 32-lead very very thin fine pitch quad flat no-lead package (5 x 5), package mechanical data⁽¹⁾

	mm			inches ⁽²⁾		
Dim.	Min	Тур	Max	Min	Тур	Max
A ⁽¹⁾	0.70	0.75	0.80	0.0276	0.0295	0.0315
A1	0	0.02	0.05		0.0008	0.0020
A3		0.20			0.0079	
b	0.18	0.25	0.30	0.0071	0.0098	0.0118
D	4.85	5.00	5.15	0.1909	0.1969	0.2028
D2	3.20	3.45	3.70	0.1260	0.1358	0.1457
E	4.85	5.00	5.15	0.1909	0.1969	0.2028
E2	3.20	3.45	3.70	0.1260	0.1358	0.1457
е		0.50			0.0197	
L	0.30	0.40	0.50	0.0118	0.0157	0.0197
ddd	0.08 0.0031					
	Number of pins					
N	32					

Thickness valid for the WFQFPN32 package in the sampling phase. In the production phase, the UFQFPN32 package will be used with a thickness equal to 0.6 mm.

^{2.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 24. LQFP32 – 32-pin low profile quad flat package outline

Table 55. LQFP32 - 32-pin low profile quad flat package, package mechanical data

Dim.	mm			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α			1.6			0.063
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.3	0.37	0.45	0.0118	0.0146	0.0177
С	0.09		0.2	0.0035		0.0079
D	8.8	9	9.2	0.3465	0.3543	0.3622
D1	6.8	7	7.2	0.2677	0.2756	0.2835
D3		5.6			0.2205	
Е	8.8	9	9.2	0.3465	0.3543	0.3622
E1	6.8	7	7.2	0.2677	0.2756	0.2835
E3		5.6			0.2205	
е		0.8			0.0315	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1		1			0.0394	
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
ccc	0.1 0.0039					
	Number of pins					
N	32					

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

96/101 Doc ID 15962 Rev 2

Figure 25. VFQFPN48 7 x 7 mm, 0.5 mm pitch, package Figure 26. Recommended footprint outline $^{(1)(2)}$ (dimensions in mm) $^{(1)}$

- 1. Drawing is not to scale.
- 2. The exposed pad must be soldered to the PCB. It is recommended to connect it to V_{SS} .

Table 56. VFQFPN48 – very thin fine pitch quad flat pack no-lead 7×7 mm, 0.5 mm pitch package mechanical data⁽¹⁾

	phon package mechanical data							
Symbol -	millimeters			inches ⁽²⁾				
	Тур	Min	Max	Тур	Min	Max		
A ⁽¹⁾	0.900	0.800	1.000	0.0354	0.0315	0.0394		
A1	0.020		0.050	0.0008		0.0020		
A2	0.650		1.000	0.0256		0.0394		
A3	0.250			0.0098				
b	0.230	0.180	0.300	0.0091	0.0071	0.0118		
D	7.000	6.850	7.150	0.2756	0.2697	0.2815		
D2	4.700	2.250	5.250	0.1850	0.0886	0.2067		
E	7.000	6.850	7.150	0.2756	0.2697	0.2815		
E2	4.700	2.250	5.250	0.1850	0.0886	0.2067		
е	0.500	0.450	0.550	0.0197	0.0177	0.0217		
L	0.400	0.300	0.500	0.0157	0.0118	0.0197		
ddd		0.080			0.0031			

^{1.} Thickness valid for the VFQFPN48 package in the sampling phase. In the production phase, the UFQFPN48 package will be used with a thickness equal to 0.6 mm.

^{2.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 27. LQFP48 – 48-pin low profile quad flat package outline (7x7)

Table 57. LQFP48 – 48-pin low profile quad flat package (7x7), package mechanical data

Dim	mm			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α			1.6			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.2	0.0035		0.0079
D	8.8	9	9.2	0.3465	0.3543	0.3622
D1	6.8	7	7.2	0.2677	0.2756	0.2835
D3		5.5			0.2165	
E	8.8	9	9.2	0.3465	0.3543	0.3622
E1	6.8	7	7.2	0.2677	0.2756	0.2835
E3		5.5			0.2165	
е		0.5			0.0197	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1		1			0.0394	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc			0.08			0.0031
	Number of pins					
N	48					

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

98/101 Doc ID 15962 Rev 2

10 Device ordering information

Figure 28. STM8L15xxx ordering information scheme 151 C Example: STM8 4 **Product class** STM8 microcontroller Family type L = Low power Sub-family type 151 = Ultralow power 152 = Ultralow power with LCD Pin count C = 48 pinsK = 32 pinsG = 28 pinsProgram memory size 4 = 16 Kbytes 6 = 32 Kbytes **Package** U = WFQFPN or VFQFPN T = LQFPTemperature range $3 = -40 \, ^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ 6 = -40 °C to 85 °C

For a list of available options (e.g. memory size, package) and orderable part numbers or for further information on any aspect of this device, please contact the ST sales office nearest to you.

11 Revision history

Table 58. Document revision history

Date	Revision	Changes
06-Aug-2009	1	Initial release
10-Sep-2009	2	Updated peripheral naming throughout document. Added Figure 6: STM8L151Cx 48-pin pinout (without LCD) on page 24 Added capacitive sensing channels in Features on page 1 Updated PA7, PC0 and PC1 in Table 4: STM8L15x pin description Changed CLK and REMAP register names in Table 7 Changed description of WDGHALT in Table 11 Added typical power consumption values in Table 16 to Table 23 Correct VIH max in Table 32

100/101 Doc ID 15962 Rev 2

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

