# Xilinx Standalone Library Documentation

## XiIFPGA Library v5.0

UG1229 (2018.3) May 15, 2019





## **Table of Contents**

Chapter 1: Overview	
Supported Features	3
XiIFPGA library Interface modules	3
Processor Configuration Access Port (PCAP)	3
CSU DMA driver	4
XilSecure Library	4
Design Summary	4
Flow Diagram	5
Setting up the Software System	6
Enabling Security	7
Bitstream Authentication Using External Memory	7
Bootgen	8
Authenticated and Encrypted Bitstream Loading Using OCM	8
Authenticated and Encrypted Bitstream Loading Using DDR	9
Chapter 2: XiIFPGA APIs	
Overview	10
Function Documentation	10
XFpga_PL_BitStream_Load	10
XFpga_PL_PostConfig	11
XFpga_PL_ValidateImage	12
XFpga_GetPlConfigData	13
XFpga_GetPlConfigReg	13
XFpga_InterfaceStatus	13

## Appendix A: Additional Resources and Legal Notices



## Chapter 1

## Overview

The XilFPGA library provides an interface to the Linux or bare-metal users for configuring the programmable logic (PL) over PCAP from PS.

The library is designed for Zynq® UltraScale+™ MPSoC to run on top of Xilinx standalone BSPs. It is tested for A53, R5 and MicroBlaze. In the most common use case, we expect users to run this library on the PMU MicroBlaze with PMUFW to serve requests from either Linux or Uboot for Bitstream programming.

### Note

XILFPGA does not support a DDR less system. DDR must be present for use of XilFPGA.

## **Supported Features**

The following features are supported in Zynq® UltraScale+™ MPSoC platform.

- Full bitstream loading
- Partial bitstream loading
- Encrypted bitstream loading
- Authenticated bitstream loading
- Authenticated and encrypted bitstream loading
- Readback of configuration registers
- · Readback of configuration data

## XiIFPGA library Interface modules

XilFPGA library uses the below major components to configure the PL through PS.

## **Processor Configuration Access Port (PCAP)**

The processor configuration access port (PCAP) is used to configure the programmable logic (PL) through the PS.



### **CSU DMA driver**

The CSU DMA driver is used to transfer the actual bitstream file for the PS to PL after PCAP initialization.

## **XilSecure Library**

The XilSecure library provides APIs to access secure hardware on the Zyng UltraScale+ MPSoC devices.

### Note

The current version of library supports only Zynq UltraScale MPSoC devices.

## **Design Summary**

XilFPGA library acts as a bridge between the user application and the PL device. It provides the required functionality to the user application for configuring the PL Device with the required bitstream. The following figure illustrates an implementation where the XilFPGA library needs the CSU DMA driver APIs to transfer the bitstream from the DDR to the PL region. The XilFPGA library also needs the XilSecure library APIs to support programming authenticated and encrypted bitstream files.




Figure 1.1: XilFPGA Design Summary



## Flow Diagram

The following figure illustrates the Bitstream loading flow on the Linux operating system.




Figure 1.2: Bitstream loading on Linux:

The following figure illustrates the XiIFPGA PL configuration sequence.




Figure 1.3: XilFPGA PL Configuration Sequence



The following figure illustrates the Bitstream write sequence.




Figure 1.4: Bitstream write Sequence

## **Setting up the Software System**

To use XiIFPGA in a software application, you must first compile the XiIFPGA library as part of software application.

- 1. Launch Xilinx SDK. Xilinx SDK prompts you to create a workspace.
- 2. Select File > New > Xilinx Board Support Package. The New Board Support Package wizard appears.
- 3. Specify a project name.
- 4. Select **Standalone** from the **Board Support Package OS** drop-down list. The **Board Support Package Settings** wizard appears.
- 5. Select the xilfpga library from the list of Supported Libraries.
- 6. Expand the **Overview** tree and select **xilfpga**. The configuration options for xilfpga are listed.
- 7. Configure the xilfpga by providing the base address of the Bit-stream file (DDR address) and the size (in bytes).





- 8. Click **OK**. The board support package automatically builds with XiIFPGA library included in it.
- 9. Double-click the **system.mss** file to open it in the **Editor** view.
- 10. Scroll-down and locate the **Libraries** chapter.
- 11. Click **Import Examples** adjacent to the XiIFPGA 5.0 entry.

## **Enabling Security**

To support encrypted and/or authenticated bitstream loading, you must enable security in PMUFW.

- 1. Launch Xilinx SDK. Xilinx SDK prompts you to create a workspace.
- Select File > New > Application Project. The New Application Project wizard appears.
- 3. Specify a project name.
- Select Standalone from the OS Platform drop-down list.
- 5. Select a supported hardware platform.
- 6. Select **psu\_pmu\_0** from the **Processor** drop-down list.
- 7. Click Next. The **Templates** page appears.
- 8. Select **ZynqMP PMU Firmware** from the **Available Templates** list.
- 9. Click **Finish**. A PMUFW application project is created with the required BSPs.
- 10. Double-click the **system.mss** file to open it in the **Editor** view.
- 11. Click the **Modify this BSP's Settings** button. The **Board Support Package Settings** dialog box appears.
- 12. Select **xilfpga**. Various settings related to the library appears.
- 13. Select **secure\_mode** and modify its value to **true**.
- 14. Click **OK** to save the configuration.

### Note

By default the secure mode is enabled. To disable modify the secure\_mode value to false.

## **Bitstream Authentication Using External Memory**

The size of the Bitstream is too large to be contained inside the device, therefore external memory must be used. The use of external memory could create a security risk. Therefore, two methods are provided to authenticate and decrypt a Bitstream.

 The first method uses the internal OCM as temporary buffer for all cryptographic operations. For details, see Authenticated and Encrypted Bitstream Loading Using OCM. This method does not require trust in external DDR.





The second method uses external DDR for authentication prior to sending the data to the decryptor, there
by requiring trust in the external DDR. For details, see Authenticated and Encrypted Bitstream Loading
Using DDR.

## **Bootgen**

When a Bitstream is requested for authentication, Bootgen divides the Bitstream into blocks of 8MB each and assigns an authentication certificate for each block. If the size of a Bitstream is not in multiples of 8 MB, the last block contains the remaining Bitstream data.




Figure 1.5: Bitstream Blocks

When both authentication and encryption are enabled, encryption is first done on the Bitstream. Bootgen then divides the encrypted data into blocks and assigns an Authentication certificate for each block.

# Authenticated and Encrypted Bitstream Loading Using OCM

To authenticate the Bitstream partition securely, XiIFPGA uses the FSBL chapter's OCM memory to copy the bitstream in chunks from DDR. This method does not require trust in the external DDR to securely authenticate and decrypt a Bitstream.

The software workflow for authenticating Bitstream is as follows:

 XilFPGA identifies DDR secure Bitstream image base address. XilFPGA has two buffers in OCM, the Read Buffer is of size 56KB and hash of chunks to store intermediate hashes calculated for each 56 KB of every 8MB block.



- 2. XiIFPGA copies a 56KB chunk from the first 8MB block to Read Buffer.
- XiIFPGA calculates hash on 56 KB and stores in HashsOfChunks.
- 4. XiIFPGA repeats steps 1 to 3 until the entire 8MB of block is completed.

#### Note

The chunk that XiIFPGA copies can be of any size. A 56KB chunk is taken for better performance.

- 5. XiIFPGA authenticates the 8MB Bitstream chunk.
- 6. Once the authentication is successful, XiIFPGA starts copying information in batches of 56KB starting from the first block which is located in DDR to Read Buffer, calculates the hash, and then compares it with the hash stored at HashsOfChunks.
- 7. If the hash comparison is successful, FSBL transmits data to PCAP using DMA (for un-encrypted Bitstream) or AES (if encryption is enabled).
- 8. XiIFPGA repeats steps 6 and 7 until the entire 8MB block is completed.
- 9. Repeats steps 1 through 8 for all the blocks of Bitstream.

### Note

You cannot use the warm restart when the FSBL OCM memory is used to authenticate the Bitstream.

# Authenticated and Encrypted Bitstream Loading Using DDR

The software workflow for authenticating Bitstream is as follows:

- 1. XiIFPGA identifies DDR secure Bitstream image base address.
- 2. XiIFPGA calculates hash for the first 8MB block.
- 3. XiIFPGA authenticates the 8MB block while stored in the external DDR.
- 4. If Authentication is successful, XiIFPGA transmits data to PCAP via DMA (for unencrypted Bitstream) or AES (if encryption is enabled).
- 5. Repeats steps 1 through 4 for all the blocks of Bitstream.



Chapter 2

## XilFPGA APIs

## **Overview**

This chapter provides detailed descriptions of the XiIFPGA library APIs.

### **Functions**

- u32 XFpga\_PL\_BitStream\_Load (XFpga \*InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr\_Size, u32 Flags)
- u32 XFpga\_PL\_PostConfig (XFpga \*InstancePtr)
- u32 XFpga\_PL\_ValidateImage (XFpga \*InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr\_Size, u32 Flags)
- u32 XFpga\_GetPlConfigData (XFpga \*InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg\_NumFrames)
- u32 XFpga\_GetPlConfigReg (XFpga \*InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg\_NumFrames)
- u32 XFpga InterfaceStatus (XFpga \*InstancePtr)

## **Function Documentation**

# u32 XFpga\_PL\_BitStream\_Load ( XFpga \* InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr\_Size, u32 Flags)

The API is used to load the bitstream file into the PL region.

It supports vivado generated Bitstream(\*.bit, \*.bin) and bootgen generated Bitstream(\*.bin) loading, Passing valid Bitstream size (AddrPtr\_Size) info is mandatory for vivado \* generated Bitstream, For bootgen generated Bitstream size from the Bitstream Header.



### **Parameters**

Pointer to the XFgpa structure.	
Linear memory Bitstream image base address	
Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.	
Flags are used to specify the type of Bitstream file.	
BIT(0) - Bitstream type	
∘ 0 - Full Bitstream	
∘ 1 - Partial Bitstream	
BIT(1) - Authentication using DDR	
∘ 1 - Enable	
o 0 - Disable	
BIT(2) - Authentication using OCM	
∘ 1 - Enable	
o 0 - Disable	
BIT(3) - User-key Encryption	
∘ 1 - Enable	
o 0 - Disable	
BIT(4) - Device-key Encryption	
∘ 1 - Enable	
o 0 - Disable	

### Returns

- XFPGA\_SUCCESS on success
- Error code on failure.
- XFPGA\_VALIDATE\_ERROR.
- XFPGA\_PRE\_CONFIG\_ERROR.
- XFPGA\_WRITE\_BITSTREAM\_ERROR.
- XFPGA\_POST\_CONFIG\_ERROR.

## u32 XFpga\_PL\_PostConfig ( XFpga \* InstancePtr )

This function set FPGA to operating state after writing.



### **Parameters**

InstancePtr	Pointer to the XFgpa structure	
-------------	--------------------------------	--

#### Returns

Codes as mentioned in xilfpga.h

# u32 XFpga\_PL\_ValidateImage ( XFpga \* InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr\_Size, u32 Flags)

This function is used to validate the Bitstream Image.

### **Parameters**

InstancePtr	Pointer to the XFgpa structure	
BitstreamImageAddr	Linear memory Bitstream image base address	
AddrPtr_Size	Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.	
Flags	Flags are used to specify the type of Bitstream file.	
	BIT(0) - Bitstream type	
	<ul><li>0 - Full Bitstream</li><li>1 - Partial Bitstream</li></ul>	
	BIT(1) - Authentication using DDR	
	<ul><li>1 - Enable</li><li>0 - Disable</li></ul>	
	BIT(2) - Authentication using OCM	
	<ul><li>1 - Enable</li><li>0 - Disable</li></ul>	
	BIT(3) - User-key Encryption	
	<ul><li>1 - Enable</li><li>0 - Disable</li></ul>	
	BIT(4) - Device-key Encryption	
	<ul><li>1 - Enable</li><li>0 - Disable</li></ul>	



### Returns

Codes as mentioned in xilfpga.h

## u32 XFpga\_GetPlConfigData ( XFpga \* InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg\_NumFrames )

This function provides functionality to read back the PL configuration data.

### **Parameters**

InstancePtr	Pointer to the XFgpa structure
-------------	--------------------------------

Address which is used to store the PL readback data.

Configuration register value to be returned (or) The number of Fpga configuration frames to read

### **Returns**

- XFPGA SUCCESS if successful
- XFPGA FAILURE if unsuccessful
- XFPGA OPS NOT IMPLEMENTED if implementation not exists.

## u32 XFpga\_GetPlConfigReg ( XFpga \* InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg\_NumFrames )

This function provides PL specific configuration register values.

### **Parameters**

InstancePtr	Pointer to the XFgpa structure
ConfigReg	Constant which represents the configuration register value to be returned.
Address	DMA linear buffer address.

### **Returns**

- XFPGA SUCCESS if successful
- XFPGA\_FAILURE if unsuccessful
- XFPGA\_OPS\_NOT\_IMPLEMENTED if implementation not exists.

## u32 XFpga\_InterfaceStatus ( XFpga \* InstancePtr )

This function provides the STATUS of PL programming interface.



### **Parameters**

InstancePtr	Pointer to the XFgpa structure
-------------	--------------------------------

### **Returns**

Status of the PL programming interface.



## Appendix A

## Additional Resources and Legal Notices

### Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

## **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.



### **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.