# Xilinx Standalone Library Documentation

# Standalone v6.6

UG647 (2018.1) April 4, 2018





# **Table of Contents**

#### Chapter 1: Xilinx Hardware Abstraction Layer API Typedef Documentation Definitions for available xilinx platforms ............. Typedef Documentation

MicroBlaze Pseudo-asm Macros and Interrupt handling APIs .......

Test utilities for memory and caches

Chapter 2: MicroBlaze Processor API



Overview	 28
Macro Definition Documentation	 29
Function Documentation	 30
MicroBlaze exception APIs	 31
Overview	 31
Data Structure Documentation	 31
Typedef Documentation	31
Function Documentation	 32
MicroBlaze Processor Cache APIs	 33
Overview	33
Macro Definition Documentation	34
Function Documentation	 39
MicroBlaze Processor FSL Macros	 40
Overview	40
Macro Definition Documentation	40
MicroBlaze PVR access routines and macros	 42
Overview	42
Macro Definition Documentation	44
Function Documentation	 53
Sleep Routines for MicroBlaze	 53
Overview	53
Function Documentation	 54
Chapter 3: Cortex R5 Processor API	
Overview	 55
Cortex R5 Processor Boot Code	55
Overview	55
Cortex R5 Processor MPU specific APIs	56
Overview	56
Function Documentation	57
Cortex R5 Processor Cache Functions	58
Overview	58
Function Documentation	59
Cortex R5 Time Functions	64
Overview	64
Function Documentation	64
Cortex R5 Event Counters Functions	65
Overview	65





Function Documentation	65
Cortex R5 Processor Specific Include Files	66
Overview	66
Chapter 4: ARM Processor Common API	
Overview	67
ARM Processor Exception Handling	67
Overview	67
Macro Definition Documentation	68
Typedef Documentation	69
Function Documentation	70
Chapter 5: Cortex A9 Processor API	
Overview	73
Cortex A9 Processor Boot Code	73
Overview	73
Cortex A9 Processor Cache Functions	75
Overview	75
Function Documentation	76
Cortex A9 Processor MMU Functions	90
Overview	90
Function Documentation	91
Cortex A9 Time Functions	92
Overview	92
Function Documentation	92
Cortex A9 Event Counter Function	93
Overview	93
Function Documentation	93
PL310 L2 Event Counters Functions	94
Overview	94 94
Cortex A9 Processor and pl310 Errata Support	96
Overview	96
Macro Definition Documentation	96
Cortex A9 Processor Specific Include Files	97
Chapter 6: Cortex A53 32-bit Processor API	
Overview	98
Cortex A53 32-bit Processor Boot Code	
	~~





Overview	98
Cortex A53 32-bit Processor Cache Functions	100
Overview	100
Function Documentation	100
Cortex A53 32-bit Processor MMU Handling	105
Overview	105
Function Documentation	105
Cortex A53 32-bit Mode Time Functions	106
Overview	106
Function Documentation	106
Cortex A53 32-bit Processor Specific Include Files	107
Chapter 7: Cortex A53 64-bit Processor API	
Overview	108
Cortex A53 64-bit Processor Boot Code	108
Overview	108
Cortex A53 64-bit Processor Cache Functions	109
Overview	109
Function Documentation	109
Cortex A53 64-bit Processor MMU Handling	114
Overview	114
Function Documentation	114
Cortex A53 64-bit Mode Time Functions	115
Overview	115
Function Documentation	115
Cortex A53 64-bit Processor Specific Include Files	116

### Appendix A: Additional Resources and Legal Notices





### Chapter 1

# Xilinx Hardware Abstraction Layer API

### **Overview**

This section describes the Xilinx® Hardware Abstraction Layer API, These APIs are applicable for all processors supported by Xilinx.

### **Modules**

- Assert APIs
- IO interfacing APIs
- Definitions for available xilinx platforms
- Data types for Xilinx Software IP Cores
- Customized APIs for memory operations
- Xilinx software status codes
- Test utilities for memory and caches

### **Assert APIs**

### **Overview**

The xil\_assert.h file contains the assert related functions.

### **Macros**

- #define Xil\_AssertVoid(Expression)
- #define Xil AssertNonvoid(Expression)
- #define Xil\_AssertVoidAlways()
- #define Xil\_AssertNonvoidAlways()

### **Typedefs**

typedef void(\* Xil\_AssertCallback) (const char8 \*File, s32 Line)





### **Functions**

- void Xil\_Assert (const char8 \*File, s32 Line)
- void XNullHandler (void \*NullParameter)
- void Xil AssertSetCallback (Xil AssertCallback Routine)

### **Variables**

- u32 Xil AssertStatus
- s32 Xil AssertWait

### **Macro Definition Documentation**

### #define Xil\_AssertVoid( Expression )

This assert macro is to be used for void functions. This in conjunction with the Xil\_AssertWait boolean can be used to accommodate tests so that asserts which fail allow execution to continue.

#### **Parameters**

Expression	expression to be evaluated. If it evaluates to false, the assert occurs.
------------	--

#### Returns

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

### #define Xil\_AssertNonvoid( Expression )

This assert macro is to be used for functions that do return a value. This in conjunction with the Xil\_AssertWait boolean can be used to accommodate tests so that asserts which fail allow execution to continue.

#### **Parameters**

Evaracion	expression to be evaluated. If it evaluates to false, the accept accura
Expression	expression to be evaluated. If it evaluates to false, the assert occurs.
	·   •

#### **Returns**

Returns 0 unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.





### #define Xil AssertVoidAlways( )

Always assert. This assert macro is to be used for void functions. Use for instances where an assert should always occur.

#### **Returns**

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

### #define Xil\_AssertNonvoidAlways( )

Always assert. This assert macro is to be used for functions that do return a value. Use for instances where an assert should always occur.

#### Returns

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

### Typedef Documentation

### typedef void(\* Xil\_AssertCallback) (const char8 \*File, s32 Line)

This data type defines a callback to be invoked when an assert occurs. The callback is invoked only when asserts are enabled

### **Function Documentation**

### void Xil\_Assert ( const char8 \* File, s32 Line )

Implement assert. Currently, it calls a user-defined callback function if one has been set. Then, it potentially enters an infinite loop depending on the value of the Xil AssertWait variable.

#### **Parameters**

file	filename of the source
line	linenumber within File

#### Returns

None.

#### Note



### void XNullHandler ( void \* NullParameter )

Null handler function. This follows the XInterruptHandler signature for interrupt handlers. It can be used to assign a null handler (a stub) to an interrupt controller vector table.

#### **Parameters**

NullParameter	arbitrary void pointer and not used.
---------------	--------------------------------------

#### Returns

None.

#### Note

None.

### void Xil AssertSetCallback ( Xil AssertCallback Routine )

Set up a callback function to be invoked when an assert occurs. If a callback is already installed, then it will be replaced.

#### **Parameters**

routine	callback to be invoked when an assert is taken
---------	--

#### Returns

None.

#### Note

This function has no effect if NDEBUG is set

### **Variable Documentation**

### u32 Xil\_AssertStatus

This variable allows testing to be done easier with asserts. An assert sets this variable such that a driver can evaluate this variable to determine if an assert occurred.



#### s32 Xil AssertWait

This variable allows the assert functionality to be changed for testing such that it does not wait infinitely. Use the debugger to disable the waiting during testing of asserts.

### IO interfacing APIs

#### Overview

The xil\_io.h file contains the interface for the general IO component, which encapsulates the Input/Output functions for processors that do not require any special I/O handling.

### **Functions**

- u16 Xil\_EndianSwap16 (u16 Data)
- u32 Xil\_EndianSwap32 (u32 Data)
- static INLINE u8 Xil\_In8 (UINTPTR Addr)
- static INLINE u16 Xil\_In16 (UINTPTR Addr)
- static INLINE u32 Xil\_In32 (UINTPTR Addr)
- static INLINE u64 Xil\_In64 (UINTPTR Addr)
- static INLINE void Xil\_Out8 (UINTPTR Addr, u8 Value)
- static INLINE void Xil Out16 (UINTPTR Addr, u16 Value)
- static INLINE void Xil\_Out32 (UINTPTR Addr, u32 Value)
- static INLINE void Xil\_Out64 (UINTPTR Addr, u64 Value)
- static INLINE u16 Xil In16LE (UINTPTR Addr)
- static INLINE u32 Xil In32LE (UINTPTR Addr)
- static INLINE void Xil\_Out16LE (UINTPTR Addr, u16 Value)
- static INLINE void Xil Out32LE (UINTPTR Addr, u32 Value)
- static INLINE u16 Xil In16BE (UINTPTR Addr)
- static INLINE u32 Xil\_In32BE (UINTPTR Addr)
- static INLINE void Xil\_Out16BE (UINTPTR Addr, u16 Value)
- static INLINE void Xil\_Out32BE (UINTPTR Addr, u32 Value)

### **Function Documentation**



### u16 Xil\_EndianSwap16 ( u16 Data )

Perform a 16-bit endian converion.

#### **Parameters**

Data	16 bit value to be converted
------	------------------------------

#### Returns

converted value.

### u32 Xil\_EndianSwap32 ( u32 Data )

Perform a 32-bit endian converion.

#### **Parameters**

Data	32 bit value to be converted
------	------------------------------

#### **Returns**

converted value.

### static INLINE u8 Xil\_In8 ( UINTPTR Addr ) [static]

Performs an input operation for an 8-bit memory location by reading from the specified address and returning the Value read from that address.

#### **Parameters**

Addr	contains the address to perform the input operation at.
------	---

#### **Returns**

The Value read from the specified input address.

#### Note



### static INLINE u16 Xil\_In16 ( UINTPTR Addr ) [static]

Performs an input operation for a 16-bit memory location by reading from the specified address and returning the Value read from that address.

#### **Parameters**

Addr	contains the address to perform the input operation at.
------	---

#### Returns

The Value read from the specified input address.

#### Note

None.

### static INLINE u32 Xil\_In32 ( UINTPTR Addr ) [static]

Performs an input operation for a 32-bit memory location by reading from the specified address and returning the Value read from that address.

#### **Parameters**

Addr	contains the address to perform the input operation at.
------	---

#### **Returns**

The Value read from the specified input address.

#### Note

None.

### static INLINE u64 Xil\_In64 ( UINTPTR Addr ) [static]

Performs an input operation for a 64-bit memory location by reading the specified Value to the the specified address.

#### **Parameters**

Addr	contains the address to perform the output operation at.
Value	contains the Value to be output at the specified address.

#### Returns



#### Note

None.

### static INLINE void Xil\_Out8 ( UINTPTR Addr, u8 Value ) [static]

Performs an output operation for an 8-bit memory location by writing the specified Value to the the specified address.

#### **Parameters**

Addr	contains the address to perform the output operation at.
Value	contains the Value to be output at the specified address.

_					
D	<b>~</b> 1	П	r	n	•
п	-				-

None.

#### Note

None.

### static INLINE void Xil Out16 ( UINTPTR Addr, u16 Value ) [static]

Performs an output operation for a 16-bit memory location by writing the specified Value to the the specified address.

#### **Parameters**

Addr	contains the address to perform the output operation at.
Value	contains the Value to be output at the specified address.

#### **Returns**

None.

#### Note



### static INLINE void Xil\_Out32 ( UINTPTR Addr, u32 Value ) [static]

Performs an output operation for a 32-bit memory location by writing the specified Value to the specified address.

#### **Parameters**

Addr	contains the address to perform the output operation at.
Value	contains the Value to be output at the specified address.

#### **Returns**

None.

#### Note

None.

### static INLINE void Xil\_Out64 ( UINTPTR Addr, u64 Value ) [static]

Performs an output operation for a 64-bit memory location by writing the specified Value to the the specified address.

#### **Parameters**

Addr	contains the address to perform the output operation at.
Value	contains the Value to be output at the specified address.

#### **Returns**

None.

#### Note

None.

### static INLINE u16 Xil\_In16LE ( UINTPTR Addr ) [static]

Perform a little-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### **Parameters**

Addr	contains the address at which to perform the input operation.
------	---

#### **Returns**

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.





### static INLINE u32 Xil\_In32LE ( UINTPTR Addr ) [static]

Perform a little-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

#### **Parameters**

Addr	contains the address at which to perform the input operation.
------	---

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

### static INLINE void Xil\_Out16LE ( UINTPTR Addr, u16 Value ) [static]

Perform a little-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### **Parameters**

Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.

### static INLINE void Xil\_Out32LE ( UINTPTR Addr, u32 Value ) [static]

Perform a little-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

#### **Parameters**

Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.



### static INLINE u16 Xil\_In16BE ( UINTPTR Addr ) [static]

Perform an big-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### **Parameters**

Addr	contains the address at which to perform the input operation.
------	---

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

### static INLINE u32 Xil\_In32BE ( UINTPTR Addr ) [static]

Perform a big-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

#### **Parameters**

Addr	contains the address at which to perform the input operation.
------	---

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

### static INLINE void Xil Out16BE ( UINTPTR Addr, u16 Value ) [static]

Perform a big-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### **Parameters**

Addr	contains the address at which to perform the output operation.	
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.	



### static INLINE void Xil Out32BE ( UINTPTR Addr, u32 Value ) [static]

Perform a big-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

#### **Parameters**

Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

# **Definitions for available xilinx platforms**

### **Overview**

The xplatform\_info.h file contains definitions for various available Xilinx® platforms.

### **Functions**

- u32 XGetPlatform\_Info ()
- u32 XGetPSVersion\_Info ()
- u32 XGet\_Zynq\_UltraMp\_Platform\_info ()

### **Function Documentation**

### u32 XGetPlatform\_Info ( )

This API is used to provide information about platform.

#### **Parameters**

None.		
1101101		

#### **Returns**

The information about platform defined in xplatform\_info.h



### u32 XGetPSVersion Info ( )

This API is used to provide information about PS Silicon version.

#### **Parameters**

None	
None.	

#### Returns

The information about PS Silicon version.

### u32 XGet\_Zynq\_UltraMp\_Platform\_info ( )

This API is used to provide information about zyng ultrascale MP platform.

#### **Parameters**

None.	
-------	--

#### Returns

The information about zyng ultrascale MP platform defined in xplatform\_info.h

# **Data types for Xilinx Software IP Cores**

### **Overview**

The  $xil_types.h$  file contains basic types for Xilinx® software IP cores. These data types are applicable for all processors supported by Xilinx.

### **Macros**

- #define XIL COMPONENT IS READY
- #define XIL\_COMPONENT\_IS\_STARTED

### **New types**

New simple types.

- typedef uint8\_t u8
- typedef uint16\_t u16
- typedef uint32\_t u32
- typedef char char8
- typedef int8\_t s8



- typedef int16 t s16
- typedef int32\_t s32
- typedef int64\_t s64
- typedef uint64 t u64
- typedef int sint32
- typedef intptr\_t INTPTR
- typedef uintptr\_t UINTPTR
- typedef ptrdiff t PTRDIFF
- typedef long LONG
- typedef unsigned long ULONG
- typedef void(\* XInterruptHandler) (void \*InstancePtr)
- typedef void(\* XExceptionHandler) (void \*InstancePtr)
- #define \_\_XUINT64\_\_
- #define XUINT64 MSW(x)
- #define XUINT64 LSW(x)
- #define ULONG64 HI MASK
- #define ULONG64\_LO\_MASK
- #define UPPER\_32\_BITS(n)
- #define LOWER\_32\_BITS(n)

### **Macro Definition Documentation**

#define XIL\_COMPONENT\_IS\_READY

component has been initialized

### #define XIL\_COMPONENT\_IS\_STARTED

component has been started

### #define XUINT64\_MSW( x )

Return the most significant half of the 64 bit data type.

#### **Parameters**

x is the 64 bit word.	
-----------------------	--

#### **Returns**

The upper 32 bits of the 64 bit word.





### #define XUINT64 LSW( x )

Return the least significant half of the 64 bit data type.

#### **Parameters**

X	is the 64 bit word.
---	---------------------

#### Returns

The lower 32 bits of the 64 bit word.

### #define UPPER\_32\_BITS( n )

return bits 32-63 of a number

#### **Parameters**

n	: the number we're accessing	
---	------------------------------	--

#### **Returns**

bits 32-63 of number

#### Note

A basic shift-right of a 64- or 32-bit quantity. Use this to suppress the "right shift count >= width of type" warning when that quantity is 32-bits.

### #define LOWER\_32\_BITS( n )

return bits 0-31 of a number

#### **Parameters**

n : the number we're accessing
--------------------------------

#### **Returns**

bits 0-31 of number

### **Typedef Documentation**



### typedef uint8 t u8

guarded against xbasic\_types.h.

### typedef char char8

xbasic\_types.h does not typedef s\* or u64

### typedef void(\* XInterruptHandler) (void \*InstancePtr)

This data type defines an interrupt handler for a device. The argument points to the instance of the component

### typedef void(\* XExceptionHandler) (void \*InstancePtr)

This data type defines an exception handler for a processor. The argument points to the instance of the component

### **Customized APIs for memory operations**

### **Overview**

The  $xil\_mem.h$  file contains prototypes for function related to memory operations. These APIs are applicable for all processors supported by Xilinx.

### **Functions**

void Xil\_MemCpy (void \*dst, const void \*src, u32 cnt)

### **Function Documentation**

void Xil MemCpy ( void \* dst, const void \* src, u32 cnt )

This function copies memory from once location to other.

#### **Parameters**

dst	pointer pointing to destination memory
src	pointer pointing to source memory
cnt	32 bit length of bytes to be copied



### Xilinx software status codes

### **Overview**

The xstatus.h file contains Xilinx® software status codes. Status codes have their own data type called int. These codes are used throughout the Xilinx device drivers.

### Test utilities for memory and caches

### **Overview**

The xil\_testcache.h, xil\_testio.h and the xil\_testmem.h files contain utility functions to test cache and memory. Details of supported tests and subtests are listed below.

- Cache test : xil testcache.h contains utility functions to test cache.
- I/O test: The Xil\_testio.h file contains endian related memory IO functions. A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected.
- Memory test: The xil\_testmem. h file contains utility functions to test memory. A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected. Following are descriptions of Memory test subtests:
  - XIL\_TESTMEM\_ALLMEMTESTS: Runs all of the subtests.
  - XIL\_TESTMEM\_INCREMENT: Incrementing Value Test. This test starts at XIL\_TESTMEM\_INIT\_VALUE and uses the incrementing value as the test value for memory.
  - XIL\_TESTMEM\_WALKONES: Walking Ones Test. This test uses a walking 1 as the test value for memory.

```
location 1 = 0 \times 000000001
location 2 = 0 \times 000000002
```

 XIL\_TESTMEM\_WALKZEROS: Walking Zero's Test. This test uses the inverse value of the walking ones test as the test value for memory.

```
location 1 = 0xFFFFFFFE
location 2 = 0xFFFFFFFD
```

- ...
- XIL\_TESTMEM\_INVERSEADDR: Inverse Address Test. This test uses the inverse of the address of the location under test as the test value for memory.
- XIL\_TESTMEM\_FIXEDPATTERN: Fixed Pattern Test. This test uses the provided patters as the test value for memory. If zero is provided as the pattern the test uses 0xDEADBEEF.







**WARNING:** The tests are **DESTRUCTIVE**. Run before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity except for the NULL case. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.

#### Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

### **Functions**

- s32 Xil\_TestIO8 (u8 \*Addr, s32 Length, u8 Value)
- s32 Xil TestIO16 (u16 \*Addr, s32 Length, u16 Value, s32 Kind, s32 Swap)
- s32 Xil TestIO32 (u32 \*Addr, s32 Length, u32 Value, s32 Kind, s32 Swap)
- s32 Xil\_TestMem32 (u32 \*Addr, u32 Words, u32 Pattern, u8 Subtest)
- s32 Xil\_TestMem16 (u16 \*Addr, u32 Words, u16 Pattern, u8 Subtest)
- s32 Xil TestMem8 (u8 \*Addr, u32 Words, u8 Pattern, u8 Subtest)

### **Memory subtests**

- #define XIL TESTMEM ALLMEMTESTS
- #define XIL\_TESTMEM\_INCREMENT
- #define XIL TESTMEM WALKONES
- #define XIL\_TESTMEM\_WALKZEROS
- #define XIL\_TESTMEM\_INVERSEADDR
- #define XIL\_TESTMEM\_FIXEDPATTERN
- #define XIL\_TESTMEM\_MAXTEST

### **Macro Definition Documentation**





### #define XIL TESTMEM ALLMEMTESTS

See the detailed description of the subtests in the file description.

### **Function Documentation**

### s32 Xil\_TestIO8 ( u8 \* Addr, s32 Length, u8 Value )

Perform a destructive 8-bit wide register IO test where the register is accessed using Xil\_Out8 and Xil\_In8, and comparing the written values by reading them back.

#### **Parameters**

Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writting the memory.

#### **Returns**

- -1 is returned for a failure
- 0 is returned for a pass

### s32 Xil\_TestIO16 ( u16 \* Addr, s32 Length, u16 Value, s32 Kind, s32 Swap )

Perform a destructive 16-bit wide register IO test. Each location is tested by sequentially writing a 16-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence, Xil\_Out16LE/Xil\_Out16BE, Xil\_In16, Compare In-Out values, Xil\_Out16, Xil\_In16LE/Xil\_In16BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

#### **Parameters**

Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writting the memory.
Kind	Type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
Swap	indicates whether to byte swap the read-in value.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass





### s32 Xil\_TestIO32 ( u32 \* Addr, s32 Length, u32 Value, s32 Kind, s32 Swap )

Perform a destructive 32-bit wide register IO test. Each location is tested by sequentially writing a 32-bit wide regsiter, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function perform the following sequence, Xil\_Out32LE/ Xil\_Out32BE, Xil\_In32, Compare, Xil\_Out32, Xil\_In32LE/Xil\_In32BE, Compare. Whether to swap the read-in value \*before comparing is controlled by the 5th argument.

#### **Parameters**

Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writting the memory.
Kind	type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
Swap	indicates whether to byte swap the read-in value.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

### s32 Xil\_TestMem32 ( u32 \* Addr, u32 Words, u32 Pattern, u8 Subtest )

Perform a destructive 32-bit wide memory test.

#### **Parameters**

Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	test type selected. See xil_testmem.h for possible values.

#### **Returns**

- 0 is returned for a pass
- 1 is returned for a failure



#### Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundry of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

#### s32 Xil\_TestMem16 ( u16 \* Addr, u32 Words, u16 Pattern, u8 Subtest )

Perform a destructive 16-bit wide memory test.

#### **Parameters**

Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant Pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

#### Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundry of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

### s32 Xil\_TestMem8 ( u8 \* Addr, u32 Words, u8 Pattern, u8 Subtest )

Perform a destructive 8-bit wide memory test.

#### **Parameters**

Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.





#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

#### Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundry of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.



### Chapter 2

# MicroBlaze Processor API

### **Overview**

This section provides a linked summary and detailed descriptions of the MicroBlaze Processor APIs.

### **Modules**

- MicroBlaze Pseudo-asm Macros and Interrupt handling APIs
- MicroBlaze exception APIs
- MicroBlaze Processor Cache APIs
- MicroBlaze Processor FSL Macros
- MicroBlaze PVR access routines and macros
- Sleep Routines for MicroBlaze

# MicroBlaze Pseudo-asm Macros and Interrupt handling APIs

### **Overview**

Standalone includes macros to provide convenient access to various registers in the MicroBlaze processor. Some of these macros are very useful within exception handlers for retrieving information about the exception. Also, the interrupt handling functions help manage interrupt handling on MicroBlaze processor devices. To use these functions, include the header file mb\_interface. h in your source code

### **Functions**

- void microblaze\_register\_handler (XInterruptHandler Handler, void \*DataPtr)
- void microblaze\_register\_exception\_handler (u32 ExceptionId, Xil\_ExceptionHandler Handler, void \*DataPtr)





### MicroBlaze pseudo-asm macros

The following is a summar	y of the MicroBlaze	processor	pseudo-asm macros.

- #define mfgpr(rn)
- #define mfmsr()
- #define mfear()
- #define **mfeare**()
- #define mfesr()
- #define mffsr()

### **Macro Definition Documentation**

### #define mfgpr( rn )

Return value from the general purpose register (GPR) rn.

**Parameters** 

rn General purpose register to be read.	rn	General purpose register to be read.	
---	----	--------------------------------------	--

### #define mfmsr( )

Return the current value of the MSR.

**Parameters** 

None	
------	--

### #define mfear( )

Return the current value of the Exception Address Register (EAR).

**Parameters** 

None
------

### #define mfesr( )

Return the current value of the Exception Status Register (ESR).

**Parameters** 

None	
------	--



### #define mffsr( )

Return the current value of the Floating Point Status (FPS).

#### **Parameters**

No	ne	

### **Function Documentation**

### void microblaze\_register\_handler ( XInterruptHandler Handler, void \* DataPtr )

Registers a top-level interrupt handler for the MicroBlaze. The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

#### **Parameters**

Handler	Top level handler.
DataPtr	a reference to data that will be passed to the handler when it gets called.

#### **Returns**

None.

# void microblaze\_register\_exception\_handler ( u32 ExceptionId, Xil ExceptionHandler Handler, void \* DataPtr )

Registers an exception handler for the MicroBlaze. The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

#### **Parameters**

ExceptionId	is the id of the exception to register this handler for.		
Тор	level handler.		
DataPtr	is a reference to data that will be passed to the handler when it gets called.		

#### Returns

None.

#### Note



### MicroBlaze exception APIs

### **Overview**

The xil\_exception.h file, available in the <install-directory>/src/MicroBlaze folder, contains MicroBlaze specific exception related APIs and macros. Application programs can use these APIs for various exception related operations. For example, enable exception, disable exception, register exception hander.

#### Note

To use exception related functions, xil\_exception.h must be added in source code

### **Data Structures**

struct MB\_ExceptionVectorTableEntry

### **Typedefs**

- typedef void(\* Xil\_ExceptionHandler) (void \*Data)
- typedef void(\* XInterruptHandler) (void \*InstancePtr)

### **Functions**

- void Xil\_ExceptionInit (void)
- void Xil\_ExceptionEnable (void)
- void Xil\_ExceptionDisable (void)
- void Xil ExceptionRegisterHandler (u32 ld, Xil ExceptionHandler Handler, void \*Data)
- void Xil ExceptionRemoveHandler (u32 ld)

### **Data Structure Documentation**

### struct MB ExceptionVectorTableEntry

Currently HAL is an augmented part of standalone BSP, so the old definition of MB\_ExceptionVectorTableEntry is used here.

### **Typedef Documentation**



### typedef void(\* Xil\_ExceptionHandler) (void \*Data)

This typedef is the exception handler function.

### typedef void(\* XInterruptHandler) (void \*InstancePtr)

This data type defines an interrupt handler for a device. The argument points to the instance of the component

### **Function Documentation**

### void Xil\_ExceptionInit ( void )

Initialize exception handling for the processor. The exception vector table is setup with the stub handler for all exceptions.

схосриона.		
Parameters		
None.		
Returns		
None.		
void Xil_ExceptionEn	able (void)	
Enable Exceptions.		
Returns		
None.		
void Xil_ExceptionDis	able(void)	
Disable Exceptions.		
Parameters		
None.		
Returns		
None.		



# void Xil\_ExceptionRegisterHandler ( u32 *Id*, Xil\_ExceptionHandler *Handler*, void \* *Data* )

Makes the connection between the ld of the exception source and the associated handler that is to run when the exception is recognized. The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

#### **Parameters**

ld	contains the 32 bit ID of the exception source and should be XIL_EXCEPTION_INT or be in the range of 0 to XIL_EXCEPTION_LAST. See xil_mach_exception.h for further information.
Handler	handler function to be registered for exception
Data	a reference to data that will be passed to the handler when it gets called.

### void Xil\_ExceptionRemoveHandler ( u32 Id )

Removes the handler for a specific exception ld. The stub handler is then registered for this exception ld.

#### **Parameters**

ld	contains	the	32	bit	ID	of	the	exception	source	and	should	be
	XIL_EXC	EPTI	ON_	INT	or in	the	rang	e of 0 to XIL	_EXCEF	PTION	LAST.	See
	xexceptio	n_l.h	for fu	urthe	r info	orma	ation.					

### MicroBlaze Processor Cache APIs

### **Overview**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

#### Note

### **Macros**

- void Xil L1DCacheInvalidate()
- void Xil L2CacheInvalidate()
- void Xil L1DCacheInvalidateRange(Addr, Len)
- void Xil L2CacheInvalidateRange(Addr, Len)
- void Xil\_L1DCacheFlushRange(Addr, Len)





- void Xil\_L2CacheFlushRange(Addr, Len)
- void Xil\_L1DCacheFlush()
- void Xil\_L2CacheFlush()
- void Xil\_L1lCacheInvalidateRange(Addr, Len)
- void Xil L1lCacheInvalidate()
- void Xil\_L1DCacheEnable()
- void Xil\_L1DCacheDisable()
- void Xil L1ICacheEnable()
- void Xil L1ICacheDisable()
- void Xil\_DCacheEnable()
- void Xil\_ICacheEnable()

### **Functions**

- void Xil\_DCacheDisable (void)
- void Xil\_ICacheDisable (void)

### **Macro Definition Documentation**

### void Xil\_L1DCacheInvalidate( )

Invalidate the entire L1 data cache. If the cacheline is modified (dirty), the modified contents are lost.

#### **Parameters**

None	
None.	

#### Returns

None.

#### Note

Processor must be in real mode.



### void Xil L2CacheInvalidate( )

Invalidate the entire L2 data cache. If the cacheline is modified (dirty), the modified contents are lost.

#### **Parameters**

None		
None.		

#### **Returns**

None.

#### Note

Processor must be in real mode.

### void Xil\_L1DCacheInvalidateRange( Addr, Len )

Invalidate the L1 data cache for the given address range. If the bytes specified by the address (Addr) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

#### **Parameters**

Addr	is address of ragne to be invalidated.
Len	is the length in bytes to be invalidated.

#### **Returns**

None.

#### Note

Processor must be in real mode.



### void Xil\_L2CacheInvalidateRange( Addr, Len )

Invalidate the L1 data cache for the given address range. If the bytes specified by the address (Addr) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

#### **Parameters**

Addr	address of ragne to be invalidated.
Len	length in bytes to be invalidated.

#### Returns

None.

#### Note

Processor must be in real mode.

### void Xil\_L1DCacheFlushRange( Addr, Len )

Flush the L1 data cache for the given address range. If the bytes specified by the address (Addr) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

#### **Parameters**

Addr	the starting address of the range to be flushed.
Len	length in byte to be flushed.

#### **Returns**

None.

### void Xil\_L2CacheFlushRange( Addr, Len )

Flush the L2 data cache for the given address range. If the bytes specified by the address (Addr) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

#### **Parameters**

Addr	the starting address of the range to be flushed.
Len	length in byte to be flushed.





#### Returns

None.

### void Xil\_L1DCacheFlush( )

Flush the entire L1 data cache. If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

#### **Returns**

None.

### void Xil\_L2CacheFlush( )

Flush the entire L2 data cache. If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

#### Returns

None.

### void Xil\_L1lCacheInvalidateRange( Addr, Len )

Invalidate the instruction cache for the given address range.

#### **Parameters**

Addr	is address of ragne to be invalidated.
Len	is the length in bytes to be invalidated.

#### **Returns**

None.

### void Xil\_L1lCacheInvalidate( )

Invalidate the entire instruction cache.

#### **Parameters**

None			
------	--	--	--

#### **Returns**



### void Xil\_L1DCacheEnable( )

Enable the L1 data cache.

#### Returns

None.

### void Xil\_L1DCacheDisable( )

Disable the L1 data cache.

#### **Returns**

None.

#### Note

This is processor specific.

### void Xil\_L1lCacheEnable( )

Enable the instruction cache.

#### **Returns**

None.

#### Note

This is processor specific.

### void Xil\_L1lCacheDisable( )

Disable the L1 Instruction cache.

#### Returns

None.

#### Note

This is processor specific.



### void Xil\_DCacheEnable( )

Enable the data cache.

Pa	ra	m	et	te	rs
----	----	---	----	----	----

None	
------	--

#### Returns

None.

### void Xil\_ICacheEnable( )

Enable the instruction cache.

#### **Parameters**

None
------

#### **Returns**

None.

Note

### **Function Documentation**

### void Xil\_DCacheDisable ( void )

Disable the data cache.

#### **Parameters**

None
------

#### **Returns**



#### void Xil\_ICacheDisable ( void )

Disable the instruction cache.

#### **Parameters**

None	

#### Returns

None.

## MicroBlaze Processor FSL Macros

#### **Overview**

Standalone includes macros to provide convenient access to accelerators connected to the MicroBlaze Fast Simplex Link (FSL) Interfaces. To use these functions, include the header file fsl.h in your source code

### **Macros**

- #define getfslx(val, id, flags)
- #define putfslx(val, id, flags)
- #define tgetfslx(val, id, flags)
- #define tputfslx(id, flags)
- #define getdfslx(val, var, flags)
- #define putdfslx(val, var, flags)
- #define tgetdfslx(val, var, flags)
- #define tputdfslx(var, flags)

### **Macro Definition Documentation**

### #define getfslx( val, id, flags )

Performs a get function on an input FSL of the MicroBlaze processor

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
id	FSL identifier	
flags	valid FSL macro flags	



### #define putfslx( val, id, flags )

Performs a put function on an input FSL of the MicroBlaze processor

#### **Parameters**

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
id	FSL identifier	
flags	valid FSL macro flags	

### #define tgetfslx( val, id, flags )

Performs a test get function on an input FSL of the MicroBlaze processor

#### **Parameters**

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
id	FSL identifier	
flags	valid FSL macro flags	

### #define tputfslx( id, flags )

Performs a put function on an input FSL of the MicroBlaze processor

#### **Parameters**

id	FSL identifier
flags	valid FSL macro flags

### #define getdfslx( val, var, flags )

Performs a get function on an input FSL of the MicroBlaze processor

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
var	FSL identifier	
flags	valid FSL macro flags	



#### #define putdfslx( val, var, flags )

Performs a put function on an input FSL of the MicroBlaze processor

#### **Parameters**

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
var	FSL identifier	
flags	valid FSL macro flags	

#### #define tgetdfslx( val, var, flags )

Performs a test get function on an input FSL of the MicroBlaze processor;

#### **Parameters**

val	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)	
var	FSL identifier	
flags	valid FSL macro flags	

### #define tputdfslx( var, flags )

Performs a put function on an input FSL of the MicroBlaze processor

#### **Parameters**

var	FSL identifier
flags	valid FSL macro flags

### MicroBlaze PVR access routines and macros

### **Overview**

MicroBlaze processor v5.00.a and later versions have configurable Processor Version Registers (PVRs). The contents of the PVR are captured using the pvr\_t data structure, which is defined as an array of 32-bit words, with each word corresponding to a PVR register on hardware. The number of PVR words is determined by the number of PVRs configured in the hardware. You should not attempt to access PVR registers that are not present in hardware, as the pvr\_t data structure is resized to hold only as many PVRs as are present in hardware. To access information in the PVR:

- 1. Use the microblaze get pvr() function to populate the PVR data into a pvr t data structure.
- 2. In subsequent steps, you can use any one of the PVR access macros list to get individual data stored in the PVR.
- 3. pvr.h header file must be included to source to use PVR macros.





### **Macros**

- #define MICROBLAZE\_PVR\_IS\_FULL(\_pvr)
- #define MICROBLAZE\_PVR\_USE\_BARREL(\_pvr)
- #define MICROBLAZE\_PVR\_USE\_DIV(\_pvr)
- #define MICROBLAZE PVR USE HW MUL( pvr)
- #define MICROBLAZE PVR USE FPU( pvr)
- #define MICROBLAZE PVR USE ICACHE( pvr)
- #define MICROBLAZE PVR USE DCACHE( pvr)
- #define MICROBLAZE\_PVR\_MICROBLAZE\_VERSION(\_pvr)
- #define MICROBLAZE\_PVR\_USER1(\_pvr)
- #define MICROBLAZE\_PVR\_USER2(\_pvr)
- #define MICROBLAZE\_PVR\_D\_LMB(\_pvr)
- #define MICROBLAZE\_PVR\_D\_PLB(\_pvr)
- #define MICROBLAZE\_PVR\_I\_LMB(\_pvr)
- #define MICROBLAZE PVR I PLB( pvr)
- #define MICROBLAZE PVR INTERRUPT IS EDGE( pvr)
- #define MICROBLAZE\_PVR\_EDGE\_IS\_POSITIVE(\_pvr)
- #define MICROBLAZE PVR INTERCONNECT( pvr)
- #define MICROBLAZE\_PVR\_USE\_MUL64(\_pvr)
- #define MICROBLAZE PVR OPCODE 0x0 ILLEGAL( pvr)
- #define MICROBLAZE PVR UNALIGNED EXCEPTION( pvr)
- #define MICROBLAZE PVR ILL OPCODE EXCEPTION( pvr)
- #define MICROBLAZE\_PVR\_IPLB\_BUS\_EXCEPTION(\_pvr)
- #define MICROBLAZE\_PVR\_DPLB\_BUS\_EXCEPTION(\_pvr)
- #define MICROBLAZE\_PVR\_DIV\_ZERO\_EXCEPTION(\_pvr)
- #define MICROBLAZE PVR FPU EXCEPTION( pvr)
- #define MICROBLAZE PVR FSL EXCEPTION( pvr)
- #define MICROBLAZE PVR DEBUG ENABLED( pvr)
- #define MICROBLAZE PVR NUMBER OF PC BRK( pvr)
- #define MICROBLAZE\_PVR\_NUMBER\_OF\_RD\_ADDR\_BRK(\_pvr)
- #define MICROBLAZE PVR NUMBER OF WR ADDR BRK( pvr)
- #define MICROBLAZE PVR FSL LINKS( pvr)
- #define MICROBLAZE PVR ICACHE ADDR TAG BITS( pvr)
- #define MICROBLAZE PVR ICACHE ALLOW WR( pvr)
- #define MICROBLAZE\_PVR\_ICACHE\_LINE\_LEN(\_pvr)
- #define MICROBLAZE PVR ICACHE BYTE SIZE( pvr)
- #define MICROBLAZE\_PVR\_DCACHE\_ADDR\_TAG\_BITS(\_pvr)
- #define MICROBLAZE PVR DCACHE ALLOW WR( pvr)
- #define MICROBLAZE\_PVR\_DCACHE\_LINE\_LEN(\_pvr)
- #define MICROBLAZE PVR DCACHE BYTE SIZE( pvr)
- #define MICROBLAZE\_PVR\_ICACHE\_BASEADDR(\_pvr)
- #define MICROBLAZE PVR ICACHE HIGHADDR( pvr)
- #define MICROBLAZE PVR DCACHE BASEADDR( pvr)





- #define MICROBLAZE\_PVR\_DCACHE\_HIGHADDR(\_pvr)
- #define MICROBLAZE\_PVR\_TARGET\_FAMILY(\_pvr)
- #define MICROBLAZE\_PVR\_MSR\_RESET\_VALUE(\_pvr)
- #define MICROBLAZE\_PVR\_MMU\_TYPE(\_pvr)

### **Functions**

• int microblaze\_get\_pvr (pvr\_t \*pvr)

### **Macro Definition Documentation**

#### #define MICROBLAZE PVR IS FULL( pvr )

Return non-zero integer if PVR is of type FULL, 0 if basic

**Parameters** 

_pvr	pvr data structure
------	--------------------

#### #define MICROBLAZE PVR USE BARREL( pvr )

Return non-zero integer if hardware barrel shifter present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_USE\_DIV( \_pvr )

Return non-zero integer if hardware divider present.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_USE\_HW\_MUL( \_pvr )

Return non-zero integer if hardware multiplier present.

_pvr	pvr data structure
------	--------------------



### #define MICROBLAZE PVR USE FPU( pvr )

Return non-zero integer if hardware floating point unit (FPU) present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_USE\_ICACHE( \_pvr )

Return non-zero integer if I-cache present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_USE\_DCACHE( \_pvr )

Return non-zero integer if D-cache present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_MICROBLAZE\_VERSION( \_pvr )

Return MicroBlaze processor version encoding. Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to actual hardware versions.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_USER1( \_pvr )

Return the USER1 field stored in the PVR.



### #define MICROBLAZE PVR USER2( pvr )

Return the USER2 field stored in the PVR.

**Parameters** 

-	_pvr	pvr data structure	

### #define MICROBLAZE PVR D LMB( pvr )

Return non-zero integer if Data Side PLB interface is present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_D\_PLB( \_pvr )

Return non-zero integer if Data Side PLB interface is present.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_I\_LMB( \_pvr )

Return non-zero integer if Instruction Side Local Memory Bus (LMB) interface present.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_I\_PLB( \_pvr )

Return non-zero integer if Instruction Side PLB interface present.

_pvr	pvr data structure	
------	--------------------	--





### #define MICROBLAZE PVR INTERRUPT IS EDGE( pvr )

Return non-zero integer if interrupts are configured as edge-triggered.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

#### #define MICROBLAZE\_PVR\_EDGE\_IS\_POSITIVE( \_pvr )

Return non-zero integer if interrupts are configured as positive edge triggered.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE PVR INTERCONNECT( pvr )

Return non-zero if MicroBlaze processor has PLB interconnect; otherwise return zero.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_USE\_MUL64( \_pvr )

Return non-zero integer if MicroBlaze processor supports 64-bit products for multiplies.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_OPCODE\_0x0\_ILLEGAL( \_pvr )

Return non-zero integer if opcode 0x0 is treated as an illegal opcode. multiplies.

pvr	pvr data structure
_ <b>_</b> _~.	or data of dotain





### #define MICROBLAZE PVR UNALIGNED EXCEPTION( pvr)

Return non-zero integer if unaligned exceptions are supported.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

#### #define MICROBLAZE\_PVR\_ILL\_OPCODE\_EXCEPTION( \_pvr )

Return non-zero integer if illegal opcode exceptions are supported.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE PVR IPLB BUS EXCEPTION( pvr )

Return non-zero integer if I-PLB exceptions are supported.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DPLB\_BUS\_EXCEPTION( \_pvr )

Return non-zero integer if I-PLB exceptions are supported.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DIV\_ZERO\_EXCEPTION( \_pvr )

Return non-zero integer if divide by zero exceptions are supported.

	nur data atrustura
pvr	pvr data structure
	Production of the control of



### #define MICROBLAZE PVR FPU EXCEPTION( pvr)

Return non-zero integer if FPU exceptions are supported.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

#### #define MICROBLAZE PVR FSL EXCEPTION( pvr)

Return non-zero integer if FSL exceptions are present.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DEBUG\_ENABLED( \_pvr )

Return non-zero integer if debug is enabled.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_NUMBER\_OF\_PC\_BRK( \_pvr )

Return the number of hardware PC breakpoints available.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_NUMBER\_OF\_RD\_ADDR\_BRK( \_pvr )

Return the number of read address hardware watchpoints supported.

pvr	pvr data structure



### #define MICROBLAZE PVR NUMBER OF WR ADDR BRK( pvr )

Return the number of write address hardware watchpoints supported.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_FSL\_LINKS( \_pvr )

Return the number of FSL links present.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_ICACHE\_ADDR\_TAG\_BITS( \_pvr )

Return the number of address tag bits for the I-cache.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_ICACHE\_ALLOW\_WR( \_pvr )

Return non-zero if writes to I-caches are allowed.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_ICACHE\_LINE\_LEN( \_pvr )

Return the length of each I-cache line in bytes.

_pvr	pvr data structure	
------	--------------------	--





### #define MICROBLAZE PVR ICACHE BYTE SIZE( pvr )

Return the size of the D-cache in bytes.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_DCACHE\_ADDR\_TAG\_BITS( \_pvr )

Return the number of address tag bits for the D-cache.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DCACHE\_ALLOW\_WR( \_pvr )

Return non-zero if writes to D-cache are allowed.

**Parameters** 

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_DCACHE\_LINE\_LEN( \_pvr )

Return the length of each line in the D-cache in bytes.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_DCACHE\_BYTE\_SIZE( \_pvr )

Return the size of the D-cache in bytes.

_pvr	pvr data structure	
------	--------------------	--





### #define MICROBLAZE\_PVR\_ICACHE\_BASEADDR( \_pvr )

Return the base address of the I-cache.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_ICACHE\_HIGHADDR( \_pvr )

Return the high address of the I-cache.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DCACHE\_BASEADDR( \_pvr )

Return the base address of the D-cache.

**Parameters** 

_pvr	pvr data structure
------	--------------------

### #define MICROBLAZE\_PVR\_DCACHE\_HIGHADDR( \_pvr )

Return the high address of the D-cache.

**Parameters** 

_pvr pvr data structure	
-------------------------	--

### #define MICROBLAZE\_PVR\_TARGET\_FAMILY( \_pvr )

Return the encoded target family identifier.

_pvr pvr data structure	
-------------------------	--





#### #define MICROBLAZE\_PVR\_MSR\_RESET\_VALUE( \_pvr )

Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to target family name strings.

#### **Parameters**

_pvr	pvr data structure	
------	--------------------	--

### #define MICROBLAZE\_PVR\_MMU\_TYPE( \_pvr )

Returns the value of C\_USE\_MMU. Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from MMU type values to MMU function.

#### **Parameters**

_pvr	pvr data structure	
------	--------------------	--

### **Function Documentation**

#### int microblaze\_get\_pvr ( pvr\_t \* pvr )

Populate the PVR data structure to which pvr points with the values of the hardware PVR registers.

#### **Parameters**

pvr-	address of PVR data structure to be populated	
------	---	--

#### **Returns**

0 - SUCCESS -1 - FAILURE

## **Sleep Routines for MicroBlaze**

### **Overview**

microblaze\_sleep.h contains microblaze sleep APIs. These APIs provides delay for requested duration.

#### Note

microblaze\_sleep.h may contain architecture-dependent items.

### **Functions**

void MB\_Sleep (u32 MilliSeconds) \_\_attribute\_\_((\_\_deprecated\_\_))



## **Function Documentation**

### void MB\_Sleep ( u32 MilliSeconds )

Provides delay for requested duration..

#### **Parameters**

MilliSeconds-	Delay time in milliseconds.
---------------	-----------------------------

#### **Returns**

None.

#### Note

Instruction cache should be enabled for this to work.



## Chapter 3

## Cortex R5 Processor API

## **Overview**

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compiler. This section provides a linked summary and detailed descriptions of the Cortex R5 processor APIs.

### **Modules**

- Cortex R5 Processor Boot Code
- Cortex R5 Processor MPU specific APIs
- Cortex R5 Processor Cache Functions
- Cortex R5 Time Functions
- Cortex R5 Event Counters Functions
- Cortex R5 Processor Specific Include Files

### **Cortex R5 Processor Boot Code**

### **Overview**

The boot . S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- 3. Disable instruction cache, data cache and MPU
- 4. Invalidate instruction and data cache
- 5. Configure MPU with short descriptor translation table format and program base address of translation table





- 6. Enable data cache, instruction cache and MPU
- 7. Enable Floating point unit
- 8. Transfer control to \_start which clears BSS sections and jumping to main application

## **Cortex R5 Processor MPU specific APIs**

### **Overview**

MPU functions provides access to MPU operations such as enable MPU, disable MPU and set attribute for section of memory. Boot code invokes Init\_MPU function to configure the MPU. A total of 10 MPU regions are allocated with another 6 being free for users. Overview of the memory attributes for different MPU regions is as given below,

	Memory Range	Attributes of MPURegion	Note
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable	For a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined in translation table
PL	0x80000000 - 0xBFFFFFF	Strongly Ordered	
QSPI	0xC0000000 - 0xDFFFFFF	Device Memory	
PCle	0xE0000000 - 0xEFFFFFF	Device Memory	
STM_CORESIGHT	0xF8000000 - 0xF8FFFFF	Device Memory	



	Memory Range	Attributes of MPURegion	Note
RPU_R5_GIC	0xF9000000 - 0xF90FFFFF	Device Memory	
FPS	0xFD000000 - 0xFDFFFFFF	Device Memory	
LPS	0xFE000000 - 0xFFFFFFFF	Device Memory	0xFE000000 - 0xFEFFFFFF upper LPS slaves, 0xFF000000 - 0xFFFFFFFF lower LPS slaves
ОСМ	0xFFFC0000 - 0xFFFFFFF	Normal write-back Cacheable	

### **Functions**

- void Xil\_SetTlbAttributes (INTPTR Addr, u32 attrib)
- void Xil\_EnableMPU (void)
- void Xil\_DisableMPU (void)
- void Xil\_SetMPURegion (INTPTR addr, u64 size, u32 attrib)

### **Function Documentation**

### void Xil\_SetTlbAttributes ( INTPTR addr, u32 attrib )

This function sets the memory attributes for a section covering 1MB, of memory in the translation table.

#### **Parameters**

Addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region.

#### **Returns**



#### void Xil\_EnableMPU ( void )

Enable MPU for Cortex R5 processor. This function invalidates I cache and flush the D Caches, and then enables the MPU.

#### **Parameters**

None.	

#### Returns

None.

### void Xil\_DisableMPU ( void )

Disable MPU for Cortex R5 processors. This function invalidates I cache and flush the D Caches, and then disabes the MPU.

#### **Parameters**

#### Returns

None.

### void Xil SetMPURegion (INTPTR addr, u64 size, u32 attrib)

Set the memory attributes for a section of memory in the translation table.

#### **Parameters**

Addr	32-bit address for which memory attributes need to be set	
size	size is the size of the region.	
attrib	Attribute for the given memory region.	

#### **Returns**

None.

## **Cortex R5 Processor Cache Functions**

### **Overview**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.





#### **Functions**

- void Xil DCacheEnable (void)
- void Xil\_DCacheDisable (void)
- void Xil\_DCacheInvalidate (void)
- void Xil DCachelnvalidateRange (INTPTR adr, u32 len)
- void Xil\_DCacheFlush (void)
- void Xil\_DCacheFlushRange (INTPTR adr, u32 len)
- void Xil DCacheInvalidateLine (INTPTR adr)
- void Xil DCacheFlushLine (INTPTR adr)
- void Xil\_DCacheStoreLine (INTPTR adr)
- void Xil ICacheEnable (void)
- void Xil ICacheDisable (void)
- void Xil\_ICacheInvalidate (void)
- void Xil\_ICacheInvalidateRange (INTPTR adr, u32 len)
- void Xil ICacheInvalidateLine (INTPTR adr)

### **Function Documentation**

#### void Xil DCacheEnable (void)

Enable the Data cache.

Pa	ra	m	et	е	rs
----	----	---	----	---	----

#### **Returns**

None.

#### Note

None.

### void Xil\_DCacheDisable ( void )

Disable the Data cache.

#### **Parameters**

∣ None.	
TVOITE.	

#### Returns



#### Note

None.

### void Xil\_DCacheInvalidate ( void )

Invalidate the entire Data cache.

#### **Parameters**

None.					
-------	--	--	--	--	--

#### Returns

None.

### void Xil\_DCacheInvalidateRange ( INTPTR adr, u32 len )

Invalidate the Data cache for the given address range. If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of range to be invalidated in bytes.

#### Returns

None.

### void Xil\_DCacheFlush ( void )

Flush the entire Data cache.

#### **Parameters**

None.	
-------	--

#### Returns



### void Xil\_DCacheFlushRange ( INTPTR adr, u32 len )

Flush the Data cache for the given address range. If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing those bytes is invalidated. If the cacheline is modified (dirty), the written to system memory before the lines are invalidated.

#### **Parameters**

adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes

#### Returns

None.

### void Xil\_DCacheInvalidateLine ( INTPTR adr )

Invalidate a Data cache line. If the byte specified by the address (adr) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Parameters**

adr	32bit address of the data to be flushed.
-----	--

#### Returns

None.

#### Note

The bottom 4 bits are set to 0, forced by architecture.

### void Xil\_DCacheFlushLine ( INTPTR adr )

Flush a Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

#### **Parameters**

adr	32bit address of the data to be flushed.
-----	--

#### **Returns**



#### Note

The bottom 4 bits are set to 0, forced by architecture.

### void Xil\_DCacheStoreLine ( INTPTR adr )

Store a Data cache line. If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Parameters	
adr	32bit address of the data to be stored
Returns	
None.	
Note	
The bottom 4 bits are se	t to 0, forced by architecture.
void Xil_ICacheEnable	e ( void )
Enable the instruction cache.	
Parameters	
None.	
Returns	
None.	
void Xil_ICacheDisabl	e ( void )
Disable the instruction cache.	
Parameters	
None.	
Returns	
None.	



### void Xil\_ICacheInvalidate ( void )

Invalidate the entire instruction cache.

#### **Parameters**

None.					
-------	--	--	--	--	--

#### Returns

None.

### void Xil\_ICacheInvalidateRange ( INTPTR adr, u32 len )

Invalidate the instruction cache for the given address range. If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cachelineis modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

### void Xil\_ICacheInvalidateLine ( INTPTR adr )

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

#### **Parameters**

adr	32bit address o	f the instruction to be invalidated.
-----	-----------------	--------------------------------------

#### **Returns**

None.

#### Note

The bottom 4 bits are set to 0, forced by architecture.



## **Cortex R5 Time Functions**

#### **Overview**

The xtime\_l.c file and corresponding xtime\_l.h include file provide access to the 32-bit counter in TTC. The sleep.c, usleep.c file and the corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops.

### **Functions**

- void XTime\_StartTimer (void)
- void XTime\_SetTime (XTime Xtime\_Global)
- void XTime GetTime (XTime \*Xtime Global)

### **Function Documentation**

### void XTime\_StartTimer ( void )

Starts the TTC timer 3 counter 0 if present and if it is not already running with desired parameters for sleep functionalities.

#### **Parameters**

#### **Returns**

None.

#### Note

When this function is called by any one processor in a multi- processor environment, reference time will reset/lost for all processors.

### void XTime\_SetTime ( XTime Xtime\_Global )

TTC Timer runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

Xtime_Global 32 bit value to be written to the timer counter register.	ounter register.		Xtime_Global
--	------------------	--	--------------





#### Returns

None.

#### Note

In multiprocessor environment reference time will reset/lost for all processors, when this function called by any one processor.

### void XTime\_GetTime ( XTime \* Xtime\_Global )

Get the time from the timer counter register.

#### **Parameters**

Xtime_Global	Pointer to the 32 bit location to be updated with the time current value of timer
	counter register.

#### **Returns**

None.

## **Cortex R5 Event Counters Functions**

### **Overview**

Cortex R5 event counter functions can be utilized to configure and control the Cortex-R5 performance monitor events. Cortex-R5 Performance Monitor has 6 event counters which can be used to count a variety of events described in Coretx-R5 TRM. xpm\_counter.h defines configurations XPM\_CNTRCFGx which can be used to program the event counters to count a set of events.

#### Note

It doesn't handle the Cortex-R5 cycle counter, as the cycle counter is being used for time keeping.

### **Functions**

- void Xpm\_SetEvents (s32 PmcrCfg)
- void Xpm GetEventCounters (u32 \*PmCtrValue)

### **Function Documentation**



### void Xpm\_SetEvents ( s32 PmcrCfg )

This function configures the Cortex R5 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

#### **Parameters**

PmcrCfg	Configuration	value	based	on	which	the	event	counters	are
	configured.XPN utilized for setting	<del></del>			defined	d in	xpm_co	unter.h ca	n be
	utilized for Settil	ig comi	guration						

#### Returns

None.

#### void Xpm\_GetEventCounters ( u32 \* PmCtrValue )

This function disables the event counters and returns the counter values.

#### **Parameters**

PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.
	is used to return the Fivi counter values.

#### Returns

None.

## **Cortex R5 Processor Specific Include Files**

### **Overview**

The xpseudo\_asm.h file includes xreg\_cortexr5.h and xpseudo\_asm\_gcc.h.

The xreg\_cortexr5.h include file contains the register numbers and the register bits for the ARM Cortex-R5 processor.

The xpseudo\_asm\_gcc.h file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.



## Chapter 4

## ARM Processor Common API

### **Overview**

This section provides a linked summary and detailed descriptions of the ARM Processor Common APIs.

### **Modules**

ARM Processor Exception Handling

## **ARM Processor Exception Handling**

### **Overview**

ARM processors specific exception related APIs for cortex A53,A9 and R5 can utilized for enabling/disabling IRQ, registering/removing handler for exceptions or initializing exception vector table with null handler.

### **Macros**

- #define Xil ExceptionEnableMask(Mask)
- #define Xil\_ExceptionEnable()
- #define Xil\_ExceptionDisableMask(Mask)
- #define Xil\_ExceptionDisable()
- #define Xil\_EnableNestedInterrupts()
- #define Xil DisableNestedInterrupts()

## **Typedefs**

typedef void(\* Xil ExceptionHandler) (void \*data)

### **Functions**

• void Xil\_ExceptionRegisterHandler (u32 Exception\_id, Xil\_ExceptionHandler Handler, void \*Data)





- void Xil\_ExceptionRemoveHandler (u32 Exception\_id)
- void Xil\_ExceptionInit (void)
- void Xil\_DataAbortHandler (void \*CallBackRef)
- void Xil\_PrefetchAbortHandler (void \*CallBackRef)
- void Xil\_UndefinedExceptionHandler (void \*CallBackRef)

### **Macro Definition Documentation**

### #define Xil\_ExceptionEnableMask( Mask )

Enable Exceptions.

#### **Parameters**

Mask	for exceptions to be enabled.	
IVIASK	ior exceptions to be enabled.	

#### Returns

None.

#### Note

If bit is 0, exception is enabled. C-Style signature: void Xil\_ExceptionEnableMask(Mask)

### #define Xil\_ExceptionEnable( )

Enable the IRQ exception.

#### Returns

None.

#### Note

None.

### #define Xil\_ExceptionDisableMask( Mask )

Disable Exceptions.

#### **Parameters**

Mask	for exceptions to be enabled.	
------	-------------------------------	--

#### Returns



#### Note

If bit is 1, exception is disabled. C-Style signature: Xil\_ExceptionDisableMask(Mask)

#### #define Xil\_ExceptionDisable( )

Disable the IRQ exception.

#### Returns

None

#### Note

None.

#### #define Xil EnableNestedInterrupts( )

Enable nested interrupts by clearing the I and F bits in CPSR. This API is defined for cortex-a9 and cortex-r5.

#### Returns

None.

#### Note

This macro is supposed to be used from interrupt handlers. In the interrupt handler the interrupts are disabled by default (I and F are 1). To allow nesting of interrupts, this macro should be used. It clears the I and F bits by changing the ARM mode to system mode. Once these bits are cleared and provided the preemption of interrupt conditions are met in the GIC, nesting of interrupts will start happening. Caution: This macro must be used with caution. Before calling this macro, the user must ensure that the source of the current IRQ is appropriately cleared. Otherwise, as soon as we clear the I and F bits, there can be an infinite loop of interrupts with an eventual crash (all the stack space getting consumed).

### #define Xil\_DisableNestedInterrupts( )

Disable the nested interrupts by setting the I and F bits. This API is defined for cortex-a9 and cortex-r5.

#### **Returns**

None.

#### Note

This macro is meant to be called in the interrupt service routines. This macro cannot be used independently. It can only be used when nesting of interrupts have been enabled by using the macro Xil\_EnableNestedInterrupts(). In a typical flow, the user first calls the Xil\_EnableNestedInterrupts in the ISR at the appropriate point. The user then must call this macro before exiting the interrupt service routine. This macro puts the ARM back in IRQ/FIQ mode and hence sets back the I and F bits.

## Typedef Documentation





### typedef void(\* Xil\_ExceptionHandler) (void \*data)

This typedef is the exception handler function.

### **Function Documentation**

# void Xil\_ExceptionRegisterHandler ( u32 Exception\_id, Xil\_ExceptionHandler Handler, void \* Data )

Register a handler for a specific exception. This handler is being called when the processor encounters the specified exception.

#### **Parameters**

exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
Handler	to the Handler for that exception.
Data	is a reference to Data that will be passed to the Handler when it gets called.

R	۵tı	ır	ne

None.

#### Note

None.

### void Xil\_ExceptionRemoveHandler ( u32 Exception\_id )

Removes the Handler for a specific exception Id. The stub Handler is then registered for this exception Id.

#### **Parameters**

exception_id	contains the ID of the exception source and should be in the range of 0 to
, –	XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.

#### **Returns**

None.

#### Note



### void Xil\_ExceptionInit ( void )

The function is a common API used to initialize exception handlers across all supported arm processors. For ARM Cortex-A53, Cortex-R5, and Cortex-A9, the exception handlers are being initialized statically and this function does not do anything. However, it is still present to take care of backward compatibility issues (in earlier versions of BSPs, this API was being used to initialize exception handlers).

Parameters	
None.	
Returns	
None.	
Note	
None.	
void Xil_DataAbortHa	andler(void ∗ <i>CallBackRef</i> )
Default Data abort handler who be acquired	nich prints data fault status register through which information about data fault can
Parameters	
None	
Returns	
None.	
Note	
None.	
void Xil_PrefetchAbo	rtHandler( void ∗ <i>CallBackRef</i> )
Default Prefetch abort hand instruction prefetch fault can	ler which prints prefetch fault status register through which information about be acquired
Parameters	
None	
Returns	
None.	



#### Note

None.

## void Xil\_UndefinedExceptionHandler ( void \* CallBackRef )

Default undefined exception enabled	handler which prints	address of the u	ndefined instructio	n if debug p	rints are
Parameters					
None					
Returns None.					
Note None.					



# Chapter 5

# Cortex A9 Processor API

# **Overview**

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compilers.

# **Modules**

- Cortex A9 Processor Boot Code
- Cortex A9 Processor Cache Functions
- Cortex A9 Processor MMU Functions
- Cortex A9 Time Functions
- Cortex A9 Event Counter Function
- PL310 L2 Event Counters Functions
- Cortex A9 Processor and pl310 Errata Support
- Cortex A9 Processor Specific Include Files

# **Cortex A9 Processor Boot Code**

# **Overview**

The boot. S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Invalidate instruction cache, data cache and TLBs
- 3. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- 4. Configure MMU with short descriptor translation table format and program base address of translation table
- 5. Enable data cache, instruction cache and MMU





- 6. Enable Floating point unit
- 7. Transfer control to \_start which clears BSS sections, initializes global timer and runs global constructor before jumping to main application

The translation\_table. S file contains a static page table required by MMU for cortex-A9. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq architecture. It utilizes short descriptor translation table format with each section defining 1MB of memory. The overview of translation table memory attributes is described below.

	Memory Range	Definition in Translation Table	Note
DDR	0x00000000 - 0x3FFFFFF	Normal write-back Cacheable	For a system where DDR is less than 1GB, region after DDR and before PL is marked as undefined/reserved in translation table
PL	0x40000000 - 0xBFFFFFF	Strongly Ordered	
Reserved	0xC0000000 - 0xDFFFFFF	Unassigned	
Memory mapped devices	0xE0000000 - 0xE02FFFF	Device Memory	
Reserved	0xE0300000 - 0xE0FFFFF	Unassigned	
NAND, NOR	0xE1000000 - 0xE3FFFFF	Device memory	
SRAM	0xE4000000 - 0xE5FFFFF	Normal write-back Cacheable	
Reserved	0xE6000000 - 0xF7FFFFF	Unassigned	
AMBA APB Peripherals	0xF8000000 - 0xF8FFFFF	Device Memory	0xF8000C00 - 0xF8000FFF, 0xF8010000 -0xF88FFFFF and 0xF8F03000 to 0xF8FFFFFF are reserved but due to granual size of 1MB, it is not possible to define separate regions for them



	Memory Range	Definition in Translation Table	Note
Reserved	0xF9000000 - 0xFBFFFFFF	Unassigned	
Linear QSPI - XIP	0xFC000000 - 0xFDFFFFFF	Normal write-through cacheable	
Reserved	0xFE000000 - 0xFFEFFFF	Unassigned	
ОСМ	0xFFF00000 - 0xFFFFFFF	Normal inner write-back cacheable	0xFFF00000 to 0xFFFB0000 is reserved but due to 1MB granual size, it is not possible to define separate region for it

# **Cortex A9 Processor Cache Functions**

### **Overview**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

# **Functions**

- void Xil\_DCacheEnable (void)
- void Xil\_DCacheDisable (void)
- void Xil\_DCacheInvalidate (void)
- void Xil\_DCacheInvalidateRange (INTPTR adr, u32 len)
- void Xil\_DCacheFlush (void)
- void Xil\_DCacheFlushRange (INTPTR adr, u32 len)
- void Xil\_ICacheEnable (void)
- void Xil\_ICacheDisable (void)
- void Xil\_ICacheInvalidate (void)
- void Xil\_ICacheInvalidateRange (INTPTR adr, u32 len)
- void Xil\_DCacheInvalidateLine (u32 adr)
- void Xil\_DCacheFlushLine (u32 adr)
- void Xil\_DCacheStoreLine (u32 adr)
- void Xil ICacheInvalidateLine (u32 adr)
- void Xil\_L1DCacheEnable (void)
- void Xil\_L1DCacheDisable (void)





- void Xil L1DCacheInvalidate (void)
- void Xil\_L1DCacheInvalidateLine (u32 adr)
- void Xil\_L1DCacheInvalidateRange (u32 adr, u32 len)
- void Xil L1DCacheFlush (void)
- void Xil L1DCacheFlushLine (u32 adr)
- void Xil\_L1DCacheFlushRange (u32 adr, u32 len)
- void Xil L1DCacheStoreLine (u32 adr)
- void Xil L1ICacheEnable (void)
- void Xil L1ICacheDisable (void)
- void Xil\_L1lCacheInvalidate (void)
- void Xil L1lCacheInvalidateLine (u32 adr)
- void Xil L1ICacheInvalidateRange (u32 adr, u32 len)
- void Xil\_L2CacheEnable (void)
- void Xil\_L2CacheDisable (void)
- void Xil\_L2CacheInvalidate (void)
- void Xil L2CacheInvalidateLine (u32 adr)
- void Xil\_L2CacheInvalidateRange (u32 adr, u32 len)
- void Xil L2CacheFlush (void)
- void Xil\_L2CacheFlushLine (u32 adr)
- void Xil\_L2CacheFlushRange (u32 adr, u32 len)
- void Xil\_L2CacheStoreLine (u32 adr)

# **Function Documentation**

# void Xil\_DCacheEnable ( void )

Enable the Data cache.

#### **Parameters**

None.	

### Returns

None.

#### Note



### void Xil DCacheDisable (void)

Disable the Data cache.

Parameters	
None.	
Returns	
None.	
Note	
None.	
void Xil_DCacheInvali	date ( void )
Invalidate the entire Data cach	ne.
Parameters	
None.	
Returns	
None.	
Note	
None.	

# void Xil\_DCacheInvalidateRange ( INTPTR adr, u32 len )

Invalidate the Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated. In this function, if start address or end address is not aligned to cache-line, particular cache-line containing unaligned start or end address is flush first and then invalidated the others as invalidating the same unaligned cache line may result into loss of data. This issue raises few possibilities.

If the address to be invalidated is not cache-line aligned, the following choices are available:

- 1. Invalidate the cache line when required and do not bother much for the side effects. Though it sounds good, it can result in hard-to-debug issues. The problem is, if some other variable are allocated in the same cache line and had been recently updated (in cache), the invalidation would result in loss of data.
- 2. Flush the cache line first. This will ensure that if any other variable present in the same cache line and updated recently are flushed out to memory. Then it can safely be invalidated. Again it sounds good, but this can result in issues. For example, when the invalidation happens in a typical ISR (after a DMA transfer has updated the memory), then flushing the cache line means, loosing data that were updated recently before the ISR got invoked.





Linux prefers the second one. To have uniform implementation (across standalone and Linux), the second option is implemented. This being the case, following needs to be taken care of:

- 1. Whenever possible, the addresses must be cache line aligned. Please nore that, not just start address, even the end address must be cache line aligned. If that is taken care of, this will always work.
- 2. Avoid situations where invalidation has to be done after the data is updated by peripheral/DMA directly into the memory. It is not tough to achieve (may be a bit risky). The common use case to do invalidation is when a DMA happens. Generally for such use cases, buffers can be allocated first and then start the DMA. The practice that needs to be followed here is, immediately after buffer allocation and before starting the DMA, do the invalidation. With this approach, invalidation need not to be done after the DMA transfer is over.

This is going to always work if done carefully. However, the concern is, there is no guarantee that invalidate has not needed to be done after DMA is complete. For example, because of some reasons if the first cache line or last cache line (assuming the buffer in question comprises of multiple cache lines) are brought into cache (between the time it is invalidated and DMA completes) because of some speculative prefetching or reading data for a variable present in the same cache line, then we will have to invalidate the cache after DMA is complete.

#### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

П	_+			_
к	eτ	ш	rn	9

None.

### Note

None.

## void Xil DCacheFlush (void)

Flush the entire Data cache.

### **Parameters**

None.	
-------	--

#### Returns

None.

#### Note



## void Xil\_DCacheFlushRange ( INTPTR adr, u32 len )

Flush the Data cache for the given address range. If the bytes specified by the address range are cached by the data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

### **Parameters**

adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

_				
R	eti	ır	n	c

None.

### Note

None.

# void Xil\_ICacheEnable ( void )

Enable the instruction cache.

### **Parameters**

None.	
-------	--

### **Returns**

None.

### Note

None.

# void Xil\_ICacheDisable ( void )

Disable the instruction cache.

### **Parameters**

### **Returns**

None.

### Note



## void Xil\_ICacheInvalidate ( void )

Invalidate the entire instruction cache.

Pa	ra	m	et	e	rs
----	----	---	----	---	----

Mana	
None	
1.10.10.	

#### Returns

None.

#### Note

None.

# void Xil\_ICacheInvalidateRange ( INTPTR adr, u32 len )

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### Returns

None.

### Note

None.

# void Xil DCachelnvalidateLine ( u32 adr )

Invalidate a Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to the system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data to be flushed.
-----	--

### **Returns**



#### Note

The bottom 4 bits are set to 0, forced by architecture.

### void Xil\_DCacheFlushLine ( u32 adr )

Flush a Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data to be flushed.	
-----	--	--

#### Returns

None.

### Note

The bottom 4 bits are set to 0, forced by architecture.

## void Xil\_DCacheStoreLine ( u32 adr )

Store a Data cache line. If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

### **Parameters**

adr	32bit address of the data to be stored.	
-----	---	--

### **Returns**

None.

### Note

The bottom 4 bits are set to 0, forced by architecture.



# void Xil\_ICacheInvalidateLine ( u32 adr )

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters	
adr	32bit address of the instruction to be invalidated.
Returns	
None.	
Note	
The bottom 4 bits are se	t to 0, forced by architecture.
void Xil_L1DCacheEn	able (void)
Enable the level 1 Data cache	•
Parameters	
None.	
Returns	
None.	
Note	
None.	
void Xil_L1DCacheDis	sable ( void )
Disable the level 1 Data cache	
Parameters	
None.	
Returns	

Send Feedback

None.

None.

Note



### void Xil\_L1DCacheInvalidate ( void )

Invalidate the level 1 Data cache.

### **Parameters**

N /	
INONE	
140110.	

#### Returns

None.

#### Note

In Cortex A9, there is no cp instruction for invalidating the whole D-cache. This function invalidates each line by set/way.

### void Xil L1DCacheInvalidateLine ( u32 adr )

Invalidate a level 1 Data cache line. If the byte specified by the address (Addr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data to be invalidated.
-----	--

### Returns

None.

### Note

The bottom 5 bits are set to 0, forced by architecture.

# void Xil\_L1DCacheInvalidateRange ( u32 adr, u32 len )

Invalidate the level 1 Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.





### **Returns**

None.

### Note

None.

### void Xil\_L1DCacheFlush ( void )

Flush the level 1 Data cache.

#### **Parameters**

None.	
-------	--

### **Returns**

None.

#### Note

In Cortex A9, there is no cp instruction for flushing the whole D-cache. Need to flush each line.

# void Xil\_L1DCacheFlushLine ( u32 adr )

Flush a level 1 Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data to be flushed.
-----	--

#### Returns

None.

#### Note

The bottom 5 bits are set to 0, forced by architecture.



## void Xil\_L1DCacheFlushRange ( u32 adr, u32 len )

Flush the level 1 Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to system memory before the lines are invalidated.

### **Parameters**

adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

### **Returns**

None.

### Note

None.

# void Xil\_L1DCacheStoreLine ( u32 adr )

Store a level 1 Data cache line. If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

### **Parameters**

Address	3	to be stored.

### Returns

None.

### Note

The bottom 5 bits are set to 0, forced by architecture.

# void Xil\_L1lCacheEnable ( void )

Enable the level 1 instruction cache.

### **Parameters**

	A I
	None
	110110.
	None.

#### Returns



### Note

None.

# void Xil\_L1lCacheDisable ( void )

Disable level 1 the instruction cache.

### **Parameters**

None.	
-------	--

### **Returns**

None.

#### Note

None.

# void Xil\_L1lCacheInvalidate ( void )

Invalidate the entire level 1 instruction cache.

### **Parameters**

	ne.		
--	-----	--	--

### Returns

None.

### Note

None.

# void Xil\_L1lCacheInvalidateLine ( u32 adr )

Invalidate a level 1 instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

### **Parameters**

adr	32bit address of the instruction to be invalidated.
-----	---

### Returns



### Note

The bottom 5 bits are set to 0, forced by architecture.

# void Xil\_L1lCacheInvalidateRange ( u32 adr, u32 len )

Invalidate the level 1 instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cacheline containing those bytes are invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.
Returns	
None.	
Note	
None.	
void Xil_L2Cach	eEnable(void)
Enable the L2 cache.	
Parameters	
None.	
Returns	
None.	
Note	
None.	
void Xil_L2Cach	eDisable(void)
Disable the L2 cache.	

### **Parameters**

A /	
INONE	
INUITE.	

www.xilinx.com

87



### **Returns**

None.

### Note

None.

### void Xil\_L2CacheInvalidate ( void )

Invalidate the entire level 2 cache.

#### **Parameters**

None.	
-------	--

### **Returns**

None.

### Note

None.

# void Xil\_L2CacheInvalidateLine ( u32 adr )

Invalidate a level 2 cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data/instruction to be invalidated.
-----	--

#### Returns

None.

#### Note

The bottom 4 bits are set to 0, forced by architecture.



# void Xil\_L2CacheInvalidateRange ( u32 adr, u32 len )

Invalidate the level 2 cache for the given address range. If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and are NOT written to system memory before the lines are invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### Returns

None.

### Note

None.

# void Xil\_L2CacheFlush ( void )

Flush the entire level 2 cache.

### **Parameters**

None.	
-------	--

#### Returns

None.

#### Note

None.

# void Xil\_L2CacheFlushLine ( u32 adr )

Flush a level 2 cache line. If the byte specified by the address (adr) is cached by the L2 cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

### **Parameters**

adr	32bit address of the data/instruction to be flushed.
<b></b>	

#### Returns



#### Note

The bottom 4 bits are set to 0, forced by architecture.

### void Xil\_L2CacheFlushRange ( u32 adr, u32 len )

Flush the level 2 cache for the given address range. If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

### **Parameters**

adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

### Returns

None.

### Note

None.

### void Xil\_L2CacheStoreLine ( u32 adr )

Store a level 2 cache line. If the byte specified by the address (adr) is cached by the L2 cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

### **Parameters**

adr	32bit address of the data/instruction to be stored.
aar	ozbit addition of the data/metration to be elefted.

### Returns

None.

### **Note**

The bottom 4 bits are set to 0, forced by architecture.

# **Cortex A9 Processor MMU Functions**

# **Overview**

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.





# **Functions**

- void Xil\_SetTlbAttributes (INTPTR Addr, u32 attrib)
- void Xil\_EnableMMU (void)
- void Xil DisableMMU (void)

# **Function Documentation**

## void Xil SetTlbAttributes ( INTPTR Addr, u32 attrib )

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

### **Parameters**

Addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region. xil_mmu.h contains definitions of commonly used memory attributes which can be utilized for this function.

### Returns

None.

### Note

The MMU or D-cache does not need to be disabled before changing a translation table entry.

# void Xil\_EnableMMU ( void )

Enable MMU for cortex A9 processor. This function invalidates the instruction and data caches, and then enables MMU.

### **Parameters**

None	
INUITE.	

### **Returns**



### void Xil\_DisableMMU ( void )

Disable MMU for Cortex A9 processors. This function invalidates the TLBs, Branch Predictor Array and flushed the D Caches before disabling the MMU.

#### **Parameters**

None.	

#### **Returns**

None.

### Note

When the MMU is disabled, all the memory accesses are treated as strongly ordered.

# **Cortex A9 Time Functions**

## **Overview**

xtime\_I.h provides access to the 64-bit Global Counter in the PMU. This counter increases by one at every two processor cycles. These functions can be used to get/set time in the global timer.

# **Functions**

- void XTime SetTime (XTime Xtime Global)
- void XTime\_GetTime (XTime \*Xtime\_Global)

# **Function Documentation**

# void XTime\_SetTime ( XTime Xtime\_Global )

Set the time in the Global Timer Counter Register.

#### **Parameters**

Xtime_Global 64-bit Value to be written to the Global Timer Counter Register.	
---	--

### Returns

None.

### Note

When this function is called by any one processor in a multi- processor environment, reference time will reset/lost for all processors.





### void XTime\_GetTime ( XTime \* Xtime\_Global )

Get the time from the Global Timer Counter Register.

### **Parameters**

Xtime_Global Pointer to the 64-bit location which will be updated with the current timer value
--

### **Returns**

None.

#### Note

None.

# **Cortex A9 Event Counter Function**

## **Overview**

Cortex A9 event counter functions can be utilized to configure and control the Cortex-A9 performance monitor events.

Cortex-A9 performance monitor has six event counters which can be used to count a variety of events described in Coretx-A9 TRM. xpm\_counter.h defines configurations XPM\_CNTRCFGx which can be used to program the event counters to count a set of events.

#### Note

It doesn't handle the Cortex-A9 cycle counter, as the cycle counter is being used for time keeping.

# **Functions**

- void Xpm\_SetEvents (s32 PmcrCfg)
- void Xpm GetEventCounters (u32 \*PmCtrValue)

# **Function Documentation**

# void Xpm\_SetEvents ( s32 PmcrCfg )

This function configures the Cortex A9 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

### **Parameters**

PmcrCfg	Configuration value based on which the event counters are configured. XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting
	configuration.





### **Returns**

None.

### Note

None.

### void Xpm\_GetEventCounters ( u32 \* PmCtrValue )

This function disables the event counters and returns the counter values.

### **Parameters**

PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.
	is asea to retain the rivi counter values.

### Returns

None.

### Note

None.

# **PL310 L2 Event Counters Functions**

# **Overview**

xl2cc\_counter.h contains APIs for configuring and controlling the event counters in PL310 L2 cache controller. PL310 has two event counters which can be used to count variety of events like DRHIT, DRREQ, DWHIT, DWREQ, etc. xl2cc\_counter.h contains definitions for different configurations which can be used for the event counters to count a set of events.

# **Functions**

- void XL2cc\_EventCtrInit (s32 Event0, s32 Event1)
- void XL2cc\_EventCtrStart (void)
- void XL2cc\_EventCtrStop (u32 \*EveCtr0, u32 \*EveCtr1)

# **Function Documentation**



## void XL2cc\_EventCtrInit ( s32 Event0, s32 Event1 )

This function initializes the event counters in L2 Cache controller with a set of event codes specified by the user.

### **Parameters**

Event0	Event code for counter 0.
Event1	Event code for counter 1.

### Returns

None.

### Note

The definitions for event codes XL2CC\_\* can be found in xl2cc\_counter.h.

### void XL2cc\_EventCtrStart ( void )

This function starts the event counters in L2 Cache controller.

#### **Parameters**

### **Returns**

None.

### Note

None.

# void XL2cc\_EventCtrStop ( u32 \* EveCtr0, u32 \* EveCtr1 )

This function disables the event counters in L2 Cache controller, saves the counter values and resets the counters.

### **Parameters**

EveCtr0	Output parameter which is used to return the value in event counter 0. EveCtr1:
	Output parameter which is used to return the value in event counter 1.

### **Returns**

None.

### Note



# **Cortex A9 Processor and pl310 Errata Support**

## **Overview**

Various ARM errata are handled in the standalone BSP. The implementation for errata handling follows ARM guidelines and is based on the open source Linux support for these errata.

### Note

The errata handling is enabled by default. To disable handling of all the errata globally, un-define the macro ENABLE\_ARM\_ERRATA in xil\_errata.h. To disable errata on a per-erratum basis, un-define relevant macros in xil\_errata.h.

# errata\_definitions

The errata conditions handled in the standalone BSP are listed below

- #define ENABLE ARM ERRATA
- #define CONFIG\_ARM\_ERRATA\_742230
- #define CONFIG ARM ERRATA 743622
- #define CONFIG ARM ERRATA 775420
- #define CONFIG\_ARM\_ERRATA\_794073
- #define CONFIG\_PL310\_ERRATA\_588369
- #define CONFIG PL310 ERRATA 727915
- #define CONFIG PL310 ERRATA 753970

# **Macro Definition Documentation**

# #define CONFIG\_ARM\_ERRATA\_742230

Errata No: 742230 Description: DMB operation may be faulty

# #define CONFIG\_ARM\_ERRATA\_743622

Errata No: 743622 Description: Faulty hazard checking in the Store Buffer may lead to data corruption.





## #define CONFIG\_ARM\_ERRATA\_775420

Errata No: 775420 Description: A data cache maintenance operation which aborts, might lead to deadlock

### #define CONFIG ARM ERRATA 794073

Errata No: 794073 Description: Speculative instruction fetches with MMU disabled might not comply with architectural requirements

### #define CONFIG\_PL310\_ERRATA\_588369

PL310 L2 Cache Errata Errata No: 588369 Description: Clean & Invalidate maintenance operations do not invalidate clean lines

### #define CONFIG\_PL310\_ERRATA\_727915

Errata No: 727915 Description: Background Clean and Invalidate by Way operation can cause data corruption

### #define CONFIG\_PL310\_ERRATA\_753970

Errata No: 753970 Description: Cache sync operation may be faulty

# **Cortex A9 Processor Specific Include Files**

The xpseudo asm.h includes xreg cortexa9.h and xpseudo asm gcc.h.

The xreg\_cortexa9.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A9 GPRs, SPRs, MPE registers, co-processor registers and Debug registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation etc. These inline assembler instructions can be used from drivers and user applications written in C.





# Chapter 6

# Cortex A53 32-bit Processor API

# **Overview**

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode. The 32-bit mode of cortex-A53 is compatible with ARMv7-A architecture.

# **Modules**

- Cortex A53 32-bit Processor Boot Code
- Cortex A53 32-bit Processor Cache Functions
- Cortex A53 32-bit Processor MMU Handling
- Cortex A53 32-bit Mode Time Functions
- Cortex A53 32-bit Processor Specific Include Files

# Cortex A53 32-bit Processor Boot Code

# **Overview**

The boot. S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Invalidate instruction cache, data cache and TLBs
- 3. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- 4. Program counter frequency
- 5. Configure MMU with short descriptor translation table format and program base address of translation table
- 6. Enable data cache, instruction cache and MMU





7. Transfer control to \_start which clears BSS sections and runs global constructor before jumping to main application

The translation\_table. S file contains a static page table required by MMU for cortex-A53. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq ultrascale+ architecture. It utilizes short descriptor translation table format with each section defining 1MB of memory. The overview of translation table memory attributes is described below.

	Memory Range	Definition in Translation Table	Note
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable	For a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined/reserved in translation table
PL	0x80000000 - 0xBFFFFFF	Strongly Ordered	
QSPI, lower PCIe	0xC0000000 - 0xEFFFFFF	Device Memory	
Reserved	0xF0000000 - 0xF7FFFFFF	Unassigned	
STM Coresight	0xF8000000 - 0xF8FFFFF	Device Memory	
GIC	0xF9000000 - 0xF90FFFFF	Device memory	
Reserved	0xF9100000 - 0xFCFFFFF	Unassigned	
FPS, LPS slaves	0xFD000000 - 0xFFBFFFFF	Device memory	
CSU, PMU	0xFFC00000 - 0xFFDFFFFF	Device Memory	This region contains CSU and PMU memory which are marked as Device since it is less than 1MB and falls in a region with device memory
TCM, OCM	0xFFE00000 - 0xFFFFFFF	Normal write-back cacheable	



# **Cortex A53 32-bit Processor Cache Functions**

## **Overview**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

# **Functions**

- void Xil\_DCacheEnable (void)
- void Xil\_DCacheDisable (void)
- void Xil\_DCacheInvalidate (void)
- void Xil\_DCacheInvalidateRange (INTPTR adr, u32 len)
- void Xil DCacheInvalidateLine (u32 adr)
- void Xil\_DCacheFlush (void)
- void Xil DCacheFlushLine (u32 adr)
- void Xil ICacheEnable (void)
- void Xil\_ICacheDisable (void)
- void Xil ICacheInvalidate (void)
- void Xil ICacheInvalidateRange (INTPTR adr, u32 len)
- void Xil ICacheInvalidateLine (u32 adr)

# **Function Documentation**

# void Xil\_DCacheEnable ( void )

Enable the Data cache.

#### **Parameters**

None.	
-------	--

### **Returns**

None.

### Note



### void Xil\_DCacheDisable ( void )

Disable the Data cache.

_					
$D_{C}$	140	100	~+	_	40
-	17	m	-1	_	-

None.					
-------	--	--	--	--	--

### **Returns**

None.

#### Note

None.

# void Xil\_DCacheInvalidate ( void )

Invalidate the Data cache. The contents present in the data cache are cleaned and invalidated.

#### **Parameters**

None.	

### **Returns**

None.

### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

# void Xil\_DCacheInvalidateRange ( INTPTR adr, u32 len )

Invalidate the Data cache for the given address range. The cachelines present in the adderss range are cleaned and invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### **Returns**



#### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

### void Xil\_DCacheInvalidateLine ( u32 adr )

Invalidate a Data cache line. The cacheline is cleaned and invalidated.

Parar	meters
-------	--------

adr	32 bit address of the data to be invalidated.
-----	---

### **Returns**

None.

### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

# void Xil DCacheFlush (void)

Flush the Data cache.

### **Parameters**

None.	
-------	--

### Returns

None.

### Note



# void Xil\_DCacheFlushLine ( u32 adr )

Flush a Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters	
adr	32bit address of the data to be flushed.
Returns	
None.	
Note	
The bottom 4 bits	are set to 0, forced by architecture.
void Xil_ICacheE	nable ( void )
Enable the instruction of	ache.
Parameters	
None.	
Returns	
None.	
Note	
None.	
void Xil_ICacheD	isable ( void )
Disable the instruction of	cache.
Parameters	
None.	
Returns	
None.	
Note	
None.	



## void Xil\_ICacheInvalidate ( void )

Invalidate the entire instruction cache.

Pa	ra	m	ei	e	rs

Mana	
None	
1.10.10.	

#### Returns

None.

### Note

None.

## void Xil ICachelnvalidateRange (INTPTR adr, u32 len )

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

### **Parameters**

adr	32bit start address of the range to be invalidated.		
len	Length of the range to be invalidated in bytes.		

### Returns

None.

### Note

None.

# void Xil\_ICacheInvalidateLine ( u32 adr )

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cachecline containing that instruction is invalidated.

### **Parameters**

adr	32bit address of the instruction to be invalidated
-----	--

### **Returns**

None.

### Note

The bottom 4 bits are set to 0, forced by architecture.

Send Feedback



# **Cortex A53 32-bit Processor MMU Handling**

## **Overview**

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.

### **Functions**

- void Xil\_SetTlbAttributes (INTPTR Addr, u32 attrib)
- void Xil EnableMMU (void)
- void Xil DisableMMU (void)

### **Function Documentation**

### void Xil SetTlbAttributes ( INTPTR Addr, u32 attrib )

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

### **Parameters**

Addr	32-bit address for which the attributes need to be set.
attrib	Attributes for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

### **Returns**

None.

### Note

The MMU or D-cache does not need to be disabled before changing a translation table entry.

# void Xil\_EnableMMU ( void )

Enable MMU for Cortex-A53 processor in 32bit mode. This function invalidates the instruction and data caches before enabling MMU.

### **Parameters**

None.
-------

### Returns



### void Xil DisableMMU (void)

Disable MMU for Cortex A53 processors in 32bit mode. This function invalidates the TLBs, Branch Predictor Array and flushed the data cache before disabling the MMU.

Parameters			
None.			
Returns			
None.			

### Note

When the MMU is disabled, all the memory accesses are treated as strongly ordered.

# **Cortex A53 32-bit Mode Time Functions**

### **Overview**

The xtime\_l.c file and corresponding xtime\_l.h include file provide access to the 64-bit generic counter in Cortex-A53. The sleep.c, usleep.c file and the corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops.

# **Functions**

- void XTime StartTimer (void)
- void XTime SetTime (XTime Xtime Global)
- void XTime GetTime (XTime \*Xtime Global)

# **Function Documentation**

# void XTime\_StartTimer ( void )

Start the 64-bit physical timer counter.

Parameters			
None.			

### Returns



#### Note

The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation.

### void XTime SetTime ( XTime Xtime Global )

Timer of A53 runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

### **Parameters**

Viting a Colorland	CALILANA I CONTRACTOR AND CONTRACTOR DESIGNATION
Xtime_Global	64bit Value to be written to the Global Timer Counter Register.

#### Returns

None.

### Note

None.

### void XTime\_GetTime ( XTime \* Xtime\_Global )

Get the time from the physical timer counter register.

### **Parameters**

Xtime_Global	Pointer to the 64-bit location to be updated with the current value in physical
	timer counter.

### Returns

None.

### Note

None.

# **Cortex A53 32-bit Processor Specific Include Files**

The xreg\_cortexa53.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs and floating point registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.





# Chapter 7

# Cortex A53 64-bit Processor API

# **Overview**

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode. The 64-bit mode of cortex-A53 contains ARMv8-A architecture. This section provides a linked summary and detailed descriptions of the Cortex A53 64-bit Processor APIs.

# **Modules**

- Cortex A53 64-bit Processor Boot Code
- Cortex A53 64-bit Processor Cache Functions
- Cortex A53 64-bit Processor MMU Handling
- Cortex A53 64-bit Mode Time Functions
- Cortex A53 64-bit Processor Specific Include Files

# Cortex A53 64-bit Processor Boot Code

# **Overview**

The boot. S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Cortex-A53 starts execution from EL3 and currently application is also run from EL3. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Set reset vector table base address
- 3. Program stack pointer for EL3
- 4. Routing of interrupts to EL3
- 5. Enable ECC protection
- 6. Program generic counter frequency





- 7. Invalidate instruction cache, data cache and TLBs
- 8. Configure MMU registers and program base address of translation table
- 9. Transfer control to \_start which clears BSS sections and runs global constructor before jumping to main application

# **Cortex A53 64-bit Processor Cache Functions**

# **Overview**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

# **Functions**

- void Xil\_DCacheEnable (void)
- void Xil\_DCacheDisable (void)
- void Xil\_DCacheInvalidate (void)
- void Xil\_DCacheInvalidateRange (INTPTR adr, INTPTR len)
- void Xil\_DCacheInvalidateLine (INTPTR adr)
- void Xil\_DCacheFlush (void)
- void Xil DCacheFlushLine (INTPTR adr)
- void Xil\_ICacheEnable (void)
- void Xil\_ICacheDisable (void)
- void Xil\_ICacheInvalidate (void)
- void Xil\_ICacheInvalidateRange (INTPTR adr, INTPTR len)
- void Xil\_ICacheInvalidateLine (INTPTR adr)

# **Function Documentation**

# void Xil\_DCacheEnable (void)

Enable the Data cache.

### **Parameters**

A /	
INODE	
INUITE.	

#### Returns



### Note

None.

### void Xil DCacheDisable (void)

Disable the Data cache.

Pa	ra	m	P	þ	rs

#### Returns

None.

### Note

None.

### void Xil DCachelnvalidate (void)

Invalidate the Data cache. The contents present in the cache are cleaned and invalidated.

### **Parameters**

None.	
140110.	

### **Returns**

None.

### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.



# void Xil\_DCacheInvalidateRange ( INTPTR adr, INTPTR len )

Invalidate the Data cache for the given address range. The cachelines present in the adderss range are cleaned and invalidated.

#### **Parameters**

adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### Returns

None.

#### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

### void Xil DCachelnvalidateLine ( INTPTR adr )

Invalidate a Data cache line. The cacheline is cleaned and invalidated.

### **Parameters**

	adr	64bit address of the data to be flushed.
--	-----	--

### **Returns**

None.

### Note

In Cortex-A53, functionality to simply invalide the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.



# void Xil\_DCacheFlush ( void )

Flush the Data cache.		
Parameters		
None.		
Returns		
None.		
Note		
None.		
void Xil_DCacheFlush	Line ( INTPTR adr )	
	byte specified by the address (adr) is cached by the Data cache, the cacheline ted. If the cacheline is modified (dirty), the entire contents of the cacheline are tree the line is invalidated.	
Parameters		
adr	64bit address of the data to be flushed.	
Returns		
None.		
Note		
The bottom 6 bits are set	t to 0, forced by architecture.	
void Xil_ICacheEnable	e ( void )	
Enable the instruction cache.		
Parameters		
Parameters		

Note



### void Xil\_ICacheDisable ( void )

Disable the instruction cache.

None.			
Returns			
None.			

Note

None.

**Parameters** 

# void Xil\_ICacheInvalidate ( void )

Invalidate the entire instruction cache.

### **Parameters**

None.	

### **Returns**

None.

### Note

None.

# void Xil\_ICacheInvalidateRange ( INTPTR adr, INTPTR len )

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

### **Parameters**

adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

### **Returns**

None.

### Note



## void Xil\_ICacheInvalidateLine ( INTPTR adr )

Invalidate an instruction cache line. If the instruction specified by the parameter adr is cached by the instruction cache, the cacheline containing that instruction is invalidated.

#### **Parameters**

adr		64bit address of the instruction to be invalidated.	
-----	--	---	--

#### Returns

None.

### Note

The bottom 6 bits are set to 0, forced by architecture.

# **Cortex A53 64-bit Processor MMU Handling**

### **Overview**

MMU function equip users to modify default memory attributes of MMU table as per the need.

# **Functions**

• void Xil\_SetTlbAttributes (INTPTR Addr, u64 attrib)

# **Function Documentation**

# void Xil\_SetTlbAttributes ( INTPTR Addr, u64 attrib )

brief It sets the memory attributes for a section, in the translation table. If the address (defined by Addr) is less than 4GB, the memory attribute(attrib) is set for a section of 2MB memory. If the address (defined by Addr) is greater than 4GB, the memory attribute (attrib) is set for a section of 1GB memory.

### **Parameters**

Addr	64-bit address for which attributes are to be set.
attrib	Attribute for the specified memory region. xil_mmu.h contains commonly used
	memory attributes definitions which can be utilized for this function.

### **Returns**



### Note

The MMU and D-cache need not be disabled before changing an translation table attribute.

# **Cortex A53 64-bit Mode Time Functions**

### **Overview**

The xtime\_l.c file and corresponding xtime\_l.h include file provide access to the 64-bit generic counter in Cortex-A53. The sleep.c, usleep.c file and the corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops.

## **Functions**

- void XTime\_StartTimer (void)
- void XTime\_SetTime (XTime Xtime\_Global)
- void XTime\_GetTime (XTime \*Xtime\_Global)

# **Function Documentation**

### void XTime StartTimer ( void )

Start the 64-bit physical timer counter.

### **Parameters**

None.	
-------	--

### Returns

None.

### Note

The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation.



### void XTime\_SetTime ( XTime Xtime\_Global )

Timer of A53 runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

#### **Parameters**

Xtime_Global	64bit value to be written to the physical timer counter register.
--------------	---

#### Returns

None.

#### Note

None.

### void XTime GetTime ( XTime \* Xtime Global )

Get the time from the physical timer counter register.

### **Parameters**

Xtime_Global	Pointer to the 64-bit location to be updated with the current value of physical
	timer counter register.

### Returns

None.

### Note

None.

# Cortex A53 64-bit Processor Specific Include Files

The xreg\_cortexa53.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs and floating point registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.



# Appendix A

# Additional Resources and Legal Notices

# **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support .

# **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

# Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.



### **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.