# Xilinx Standalone Library Documentation

## XiIFlash Library v4.3

UG651 (2017.1) April 5, 2017





## **Table of Contents**

Chapter 1 Overview	
Library Initialization	2
Device Geometry	2
Intel Flash Device Geometry	2
AMD Flash Device Geometry	2
Write Operation	3
Read Operation	3
Erase Operation	3
Sector Protection	3
Device Control	
Chapter 2 XilFlash Library API	
Overview	5
Function Documentation	5
XFlash_Initialize	5
XFlash_Reset	6
XFlash_DeviceControl	7
XFlash_Read	7
XFlash_Write	8
XFlash_Erase	8
XFlash_Lock	9
XFlash_Unlock	9
XFlash_IsReady	10

## **Chapter 3** Library Parameters in MSS File

Appendix A Additional Resources and Legal Notices





## Chapter 1

## Overview

The XilFlash library provides read/write/erase/lock/unlock features to access a parallel flash device. This library implements the functionality for flash memory devices that conform to the "Common Flash Interface" (CFI) standard. CFI allows a single flash library to be used for an entire family of parts and helps us determine the algorithm to utilize during runtime.

#### Note

All the calls in the library are blocking in nature in that the control is returned back to user only after the current operation is completed successfully or an error is reported.

## **Library Initialization**

The XFlash\_Initialize() function should be called by the application before any other function in the library. The initialization function checks for the device family and initializes the XFlash instance with the family specific data. The VT table (contains the function pointers to family specific APIs) is setup and family specific initialization routine is called.

## **Device Geometry**

The device geometry varies for different flash device families. Following sections describes the geometry of different flash device families:

### **Intel Flash Device Geometry**

Flash memory space is segmented into areas called blocks. The size of each block is based on a power of 2. A region is defined as a contiguous set of blocks of the same size. Some parts have several regions while others have one. The arrangement of blocks and regions is referred to by this module as the part's geometry. Some Intel flash supports multiple banks on the same device. This library supports single and multiple bank flash devices.

### AMD Flash Device Geometry

Flash memory space is segmented into areas called banks and further in to regions and blocks. The size of each block is based on a power of 2. A region is defined as a contiguous set of blocks of the same size. Some parts have several regions while others have one. A bank is defined as a contiguous set of blocks. The bank





may contain blocks of different size. The arrangement of blocks, regions and banks is referred to by this module as the part's geometry.

The cells within the part can be programmed from a logic 1 to a logic 0 and not the other way around. To change a cell back to a logic 1, the entire block containing that cell must be erased. When a block is erased all bytes contain the value 0xFF. The number of times a block can be erased is finite. Eventually the block will wear out and will no longer be capable of erasure. As of this writing, the typical flash block can be erased 100,000 or more times.

## **Write Operation**

The write call can be used to write a minimum of zero bytes and a maximum entire flash. If the Offset Address specified to write is out of flash or if the number of bytes specified from the Offset address exceed flash boundaries an error is reported back to the user. The write is blocking in nature in that the control is returned back to user only after the write operation is completed successfully or an error is reported.

## **Read Operation**

The read call can be used to read a minimum of zero bytes and maximum of entire flash. If the Offset Address specified to write is out of flash boundary an error is reported back to the user. The read function reads memory locations beyond Flash boundary. Care should be taken by the user to make sure that the Number of Bytes + Offset address is within the Flash address boundaries. The write is blocking in nature in that the control is returned back to user only after the read operation is completed successfully or an error is reported.

## **Erase Operation**

The erase operations are provided to erase a Block in the Flash memory. The erase call is blocking in nature in that the control is returned back to user only after the erase operation is completed successfully or an error is reported.

### **Sector Protection**

The Flash Device is divided into Blocks. Each Block can be protected individually from unwarranted writing/erasing. The Block locking can be achieved using XFlash\_Lock() lock. All the memory locations from the Offset address specified will be locked. The block can be unlocked using XFlash\_UnLock() call. All the Blocks which are previously locked will be unlocked. The Lock and Unlock calls are blocking in nature in that the control is returned back to user only after the operation is completed successfully or an error is reported. The AMD flash device requires high voltage on Reset pin to perform lock and unlock operation. User must provide this high voltage (As defined in datasheet) to reset pin before calling lock and unlock API for AMD flash devices. Lock and Unlock features are not tested for AMD flash device.

### **Device Control**

Functionalities specific to a Flash Device Family are implemented as Device Control. The following are the Intel specific device control:





- Retrieve the last error data.
- · Get Device geometry.
- Get Device properties.
- Set RYBY pin mode.
- Set the Configuration register (Platform Flash only).

The following are the AMD specific device control:

- · Get Device geometry.
- · Get Device properties.
- Erase Resume.
- Erase Suspend.
- Enter Extended Mode.
- Exit Extended Mode.
- Get Protection Status of Block Group.
- · Erase Chip.

#### Note

This library needs to know the type of EMC core (AXI or XPS) used to access the cfi flash, to map the correct APIs. This library should be used with the emc driver, v3\_01\_a and above, so that this information can be automatically obtained from the emc driver.

This library is intended to be RTOS and processor independent. It works with physical addresses only. Any needs for dynamic memory management, threads, mutual exclusion, virtual memory, cache control, or HW write protection management must be satisfied by the layer above this library.

All writes to flash occur in units of bus-width bytes. If more than one part exists on the data bus, then the parts are written in parallel. Reads from flash are performed in any width up to the width of the data bus. It is assumed that the flash bus controller or local bus supports these types of accesses.



## Chapter 2

## XilFlash Library API

## **Overview**

This chapter provides a linked summary and detailed descriptions of the LibXil Flash library APIs.

### **Functions**

- int XFlash Initialize (XFlash \*InstancePtr, u32 BaseAddress, u8 BusWidth, int IsPlatformFlash)
- int XFlash\_Reset (XFlash \*InstancePtr)
- int XFlash DeviceControl (XFlash \*InstancePtr, u32 Command, DeviceCtrlParam \*Parameters)
- int XFlash\_Read (XFlash \*InstancePtr, u32 Offset, u32 Bytes, void \*DestPtr)
- int XFlash Write (XFlash \*InstancePtr, u32 Offset, u32 Bytes, void \*SrcPtr)
- int XFlash\_Erase (XFlash \*InstancePtr, u32 Offset, u32 Bytes)
- int XFlash\_Lock (XFlash \*InstancePtr, u32 Offset, u32 Bytes)
- int XFlash\_Unlock (XFlash \*InstancePtr, u32 Offset, u32 Bytes)
- int XFlash\_IsReady (XFlash \*InstancePtr)

### **Function Documentation**

## int XFlash\_Initialize ( XFlash \* InstancePtr, u32 BaseAddress, u8 BusWidth, int IsPlatformFlash )

This function initializes a specific XFlash instance.

The initialization entails:

- Check the Device family type.
- Issuing the CFI query command.
- Get and translate relevant CFI query information.
- Set default options for the instance.
- Setup the VTable.
- Call the family initialize function of the instance.





Initialize the Xilinx Platform Flash XL to Async mode if the user selects to use the Platform Flash XL in the MLD. The Platform Flash XL is an Intel CFI complaint device.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.
BaseAddress	Base address of the flash memory.
BusWidth	Total width of the flash memory, in bytes.
IsPlatformFlash	Used to specify if the flash is a platform flash.

#### **Returns**

- XST SUCCESS if successful.
- XFLASH\_PART\_NOT\_SUPPORTED if the command set algorithm or Layout is not supported by any flash family compiled into the system.
- XFLASH\_CFI\_QUERY\_ERROR if the device would not enter CFI query mode. Either the device(s)
  do not support CFI, the wrong BaseAddress param was used, an unsupported part layout exists, or
  a hardware problem exists with the part.

#### Note

BusWidth is not the width of an individual part. Its the total operating width. For example, if there are two 16-bit parts, with one tied to data lines D0-D15 and other tied to D15-D31, BusWidth would be (32 / 8) = 4. If a single 16-bit flash is in 8-bit mode, then BusWidth should be (8 / 8) = 1.

## int XFlash\_Reset ( XFlash \* InstancePtr )

This function resets the flash device and places it in read mode.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.
-------------	---------------------------------

#### Returns

- XST SUCCESS if successful.
- XFLASH BUSY if the flash devices were in the middle of an operation and could not be reset.
- XFLASH\_ERROR if the device(s) have experienced an internal error during the operation. XFlash\_DeviceControl() must be used to access the cause of the device specific error. condition.

#### Note

None.



## int XFlash\_DeviceControl ( XFlash \* InstancePtr, u32 Command, DeviceCtrlParam \* Parameters )

This function is used to execute device specific commands. For a list of device specific commands, see the xilflash.h.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.
Command	Device specific command to issue.
Parameters Specifies the arguments passed to the device control function.	

#### Returns

- XST\_SUCCESS if successful.
- XFLASH\_NOT\_SUPPORTED if the command is not recognized/supported by the device(s).

#### Note

None.

## int XFlash\_Read ( XFlash \* InstancePtr, u32 Offset, u32 Bytes, void \* DestPtr )

This function reads the data from the Flash device and copies it into the specified user buffer.

The source and destination addresses can be on any alignment supported by the processor.

The device is polled until an error or the operation completes successfully.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.	
Offset	Offset into the device(s) address space from which to read.	
Bytes	Number of bytes to copy.	
DestPtr	Destination address to copy data to.	

#### Returns

- XST SUCCESS if successful.
- XFLASH\_ADDRESS\_ERROR if the source address does not start within the addressable areas of the device(s).

#### Note

This function allows the transfer of data past the end of the device's address space. If this occurs, then results are undefined.





## int XFlash\_Write ( XFlash \* InstancePtr, u32 Offset, u32 Bytes, void \* SrcPtr )

This function programs the flash device(s) with data specified in the user buffer.

The source and destination address must be aligned to the width of the flash's data bus.

The device is polled until an error or the operation completes successfully.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.	
Offset	Offset into the device(s) address space from which to begin programming. Must be aligned to the width of the flash's data bus.	
Bytes	Number of bytes to program.	
SrcPtr	Source address containing data to be programmed. Must be aligned to the width of the flash's data bus. The SrcPtr doesn't have to be aligned to the flash width if the processor supports unaligned access. But, since this library is generic, and some processors(eg. Microblaze) do not support unaligned access; this API requires the SrcPtr to be aligned.	

#### Returns

- XST SUCCESS if successful.
- XFLASH\_ERROR if a write error occurred. This error is usually device specific. Use XFlash\_DeviceControl() to retrieve specific error conditions. When this error is returned, it is possible that the target address range was only partially programmed.

#### Note

None.

## int XFlash\_Erase ( XFlash \* InstancePtr, u32 Offset, u32 Bytes )

This function erases the specified address range in the flash device.

The number of bytes to erase can be any number as long as it is within the bounds of the device(s).

The device is polled until an error or the operation completes successfully.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.	
Offset	Offset into the device(s) address space from which to begin erasure.	
Bytes	Number of bytes to erase.	





#### Returns

- XST\_SUCCESS if successful.
- XFLASH\_ADDRESS\_ERROR if the destination address range is not completely within the addressable areas of the device(s).

#### Note

Due to flash memory design, the range actually erased may be larger than what was specified by the Offset & Bytes parameters. This will occur if the parameters do not align to block boundaries.

## int XFlash\_Lock (XFlash \* InstancePtr, u32 Offset, u32 Bytes)

This function Locks the blocks in the specified range of the flash device(s). The device is polled until an error or the operation completes successfully.

#### **Parameters**

InstancePtr	Pointer to the XFlash instance.	
Offset	Offset into the device(s) address space from which to begin block locking. The first three bytes of every block is reserved for special purpose. The offset should be atleast three bytes from start of the block.	
Bytes	Number of bytes to Lock in the Block starting from Offset.	

#### **Returns**

- XST SUCCESS if successful.
- XFLASH\_ADDRESS\_ERROR if the destination address range is not completely within the addressable areas of the device(s).

#### Note

Due to flash memory design, the range actually locked may be larger than what was specified by the Offset & Bytes parameters. This will occur if the parameters do not align to block boundaries.

## int XFlash\_Unlock ( XFlash \* InstancePtr, u32 Offset, u32 Bytes )

This function Unlocks the blocks in the specified range of the flash device(s). The device is polled until an error or the operation completes successfully.





#### **Parameters**

InstancePtr	Pointer to the XFlash instance.	
Offset	Offset into the device(s) address space from which to begin block UnLocking. The first three bytes of every block is reserved for special purpose. The offset should be atleast three bytes from start of the block.	
Bytes	Number of bytes to UnLock in the Block starting from Offset.	

#### **Returns**

- XST\_SUCCESS if successful.
- XFLASH\_ADDRESS\_ERROR if the destination address range is not completely within the addressable areas of the device(s).

#### Note

None.

## int XFlash\_IsReady ( XFlash \* InstancePtr )

This function checks the readiness of the device, which means it has been successfully initialized.

#### **Parameters**

,		
	In atom and Dtu	D. C. C. H. VELLEY
	InstancePtr	Pointer to the XFlash instance.

#### Returns

TRUE if the device has been initialized (but not necessarily started), and FALSE otherwise.

#### Note

None.



## Chapter 3

## Library Parameters in MSS File

XilFlash Library can be integrated with a system using the following snippet in the Microprocessor Software Specification (MSS) file:

**BEGIN LIBRARY** 

PARAMETER LIBRARY\_NAME = xilflash

PARAMETER LIBRARY\_VER = 4.3

PARAMETER PROC\_INSTANCE = microblaze\_0

PARAMETER ENABLE\_INTEL = true PARAMETER ENABLE\_AMD = false

**END** 

The table below describes the libgen customization parameters.

Parameter	Default Value	Description
LIBRARY_NAME	xilflash	Specifies the library name.
LIBRARY_VER	4.3	Specifies the library version.
PROC_INSTANCE	microblaze_0	Specifies the processor name.
ENABLE_INTEL	true/false	Enables or disables the Intel flash device family.
ENABLE_AMD	true/false	Enables or disables the AMD flash device family.



## Appendix A

## Additional Resources and Legal Notices

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support .

### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.



#### **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.