# Xilinx Standalone Library Documentation

**LwIP 2.0.2 Library v1.1** 

UG650 (2018.2) June 6, 2018





### **Table of Contents**

Chapter Introduction	
Features	4
References	5
Chapter Using IwIP	
Overview	6
Setting up the Hardware System	6
Setting up the Software System	7
Configuring IwIP Options	8
Customizing IwIP API Mode	8
Configuring Xilinx Adapter Options	10
Configuring Memory Options	13
Configuring Packet Buffer (Pbuf) Memory Options	14
Configuring ARP Options	15
Configuring IP Options	15
Configuring ICMP Options	16
Configuring IGMP Options	17
Configuring UDP Options	17
Configuring TCP Options	17
Configuring DHCP Options	18
Configuring the Stats Option	18
Configuring the Debug Option	18
Chapter LwIP Library APIs  Overview	20
	20
	20
	20
·	21
	21
	22
Xilkernel/FreeRTOS scheduling policy when using the Socket API	22





Socket API Example		 	 22
Using the Xilinx Adapter Helper Function	s	 	 23
lwip_init		 	 24
xemac_add		 	 24
xemacif_input_thread		 	 24
xemacif_input		 	 24
xemacpsif_resetrx_on_no_rxdata		 	 25

### **Appendix Additional Resources and Legal Notices**





### Chapter 1

### Introduction

The lwIP is an open source TCP/IP protocol suite available under the BSD license. The lwIP is a standalone stack; there are no operating systems dependencies, although it can be used along with operating systems. The lwIP provides two A05PIs for use by applications:

- RAW API: Provides access to the core IwIP stack.
- Socket API: Provides a BSD sockets style interface to the stack.

The lwip202\_v1\_1 is an SDK library that is built on the open source lwIP library version 2.0.2. The lwip202\_v1\_1 library provides adapters for the Ethernetlite (axi\_ethernetlite), the TEMAC (axi\_ethernet), and the Gigabit Ethernet controller and MAC (GigE) cores. The library can run on MicroBlaze™, ARM Cortex-A9, ARM Cortex-A53, and ARM Cortex-R5 processors. The Ethernetlite and TEMAC cores apply for MicroBlaze systems. The Gigabit Ethernet controller and MAC (GigE) core is applicable only for ARM Cortex-A9 system (Zynq®-7000 processor devices) and ARM Cortex-A53 & ARM Cortex-R5 system (Zynq® UltraScale+™ MPSoC).

### **Features**

The lwIP provides support for the following protocols:

- Internet Protocol (IP)
- Internet Control Message Protocol (ICMP)
- User Datagram Protocol (UDP)
- TCP (Transmission Control Protocol (TCP)
- Address Resolution Protocol (ARP)
- Dynamic Host Configuration Protocol (DHCP)
- Internet Group Message Protocol (IGMP)



### References

- IwIP wiki: http://lwip.scribblewiki.com
- Xilinx® lwIP designs and application examples: [http://www.xilinx.com/support/documentation/application\_notes/xapp1026.pdf]
- lwIP examples using RAW and Socket APIs: [http://savannah.nongnu.org/projects/lwip/]
- FreeRTOS Port for Zynq is available for download from the FreeRTOS website



### Chapter 2

### Using IwIP

### **Overview**

The following sections detail the hardware and software steps for using IwIP for networking. The key steps are:

- 1. Creating a hardware system containing the processor, ethernet core, and a timer. The timer and ethernet interrupts must be connected to the processor using an interrupt controller.
- 2. Configuring lwip202\_v1\_1 to be a part of the software platform. For operating with lwIP socket API, the Xilkernel library or FreeRTOS BSP is a prerequisite. See the Note below.

#### Note

The Xilkernel library is available only for MicroBlaze systems. For Cortex-A9 based systems (Zynq) and Cortex-A53 or Cortex-R5 based systems (Zynq® UltraScale™+ MPSoC), there is no support for Xilkernel. Instead, use FreeRTOS. A FreeRTOS BSP is available for Zynq systems and must be included for using lwIP socket API. The FreeRTOS BSP for Zynq is available for download from the the [FreeRTOS][freertos] website.

### **Setting up the Hardware System**

This chapter describes the hardware configurations supported by IwIP. The key components of the hardware system include:

- Processor: Either a MicroBlaze™ or a Cortex-A9 or a Cortex-A53 or a Cortex-R5 processor. The Cortex-A9 processor applies to Zynq systems. The Cortex-A53 and Cortex-R5 processors apply to Zynq UltraScale+ MPSoC systems.
- MAC: LwIP supports axi\_ethernetlite, axi\_ethernet, and Gigabit Ethernet controller and MAC (GigE) cores.
- Timer: to maintain TCP timers, lwIP raw API based applications require that certain functions are called at periodic intervals by the application. An application can do this by registering an interrupt handler with a timer.
- DMA: For axi\_ethernet based systems, the axi\_ethernet cores can be configured with a soft DMA engine or a FIFO interface. For GigE-based Zynq and Zynq UltraScale+ MPSoC systems, there is a built-in DMA and so no extra configuration is needed. Same applies to axi\_ethernetlite based systems, which have their built-in buffer management provisions.





The following figure shows a sample system architecture with a Kintex®-6 device utilizing the axi\_ethernet core with DMA.




Figure 2.1: System Architecture using axi\_ethernet core with DMA

### Setting up the Software System

To use lwIP in a software application, you must first compile the lwIP library as a part of the software application. To move the hardware design to SDK, you must first export it from the Hardware tools.

- Select Project > Export Hardware Design to SDK.
   The Export to SDK dialog box appears.
- Click Export & Launch SDK.
   Vivado® exports the design to SDK. SDK opens and prompts you to create a workspace.
- 3. Compile the lwIP library:
  - (a) Select File > New > Xilinx Board Support Package. The New Board Support Package wizard appears.
  - (b) Specify the project name and select a location for it.
  - (c) Select the BSP. XilKernel is not supported for Zynq and Zynq UltraScale+ MPSoC devices. FreeRTOS must be used for Zynq. The FreeRTOS BSP for Zynq is available for download from the [FreeRTOS][freertos] website. For more information, see the help documentation provided provided with the port to use the FreeRTOS BSP.
  - (d) Click Finish.

    The Board Support Package Settings window opens.



- (e) Select the lwip202 library with version 1\_1.On the left side of the SDK window, lwip202\_v1\_1 appears in the list of libraries to be compiled.
- (f) Select lwip202 in the Project Explorer view. The configuration options for lwIP are listed.
- (g) Configure the lwIP and click OK.
  The board support package automatically builds with lwIP included in it.

### **Configuring IwIP Options**

The lwIP library provides configurable parameters. The values for these parameters can be changed in SDK. There are two major categories of configurable options:

- Xilinx Adapter to lwIP options: These control the settings used by Xilinx adapters for the ethernet cores.
- Base lwIP options: These options are part of lwIP library itself, and include parameters for TCP, UDP, IP and other protocols supported by lwIP. The following sections describe the available lwIP configurable options.

### **Customizing IwIP API Mode**

The lwip202\_v1\_1 supports both raw API and socket API:

- The raw API is customized for high performance and lower memory overhead. The limitation of raw API is that it is callback-based, and consequently does not provide portability to other TCP stacks.
- The socket API provides a BSD socket-style interface and is very portable; however, this mode is not as efficient as raw API mode in performance and memory requirements. The lwip202\_v1\_1 also provides the ability to set the priority on TCP/IP and other lwIP application threads.

The following table describes the lwIP library API mode options.

Attribute	Description	Туре	Default
api_mode {RAW_API   SOCKET_API}	The IwIP library mode of operation	enum	RAW_API

### **E** XILINX.

Attribute	Description	Туре	Default
socket_mode_thread_prio	Priority of IwIP TCP/IP thread and all IwIP application threads. This setting applies only when Xilkernel is used in priority mode. It is recommended that all threads using IwIP run at the same priority level.  Note For GigE based Zynq-7000 and Zynq UltraScale+ MPSoC systems using FreeRTOS, appropriate priority should be set. The default priority of 1 will not give the expected behaviour. For FreeRTOS (Zynq-7000 and Zynq UltraScale+ MPSoC systems), all internal IwIP tasks (except the main TCP/IP task) are created with the priority level set for this attribute. The TCP/IP task is given a higher priority than other tasks for improved performance. The typical TCP/IP task priority is 1 more than the priority set for this attribute for FreeRTOS.	integer	1



Attribute	Description	Туре	Default
use_axieth_on_zynq	In the event that the AxiEthernet soft IP is used on a Zynq-7000 device or a Zynq UltraScale+ MPSoC device. This option ensures that the GigE on the Zynq-7000 PS (EmacPs) is not enabled and the device uses the AxiEthernet soft IP for Ethernet traffic.  Note The existing Xilinx-provided IwIP adapters are not tested for multiple MACs. Multiple Axi Ethernet's are not supported on Zynq UltraScale+ MPSOC devices.	integer	0 = Use Zynq-7000 PS-based or ZynMP PS-based GigE controller 1= User AxiEthernet

### **Configuring Xilinx Adapter Options**

The Xilinx adapters for EMAC/GigE cores are configurable.

### **Ethernetlite Adapter Options**

The following table describes the configuration parameters for the axi\_ethernetlite adapter.

Attribute	Description	Туре	Default
sw_rx_fifo_size	Software Buffer Size in bytes of the receive data between EMAC and processor	integer	8192
sw_tx_fifo_size	Software Buffer Size in bytes of the transmit data between processor and EMAC	integer	8192



### **TEMAC Adapter Options**

The following table describes the configuration parameters for the axi\_ethernet and GigE adapters.

Attribute	Туре	Description
n_tx_descriptors	integer	Number of Tx descriptors to be used. For high performance systems there might be a need to use a higher value.
		Default is 64.
n_rx_descriptors	integer	Number of Rx descriptors to be used. For high performance systems there might be a need to use a higher value. Typical values are 128 and 256.
		Default is 64.
n_tx_coalesce	integer	Setting for Tx interrupt coalescing.
		Default is 1.
n_rx_coalesce	integer	Setting for Rx interrupt coalescing.
		Default is 1.
tcp_rx_checksum_offload	boolean	Offload TCP Receive checksum calculation (hardware support required). For GigE in Zynq and Zynq UltraScale+ MPSoC, the TCP receive checksum offloading is always present, so this attribute does not apply.
tcp_tx_checksum_offload	boolean	Offload TCP Transmit checksum calculation (hardware support required). For GigE cores (Zynq and Zynq UltraScale+ MPSoC), the TCP transmit checksum offloading is always present, so this attribute does not apply.  Default is false.

### **E** XILINX.

Attribute	Туре	Description
tcp_ip_rx_checksum_ofload	boolean	Offload TCP and IP Receive checksum calculation (hardware support required). Applicable only for AXI systems. For GigE in Zynq and Zynq UltraScale+ MPSoC devices, the TCP and IP receive checksum offloading is always present, so this attribute does not apply.  Default is false.
tcp_ip_tx_checksum_ofload	boolean	Offload TCP and IP Transmit checksum calculation (hardware support required). Applicable only for AXI systems. For GigE in Zynq and Zynq UltraScale+ MPSoC devices, the TCP and IP transmit checksum offloading is always present, so this attribute does not apply.  Default is false.
phy_link_speed	CONFIG_LINKSPEED_ AUTODETECT	Link speed as auto-negotiated by the PHY. IwIP configures the TEMAC/GigE for this speed setting. This setting must be correct for the TEMAC/GigE to transmit or receive packets. The CONFIG_LINKSPEED_ AUTODETECT setting attempts to detect the correct linkspeed by reading the PHY registers; however, this is PHY dependent, and has been tested with the Marvell and TI PHYs present on Xilinx development boards. For other PHYs, select the correct speed.



Attribute	Туре	Description
temac_use_jumbo_ frames_experimental	boolean	Use TEMAC jumbo frames (with a size up to 9k bytes). If this option is selected, jumbo frames are allowed to be transmitted and received by the TEMAC. For GigE in Zynq there is no support for jumbo frames, so this attribute does not apply.  Default is false.

### **Configuring Memory Options**

The lwIP stack provides different kinds of memories. Similarly, when the application uses socket mode, different memory options are used. All the configurable memory options are provided as a separate category. Default values work well unless application tuning is required. The following table describes the memory parameter options.

Attribute	Default	Туре	Description
mem_size	131072	Integer	Total size of the heap memory available, measured in bytes. For applications which use a lot of memory from heap (using C library malloc or lwIP routine mem_malloc or pbuf_alloc with PBUF_RAM option), this number should be made higher as per the requirements.
memp_n_pbuf	16	Integer	The number of memp struct pbufs. If the application sends a lot of data out of ROM (or other static memory), this should be set high.
memp_n_udp_pcb	4	Integer	The number of UDP protocol control blocks. One per active UDP connection.



Attribute	Default	Туре	Description
memp_n_tcp_pcb	32	Integer	The number of simultaneously active TCP connections.
memp_n_tcp_pcb _listen	8	Integer	The number of listening TC connections.
memp_n_tcp_seg	256	Integer	The number of simultaneously queued TCP segments.
memp_n_sys_timeout	8	Integer	Number of simultaneously active timeouts.
memp_num_netbuf	8	Integer	Number of allowed structure instances of type netbufs. Applicable only in socket mode.
memp_num_netconn	16	Integer	Number of allowed structure instances of type netconns. Applicable only in socket mode.
memp_num_api_msg	16	Integer	Number of allowed structure instances of type api_msg. Applicable only in socket mode.
memp_num_tcpip_msg	64	Integer	Number of TCPIP msg structures (socket mode only).

#### Note

Because Sockets Mode support uses Xilkernel services, the number of semaphores chosen in the Xilkernel configuration must take the value set for the memp\_num\_netbuf parameter into account. For FreeRTOS BSP there is no setting for the maximum number of semaphores. For FreeRTOS, you can create semaphores as long as memory is available.

### **Configuring Packet Buffer (Pbuf) Memory Options**

Packet buffers (Pbufs) carry packets across various layers of the TCP/IP stack. The following are the pbuf memory options provided by the lwIP stack. Default values work well unless application tuning is required. The following table describes the parameters for the Pbuf memory options.





Attribute	Default	Туре	Description
pbuf_pool_size	256	Integer	Number of buffers in pbuf pool. For high performance systems, you might consider increasing the pbuf pool size to a higher value, such as 512.
pbuf_pool_bufsize	1700	Integer	Size of each pbuf in pbuf pool. For systems that support jumbo frames, you might consider using a pbuf pool buffer size that is more than the maximum jumbo frame size.
pbuf_link_hlen	16	Integer	Number of bytes that should be allocated for a link level header.

### **Configuring ARP Options**

The following table describes the parameters for the ARP options. Default values work well unless application tuning is required.

Attribute	Default	Туре	Description
arp_table_size	10	Integer	Number of active hardware address IP address pairs cached.
arp_queueing	1	Integer	If enabled outgoing packets are queued during hardware address resolution. This attribute can have two values: 0 or 1.

### **Configuring IP Options**

The following table describes the IP parameter options. Default values work well unless application tuning is required.



Attribute	Default	Туре	Description
ip_forward	0	Integer	Set to 1 for enabling ability to forward IP packets across network interfaces. If running IwIP on a single network interface, set to 0. This attribute can have two values: 0 or 1.
ip_options	0	Integer	When set to 1, IP options are allowed (but not parsed). When set to 0, all packets with IP options are dropped. This attribute can have two values: 0 or 1.
ip_reassembly	1	Integer	Reassemble incoming fragmented IP packets.
ip_frag	1	Integer	Fragment outgoing IP packets if their size exceeds MTU.
ip_reass_max_pbufs	128	Integer	Reassembly pbuf queue length.
ip_frag_max_mtu	1500	Integer	Assumed max MTU on any interface for IP fragmented buffer.
ip_default_ttl	255	Integer	Global default TTL used by transport layers.

### **Configuring ICMP Options**

The following table describes the parameter for ICMP protocol option. Default values work well unless application tuning is required.

Attribute	Default	Туре	Description
icmp_ttl	255	Integer	ICMP TTL value.

For GigE cores (for Zynq and Zynq MPSoC) there is no support for ICMP in the hardware.



### **Configuring IGMP Options**

The IGMP protocol is supported by IwIP stack. When set true, the following option enables the IGMP protocol.

Attribute	Default	Туре	Description
imgp_options	false	Boolean	Specify whether IGMP is required.

### **Configuring UDP Options**

The following table describes UDP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Туре	Description
lwip_udp	true	Boolean	Specify whether UDP is required.
udp_ttl	255	Integer	UDP TTL value.

### **Configuring TCP Options**

The following table describes the TCP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Туре	Description
lwip_tcp	true	Boolean	Require TCP.
tcp_ttl	255	Integer	TCP TTL value.
tcp_wnd	2048	Integer	TCP Window size in bytes.
tcp_maxrtx	12	Integer	TCP Maximum retransmission value.
tcp_synmaxrtx	4	Integer	TCP Maximum SYN retransmission value.
tcp_queue_ooseq	1	Integer	Accept TCP queue segments out of order.
			Set to 0 if your device is low on memory.
tcp_mss	1460	Integer	TCP Maximum segment size.



Attribute	Default	Туре	Description
tcp_snd_buf	8192	Integer	TCP sender buffer space in bytes.

### **Configuring DHCP Options**

The DHCP protocol is supported by lwIP stack. The following table describes DHCP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Туре	Description
lwip_dhcp	false	Boolean	Specify whether DHCP is required.
dhcp_does_arp_check	false	Boolean	Specify whether ARP checks on offered addresses.

### **Configuring the Stats Option**

lwIP stack has been written to collect statistics, such as the number of connections used; amount of memory used; and number of semaphores used, for the application. The library provides the stats\_display() API to dump out the statistics relevant to the context in which the call is used. The stats option can be turned on to enable the statistics information to be collected and displayed when the stats\_display API is called from user code. Use the following option to enable collecting the stats information for the application.

Attribute	Description	Туре	Default
lwip_stats	Turn on IwIP Statistics	int	0

### **Configuring the Debug Option**

lwIP provides debug information. The following table lists all the available options.

Attribute	Default	Туре	Description
lwip_debug	false	Boolean	Turn on/off lwIP debugging.
ip_debug	false	Boolean	Turn on/off IP layer debugging.
tcp_debug	false	Boolean	Turn on/off TCP layer debugging.

### **E** XILINX.

Attribute	Default	Туре	Description
udp_debug	false	Boolean	Turn on/off UDP layer debugging.
icmp_debug	false	Boolean	Turn on/off ICMP protocol debugging.
igmp_debug	false	Boolean	Turn on/off IGMP protocol debugging.
netif_debug	false	Boolean	Turn on/off network interface layer debugging.
sys_debug	false	Boolean	Turn on/off sys arch layer debugging.
pbuf_debug	false	Boolean	Turn on/off pbuf layer debugging



Chapter 3

### LwIP Library APIs

### **Overview**

The lwIP library provides two different APIs: RAW API and Socket API.

#### Raw API

The Raw API is callback based. Applications obtain access directly into the TCP stack and vice-versa. As a result, there is no extra socket layer, and using the Raw API provides excellent performance at the price of compatibility with other TCP stacks.

### Xilinx Adapter Requirements when using the RAW API

In addition to the lwIP RAW API, the Xilinx adapters provide the xemacif\_input utility function for receiving packets. This function must be called at frequent intervals to move the received packets from the interrupt handlers to the lwIP stack. Depending on the type of packet received, lwIP then calls registered application callbacks.

The \$XILINX\_SDK/sw/ThirdParty/sw\_services/ lwip202\_v1\_1 /src/lwip-2.0.2/doc/rawapi.txt file describes the lwIP Raw API.

#### **LwIP Performance**

The following table provides the maximum TCP throughput achievable by FPGA, CPU, EMAC, and system frequency in RAW modes. Applications requiring high performance should use the RAW API.

FPGA	CPU	EMAC	System Frequency	Max TCP Throughput in RAW Mode (Mbps)
Virtex®	MicroBlaze	axi-ethernet	100 MHz	RX Side: 182 TX Side: 100
Virtex	MicroBlaze	xps-II-temac	100 MHz	RX Side: 178 TX Side: 100



FPGA	CPU	EMAC	System Frequency	Max TCP Throughput in RAW Mode (Mbps)
Virtex	MicroBlaze	xps-ethernetlite	100 MHz	RX Side: 50 TX Side: 38

### **RAW API Example**

Applications using the RAW API are single threaded. The following pseudo-code illustrates a typical RAW mode program structure.

```
int main()
 struct netif *netif, server_netif;
 ip_addr_t ipaddr, netmask, gw;
 /* the MAC address of the board.
   * This should be unique per board/PHY */
 unsigned char mac_ethernet_address[] =
    {0x00, 0x0a, 0x35, 0x00, 0x01, 0x02};
 lwip_init();
  /* Add network interface to the netif_list,
    * and set it as default */
  if (!xemac_add(netif, &ipaddr, &netmask,
   &gw, mac_ethernet_address,
   EMAC_BASEADDR)) {
   printf("Error adding N/W interface\n\r");
    return -1;
  netif_set_default(netif);
  /* now enable interrupts */
 platform_enable_interrupts();
  /* specify that the network if is up */
 netif_set_up(netif);
  /* start the application, setup callbacks */
 start_application();
  /* receive and process packets */
 while (1) {
   xemacif_input(netif);
    /* application specific functionality */
    transfer_data();
       }
```

### **Socket API**

The lwIP socket API provides a BSD socket-style API to programs. This API provides an execution model that is a blocking, open-read-write-close paradigm.





### Xilinx Adapter Requirements when using the Socket API

Applications using the Socket API with Xilinx adapters need to spawn a separate thread called xemacif\_input\_thread. This thread takes care of moving received packets from the interrupt handlers to the tcpip\_thread of the lwIP. Application threads that use lwIP must be created using the lwIP sys\_thread\_new API. Internally, this function makes use of the appropriate thread or task creation routines provided by XilKernel or FreeRTOS.

### Xilkernel/FreeRTOS scheduling policy when using the Socket API

IwIP in socket mode requires the use of the Xilkernel or FreeRTOS, which provides two policies for thread scheduling: round-robin and priority based.

There are no special requirements when round-robin scheduling policy is used because all threads or tasks with same priority receive the same time quanta. This quanta is fixed by the RTOS (Xilkernel or FreeRTOS) being used.

With priority scheduling, care must be taken to ensure that IwIP threads or tasks are not starved. For Xilkernel, IwIP internally launches all threads at the priority level specified in socket\_mode\_thread\_prio. For FreeRTOS, IwIP internally launches all tasks except the main TCP/IP task at the priority specified in socket\_mode\_thread\_prio. The TCP/IP task in FreeRTOS is launched with a higher priority (one more than priority set in socket\_mode\_thread\_prio). In addition, application threads must launch xemacif\_input\_thread. The priorities of both xemacif\_input\_thread, and the IwIP internal threads (socket\_mode\_thread\_prio) must be high enough in relation to the other application threads so that they are not starved.

### **Socket API Example**

XilKernel-based applications in socket mode can specify a static list of threads that Xilkernel spawns on startup in the Xilkernel Software Platform Settings dialog box. Assuming that main\_thread() is a thread specified to be launched by XIlkernel, control reaches this first thread from application main after the Xilkernel schedule is started. In main\_thread, one more thread (network\_thread) is created to initialize the MAC layer.

For FreeRTOS (Zynq-7000 processor systems) based applications, once the control reaches application main routine, a task (can be termed as main\_thread) with an entry point function as main\_thread() is created before starting the scheduler. After the FreeRTOS scheduler starts, the control reaches main\_thread(), where the lwIP internal initialization happens. The application then creates one more thread (network\_thread) to initialize the MAC layer.

The following pseudo-code illustrates a typical socket mode program structure.

```
void network_thread(void *p)
{
   struct netif *netif;
   ip_addr_t ipaddr, netmask, gw;

   /* the MAC address of the board.
    * This should be unique per board/PHY */
   unsigned char mac_ethernet_address[] =
        {0x00, 0x0a, 0x35, 0x00, 0x01, 0x02};
   netif = &server_netif;
```



### **E** XILINX.

```
/* initialize IP addresses to be used */
  IP4_ADDR(&ipaddr,192,168,1,10);
  IP4_ADDR(&netmask, 255, 255, 255, 0);
  IP4_ADDR(&gw, 192, 168, 1, 1);
  /* Add network interface to the netif_list,
    * and set it as default */
  if (!xemac_add(netif, &ipaddr, &netmask,
      &gw, mac_ethernet_address,
      EMAC_BASEADDR)) {
    printf("Error adding N/W interface\n\r");
    return;
  netif_set_default(netif);
  /* specify that the network if is up */
  netif_set_up(netif);
  /* start packet receive thread
   - required for lwIP operation */
  sys_thread_new("xemacif_input_thread", xemacif_input_thread,
    netif.
    THREAD_STACKSIZE, DEFAULT_THREAD_PRIO);
  /* now we can start application threads */
  /* start webserver thread (e.g.) */
  sys_thread_new("httpd" web_application_thread, 0,
      THREAD_STACKSIZE DEFAULT_THREAD_PRIO);
}
int main_thread()
  /* initialize lwIP before calling sys_thread_new */
  lwip_init();
  /* any thread using lwIP should be created using
    * sys_thread_new() */
  sys_thread_new("network_thread" network_thread, NULL,
      THREAD_STACKSIZE DEFAULT_THREAD_PRIO);
        return 0;
}
```

### **Using the Xilinx Adapter Helper Functions**

The Xilinx adapters provide the following helper functions to simplify the use of the IwIP APIs.

#### **Functions**

- struct netif \* xemac\_add (struct netif \*netif, ip\_addr\_t \*ipaddr, ip\_addr\_t \*netmask, ip\_addr\_t \*gw, unsigned char \*mac\_ethernet\_address, unsigned mac\_baseaddr)
- void xemacif\_input\_thread (struct netif \*netif)
- int xemacif\_input (struct netif \*netif)
- void xemacpsif\_resetrx\_on\_no\_rxdata (struct netif \*netif)
- void lwip\_init (void)





### void lwip\_init ( void )

This function provides a single initialization function for the lwIP data structures. This replaces specific calls to initialize stats, system, memory, pbufs, ARP, IP, UDP, and TCP layers.

## struct netif \* xemac\_add ( struct netif \* netif, ip\_addr\_t \* ipaddr, ip\_addr\_t \* netmask, ip\_addr\_t \* gw, unsigned char \* mac\_ethernet\_address, unsigned mac\_baseaddr )

The xemac\_add() function provides a unified interface to add any Xilinx EMAC IP as well as GigE core. This function is a wrapper around the lwIP netif\_add function that initializes the network interface 'netif' given its IP address ipaddr, netmask, the IP address of the gateway, gw, the 6 byte ethernet address mac\_ethernet\_address, and the base address, mac\_baseaddr, of the axi\_ethernetlite or axi\_ethernet MAC core.

### void xemacif\_input\_thread ( struct netif \* netif )

**Note** 

For Socket mode only.

In the socket mode, the application thread must launch a separate thread to receive the input packets. This performs the same work as the RAW mode function, xemacif\_input(), except that it resides in its own separate thread; consequently, any lwIP socket mode application is required to have code similar to the following in its main thread:

```
sys_thread_new("xemacif_input_thread",
xemacif_input_thread, netif, THREAD_STACK_SIZE, DEFAULT_THREAD_PRIO);
```

The application can then continue launching separate threads for doing application specific tasks. The xemacif\_input\_thread() receives data processed by the interrupt handlers, and passes them to the lwIP tcpip\_thread.

### int xemacif\_input ( struct netif \* netif )

Note

For RAW mode only.

The Xilinx lwIP adapters work in interrupt mode. The receive interrupt handlers move the packet data from the EMAC/GigE and store them in a queue. The xemacif\_input() function takes those packets from the queue, and passes them to lwIP; consequently, this function is required for lwIP operation in RAW mode. The following is a sample lwIP application in RAW mode.

```
while (1) {
          /* receive packets */
          xemacif_input(netif);

          /* do application specific processing */
}
```





#### Note

The program is notified of the received data through callbacks.

### void xemacpsif\_resetrx\_on\_no\_rxdata ( struct netif \* netif )

#### Note

Used in both Raw and Socket mode and applicable only for the Zynq-7000 and Zynq MPSoC processors and the GigE controller

There is an errata on the GigE controller that is related to the Rx path. The errata describes conditions whereby the Rx path of GigE becomes completely unresponsive with heavy Rx traffic of small sized packets. The condition occurrence is rare; however a software reset of the Rx logic in the controller is required when such a condition occurs. This API must be called periodically (approximately every 100 milliseconds using a timer or thread) from user applications to ensure that the Rx path never becomes unresponsive for more than 100 milliseconds.



### Appendix A

### Additional Resources and Legal Notices

### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support .

#### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

### Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.



#### **Automotive Applications Disclaimer**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.