Document Number: AN12183

Rev. 0. 05/2018

# How to Enable Debugging for FLEXSPI NOR Flash

## 1. Introduction

The i.MX RT Series is industry's first crossover processor provided by NXP. This document describes how to program a bootable image into the external storage device. In order to program image to flash and boot from flash and debug, the new Dap-link Firmware and SDK are provided. This application note will show how to program, debug and configure a new FLEXSPI NOR flash. For information about Flashloader, MfgTool, please refer to the application note How to Enable Boot from HyperFlash and SD Card AN12107 and How to Enable Boot from OSPI Flash AN12108.

The software used for example in this application note are based on the MIMXRT1050 SDK (Release Version: 2.3.1). The development environment is IAR Embedded Workbench 8.22.1. The hardware development environment is IMXRT1050-EVKB Board.

# 2. MIMXRT1050 EVK board settings

There are two On-Board Flashes on the EVK board: Hyper Flash and QSPI NOR Flash. The Hyper Flash is the default Flash. In order to enable the On-Board QSPI NOR Flash, EVK Board needs to change.

#### Contents

1. Intro	duction1
	IXRT1050 EVK board settings
	EVK Settings2
	EVKB Settings
3. XIP	boot flow3
	nSDA firmware Update
	mples
	How to add or remove boot header for XIP targets.
5.2.	Program the image to On-Board Hyper Flash 10
5.3.	
5.4.	Program the image to a new QSPI NOR Flash 12
	sion history



## 2.1. EVK Settings

## Step1:

• The On-Board Hyper Flash should be removed, otherwise it will impact the QSPI NOR Flash read and write timing.



Figure 1. Remove the Hyper Flash

#### Step2:

• Weld  $0 \Omega$  resistor to the pad from R153 to R158.




Figure 2. Weld 0  $\Omega$  resistor to the pad from R153 to R158

## Step3:

2

The firmware of OpenSDA needs to be replaced. The default firmware On-Board is used to
Hyper Flash, so that the firmware should be replaced to QSPI NOR Flash. Both Hyper Flash and
QSPI NOR Flash's firmware can be downloaded from <a href="NXP Website">NXP Website</a>.

## 2.2. EVKB Settings

For EVKB board, the On-Board Hyper Flash doesn't need to remove.

Removed resistors: R356, R361 - R366.

Weld  $0 \Omega$  resistors: R153 - R158.

Follow the Step3 of chapter 2.1 to update the OpenSDA firmware.

Now the On-Board QSPI NOR Flash is ready to use.

## 3. XIP boot flow

The boot process begins at the Power-On Reset (POR) where the hardware reset logic forces the Arm core to begin the execution starting from the on-chip boot ROM. The boot ROM uses the state of the BOOT\_MODE register and eFUSEs to determine the boot device. For development purposes, the eFUSEs used to determine the boot device may be overridden using the GPIO pin inputs. The boot ROM code also allows to download the programs to be run on the device. The example is a provisioning program that can make further use of the serial connection to provide a boot device with a new image. Typically, the internal boot is selected for normal boot, which is configured by external BOOT\_CFG GPIOs. The *Table* 1shows the typical Boot Mode and Boot Device settings.

Table 1. Typical Boot Mode and Boot Device settings

SW7-1	SW7-2	SW7-3	SW7-4	Boot Device	
OFF	ON	ON	OFF	Hyper Flash	
OFF	OFF	ON	OFF	QSPI NOR Flash	
ON	OFF	ON	OFF	SD Card	

*Figure* 4 shows FlexSPI NOR Flash Boot flow. The ROM expects the 512-byte FlexSPI NOR configuration parameters to be present at offset 0 in Serial NOR flash. The ROM reads these configuration parameters using the read command specified by BOOT\_CFG2[2:0] with Serial clock operating at 30 MHz. The Flash Configuration Parameters including read command sequence, FlexSPI frequency, quad mode enablement sequence (optional), etc (More details in RM 8.6.3). Rom code will configure FlexSPI with these parameters.

4




Figure 3. FlexSPI NOR Boot Flow

Then Rom code will get some key information about App Image, IVT (Image Vector Table), Boot Data and DCD (Device Configuration Data). IVT, Boot Data, DCD and user's code make up an App image.

A boot image which can program to FlexSPI NOR Flash directly should consist of:

- Flash Configuration Parameters —Read command sequence, FlexSPI frequency, quad mode enablement sequence (optional), etc(More details in RM 8.6.3). Search for "hyperflash\_config" on SDK, the setting can be found on SDK.
- Image Vector Table (IVT) a list of pointers located at a fixed address that the ROM examines to determine where the other components of the program image are located. Search for "image\_vector\_table" on SDK, the setting can be found on SDK. More details in RM 8.7.1.
- **Boot data** a table that indicates the program image location, program image size in bytes, and the plugin flag. Search for "boot\_data" on SDK, the setting can be found on SDK.
- **Device Configuration Data (DCD)** IC configuration data (ex: SDRAM register config). More details for DCD Format can be found in RM 8.7.2. Because DCD data is stored in binary, it is hard to understand and modified. There is a <u>DCD Tool</u> that can convert the configuration text file to a binary file. Search for "dcd\_data[]" on SDK, the setting can be found on SDK.
- User code and data.




Figure 4. Bootable image layout

Open the link file MIMXRT1052xxxxx\_flexspi\_nor.icf, the address layout of Flash Configuration Parameters, IVT, Boot Data and DCD Data can be found.

```
define exported symbol m_boot_hdr_conf_start = 0x60000000;
define symbol m_boot_hdr_ivt_start = 0x60001000;
define symbol m_boot_hdr_boot_data_start = 0x60001020;
define symbol m_boot_hdr_dcd_data_start = 0x60001030;
```

Figure 5. Bootable image address layout

How to Enable Debugging for FLEXSPI NOR Flash, Application Notes, Rev. 0, 05/2018

Open a generated image, such as hello\_world.bin. The Flash Configuration Parameters are at the front. The tag of Flash Configuration Parameters is *0x42464346*, ascii is *FCFB* as *Figure* 6. More details can be found on RM 8.6.3.1.




Figure 6. Flash Configuration Parameters address layout

The tag of IVT is 0xD1, the tag can be found on 0x1000. The boot start address offset is 0x1020, the data is 0x6000000 which matches with Flash start address. And the DCD start address offset is 0x1030, the data is 0xD2 which matches with the Tag of DCD.

00001000	d1	00	20	41	00	20	00	60	00	00	00	00	30	10	00	60	? A`0`□
00001020	00	00	00	60	00	00	00	04	00	00	00	00	ff	ff	ff	ff	`
00001030	d2	04	30	41	cc	03	ac	04	40	Οf	сO	68	ff	ff	ff	ff	?OA??@.纇

Figure 7. IVT, Boot Data and DCD Data start address layout

# 4. OpenSDA firmware Update

Almost all demos on SDK 2.3.1 support XIP demo. That means when using the default XIP target demos, the raw image will be added the Flash Configuration Parameters, IVT, Boot Data and DCD. So that no longer need OpenSDA firmware to add these information to the raw image. Either using the On-Board Hyper Flash or QSPI NOR Flash, the firmware needs to update to use the XIP demos.

If the number bigger than TR18132215, the firmware of OpenSDA will not add the configure information to the raw image. If not, please update the firmware from NXP web.



Figure 8. Serial Number

# 5. Examples

# 5.1. How to add or remove boot header for XIP targets

Now SDK for i.MX RT1050 provides <code>flexspi\_nor\_debug & flexspi\_nor\_release</code> targets for each example/demo which supports XIP (eXecute In Place). These two targets will add <code>XIP\_BOOT\_HEADER</code> to the image by default. Then ROM can boot and run this image directly on external flash.

#### NOTE

When using DapLink to debug flexspi\_nor\_debug & flexspi\_nor\_release targets, please set the breakpoint type to hardware breakpoint.

#### **Examples**




Figure 9. How to set the hardware breakpoint

## 5.1.1. Macros for the boot header

The *Table* 2 shows three macros that are added in flexspi\_nor targets to support XIP:

Table 2. Macros for the boot header

XIP_EXTERNAL_FLASH	Exclude the code which will change the clock of flexspi.     make no changes.
XIP_BOOT_HEADER_ENABLE	1: Add flexspi configuration block, image vector table, boot data and device configuration data(optional) to the image by default.     0: Add nothing to the image by default.
XIP_BOOT_HEADER_DCD_ENABLE	1: Add device configuration data to the image.     0: Do <b>NOT</b> add device configuration data to the image.

The *Table* 3 shows the different effect on the built image with different combination of these macros:

Table 3.	Different effect on the built image with difference macros

		XIP_BOOT_HEADER_DCD_ENA BLE=1	XIP_BOOT_HEADER_DCD_ENA BLE=0					
XIP_EXTERNAL_FLASH=1	XIP_BOOT_HEA DER_ENABLE=1	Can be programed to hyperflash by IDE and can run after POR reset if hyperflash is the boot source. SDRAM will be initialized.	Can be programed to hyperflash by IDE and can run after POR reset if hyperflash is the boot source.  SDRAM will <b>NOT</b> be initialized.					
XIP_EX	XIP_BOOT_HEA DER_ENABLE=0	Can <b>NOT</b> run after POR reset if it is programed by IDE even if hyperflash is the boot source.						
XIP_E =0	EXTERNAL_FLASH	This image can <b>NOT</b> do XIP because when this macro is set to 1, it will exclude the code which will change the clock of flexspi.						

## 5.1.2. Where to change the macros in SDK?

Take hello world as an example.




Figure 10. Where to change the SDK macros based on IAR

## 5.2. Program the image to On-Board Hyper Flash

#### Step1:

Configure the board to Hyper Flash Boot Mode by pull-up SW7-2 and SW7-3 and pull-down others. Then power on the EVK Board.

#### Step2:

Open the hello\_world demo in the SDK and select the project configuration as flexspi\_nor\_debug. Then build the project and program the image to the Flash.



Figure 11. Build and program the project

## Step3:

Open and configure the Terminal Window:

• Baud rate: 115200

Data bits: 8Stop bit: 1

• Parity: None

• Flow control: None

Press SW3 to reset the EVK Board and "hello world" will be printed to the terminal.




Figure 12. "Hello World."

## 5.3. Program the image to On-Board QSPI NOR Flash

## Step 1:

Configure the board to QSPI NOR Flash Boot Mode by pull-up SW7-3 and pull-down others. Change the firmware of OpenSDA to QSPI NOR Flash. Then power on the EVK Board.

## Step2:

Open the hello\_world demo in the SDK and select the project configuration as flexspi\_nor\_debug. Find "evkbimxrt1050 hyper config.c" as Figure 13.




Figure 13. evkbimxrt1050 hyper config.c

## Step3:

Comment const flexspi\_nor\_config\_t hyperflash\_config and replace it as const flexspi\_nor\_config\_t qspiflash\_config (can replace evkbimxrt1050\_hyper\_config.c file in attachment. New file has been configured for QSPI NOR Flash).

#### **Examples**

```
const flexspi_nor_config_t qspiflash_config = {
      .memConfig =
         {
            .tag = FLEXSPI_CFG_BLK_TAG,
            .version = FLEXSPI_CFG_BLK_VERSION,
           .readSampleClkSrc = kFlexSPIReadSampleClk_LoopbackFromDqsPad,
            .csHoldTime = 3u,
           .csSetupTime = 3u,
            .columnAddressWidth = Ou,
           .configCmdEnable = 0u,
            .controllerMiscOption = Ou.
            .deviceType = kFlexSpiDeviceType_SerialNOR,
            .sflashPadType = kSerialFlash_4Pads,
            .serialClkFreq = kFlexSpiSerialClk_133MHz,
            .lutCustomSeqEnable = 0u,
            .sflashA1Size = 0x00800000u, /* 8MB/64Mbit */
            .lookupTable =
                  // Fast read sequence
                  [0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0xEB, RADDR_SDR, FLEXSPI_4PAD, 0x18),
                  [1] = FLEXSPI_LUT_SEQ(DUMMY_SDR, FLEXSPI_4PAD, 0x06, READ_SDR, FLEXSPI_4PAD, 0x02),
                  [2] = FLEXSPI_LUT_SEQ(STOP, 0, 0, STOP, 0, 0),
                 [3] = FLEXSPI_LUT_SEQ(STOP, 0, 0, STOP, 0, 0),
```

Figure 14. flexspi\_nor\_config\_t qspiflash\_config

Then build the project and program the image to the Flash. After these steps, "Hello World" can be printed on terminal.

## 5.4. Program the image to a new QSPI NOR Flash

## 5.4.1. How to program the image to GD25LQ64C

This section will outline how to use a new QSPI NOR Flash. Take GD25LQ64C for example.

#### Step1:

Replace the const flexspi\_nor\_config\_t hyperflash\_config as const flexspi\_nor\_config\_t qspiflash config.

#### Step2:

Open the IAR project(FlashIMXRT1050\_EVK\_FlexSPI\_Example) in the attachment. Build the project and find FlashIMXRT1050\_EVK\_FlexSPI.out. Then copy it to IAR install path.




Figure 15. Update IAR flashloader

#### Step3:

Build the project and download. Then "Hello World" can be printed on terminal.

## 5.4.1.1. What is the difference between the two Flash configure parameters?

The main difference is the LUT (Look Up Table). The LUT (Look Up Table) is an internal memory to preserve a number of preprogrammed sequences. Each sequence consists of up to 8 instructions which are executed sequentially. When a flash access is triggered by an IP command or an AHB command, FlexSPI controller will fetch the sequence from LUT according to sequence index/number and execute it to generate a valid flash transaction on SPI interface.

Second is Read Sample Clock Source, Hyper Flash uses External Input from DQS Pad but QSPI NOR Flash uses Loopback from DQS Pad.

Third is Serial Flash Type, Hyper Flash is Octal and the QSPI NOR Flash is Quad.

A comparison tool can help to find other differences.

#### 5.4.1.2. What is the difference between the two flashloaders?

The main difference is that the OE bit position between of GD and ISSI are different. The *Figure* 16 shows the main difference between two flash loaders. The left one is the original function and the other one is the modified function.

#### **Examples**

14

```
/*Read A1 ID*/
ReadID(0x00000000, &id);

if(0x90 == (id & 0x000000FF))

al_size = 1<<((id >> 16) & 0x00FF);

ReadStatusReg(0x00000000, &a1_StatusReg);

WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x000000000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x0000000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x000000000, &a1_StatusReg);

| WriteStatusReg(0x00000000, &a1_StatusReg);

| WriteStat
```

Figure 16. Difference between the two flashloaders

Other difference can be found by comparison tool.

#### **NOTE**

The default flashloader can be found in your IAR install path: IAR Systems\Embedded Workbench 8.0\_2\arm\src\flashloader\NXP\FlashIMXRT1050\_EVK\_FlexSPI

0.0\_2 am | bre | has model | 1711 | has min | 1711 | 10.50\_2 | 11\_1 least


The modified flashloader can be found in the attachment file.

# 5.4.2. How to program the image to GD25Q64C

This section will outline how to use a new QSPI NOR Flash. Take GD25Q64C for example. Besides the value of power supply, there are some difference between GD25LQ64C and GD25Q64C.

#### NOTE

The power supply of GD25Q64C is 3.3 V, but the default power supply is 1.8V. Remember change the power supply voltage.



How to Enable Debugging for FLEXSPI NOR Flash, Application Notes, Rev. 0, 05/2018

#### Figure 17. Difference between GD25LQ64C(Left) and GD25Q64C(Right)

The difference is the value of Write Status Register and the command format, so that the value which related with these registers need to modify. Open the FlashIMXRT1050\_EVK\_FlexSPI\_Example with IAR. Find the LUT table and modify the value like following Figure:

```
/*Write Status Register sequence*/
lut_table[WR_STATUS_REG_LUT_INDEX+0] = FLEXSPI_LUT_INST(LUT_CODE_CMD_SDR,
                                                                              LUT PADS ONE,
                                                                                             ISSI CMD WRSR);
lut_table[WR_STATUS_REG_LUT_INDEX+1] = FLEXSPI_LUT_INST(LUT_CODE_WRITE_SDR, LUT_PADS_ONE,
lut_table[WR STATUS_REG_LUT_INDEX+2] = FLEXSPI_LUT_INST(LUT_CODE_STOP,
                                                                              0,
                                                                                                         0);
lut table [WR STATUS REG LUT INDEX+3] = FLEXSPI LUT INST (LUT CODE STOP,
                                                                              0,
                                                                                                         0);
lut table [WR STATUS REG LUT INDEX+4] = FLEXSPI LUT INST (LUT CODE STOP,
                                                                              0,
                                                                                                         0);
lut table [WR STATUS REG LUT INDEX+5] = FLEXSPI LUT INST (LUT CODE STOP,
                                                                              0,
                                                                                                         0);
lut_table[WR_STATUS_REG_LUT_INDEX+6] = FLEXSPI_LUT_INST(LUT_CODE_STOP,
                                                                              0,
                                                                                                         0);
lut table[WR STATUS REG LUT INDEX+7] = FLEXSPI LUT INST(LUT CODE STOP,
                                                                              0,
                                                                                                         0);
```

Figure 18. Modify the value form ISSI\_CMD\_WRSR (0x01H) to 0x31H

Then, write register format needs to be changed to 8-bit as following *Figure 19*.

```
if(0xC8 == a_mf_id)
266 🛓
         a1_size = 1<<((id >> 16) & 0x00FF);
         ReadStatusReg(0x00000000, &a1_StatusReg1);
268
269
270
         al_StatusReg = ((al_StatusReg2 | (1<<1)));//al StatusReg = ((al StatusReg2 | (1<<1)) << 8) | (al StatusReg1 & 0xFC)
271
272
273
274
           WriteStatusReg8(0x00000000, al_StatusReg);//WriteStatusReg16(0x00000000,
275
276 -
```

Figure 19. Modify the write register format

Finally, build this project and copy the .out file as chapter 5.4.1.

# 6. Revision history

Table 4. Revision history

Revision number	Date	Substantive changes
0	05/2018	Initial release

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners.

Arm, the Arm logo, and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2018 NXP B.V.

Document Number: AN12183

Rev. 0 05/2018



