
Table of Contents	
BLOCK DIAGRAM	Sheet 2
MCU INTERFACE 1	Sheet 3
MCU INTERFACE 2	Sheet 4
FREELINK INTERFACE	Sheet 5
ARDUINO HEADERS	Sheet 6
POWER MANAGEMENT	Sheet 7


## RV32-VEGA-Lite

Designer: Antonic Outroz  Drawn by: Page Title: RV32-VEGA-Lite  Drawn by: Page Title: Table of Contents, Revisions  Approved: Size Document Number SCH-45731, PDF: SPF-45731	VE	GΛ̈́	www	www.open-isa.cn					
Antonio Quiroz Table of Contents, Revisions  Approved: Size   Document Number		Drawin	g Title:		х	PUBI:			
		Page T							
Date: Tuesday April 23, 2019   Sheet 1 of 7		С	SCH-4573	31, PDF: SPF-45731			Re		

- Unless Otherwise Specified:
   All resistors are in ohms, 5%
   All voltages are DC
   All polarized capacitors are aluminum electrolytic
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 3. Device type number is for reference only. The number varies with the manufacturer.
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.








SCH-45731, PDF: SPF-45731

Tuesday, March 19, 2019 Sheet 3



## Freelink Interface

