

ML610404/ML610405/ML610406

8-bit Microcontroller with a Built-in LCD driver

GENERAL DESCRIPTION

ML610404/ML610405/ML610406 is a high-performance 8-bit CMOS microcontroller into which peripheral circuits, such as synchronous serial port, UART, melody driver, RC oscillation type A/D converter, and LCD driver, are incorporated around LAPIS Semiconductor-original 8-bit CPU nX-U8/100. ML610404/ML610405/ML610406 operates in both high/low-speed mode and power-saving mode, it is most suitable for battery operated products.

The short TAT are entertained by offering MTP version ML610Q407/ML610Q408/ML610Q409.

ML610404P/ ML610405P/ML610406P support industrial temperature -40°C to +85°C, are added to the product lineup.

FEATURES

- CPU
 - 8-bit RISC CPU (CPU name: nX-U8/100)
 - Instruction system: 16-bit instructions
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit

manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic

shift, and so on

- Minimum instruction execution time

30.5 μs (@32.768 kHz system clock)

2μs (@500kHz system clock)

0.5μs(@2MHz system clock)

- · Internal memory
 - ML610404/5/6:

Internal 8KByte Mask ROM (4K×16 bits) (including unusable 128 Byte TEST area) Internal 256Byte Data RAM (256×8 bits)

- Interrupt controller
 - 1 non-maskable interrupt sources
 - Internal source: 1 (Watch dog timer)
 - 27 maskable interrupt sources

Internal sources: 14 (Synchronous serial port 0, Synchronous serial port 1, Timer0, Timer1, Timer2, Timer3, UART0, Melody0, RC Oscillation type A/D converter, PWM0, TBC128Hz, TBC32Hz, TBC16Hz, TBC2Hz)

External sources: 13 (P00, P01, P02, P03, P04, P50, P51, P52, P53, P54, P55, P56, P57)

(One interrupt request is generated from P50 to P57 interrupt sources.)

- Time base counter
 - Low-speed time base counter ×1 channel

Frequency compensation (Compensation range: Approx. –488ppm to +488ppm. Compensation accuracy: Approx. 0.48ppm)

- High-speed time base counter ×1 channel
- Watchdog timer
 - Non-maskable interrupt and reset
 - Free running
 - Overflow period: 4 types selectable (125ms, 500ms, 2s, 8s)
- Timers
 - 8 bits × 4 channels [also available is 16-bit configuration (using Timers 0 and 1, or Timers 2 and 3) x 2 channels
 - Clock frequency measurement function mode (16-bit configuration using Timers 2 and 3 x 1 channel only)



Capture

- Time base capture × 2 channels (4096 Hz to 32 Hz)

• PWM

- Resolution 16 bits × 1 channel

• Synchronous serial port

- Master/slave selectable × 2 channel
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable

• UART

- TXD/RXD × 1 channel
- Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
- Positive logic/negative logic selectable
- Built-in baud rate generator

• Melody driver

- Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz)
- Tone length: 63 types
- Tempo: 15 types
- Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)

• RC oscillation type A/D converter

- 16-bit counter
- Time division × 2 channels

• General-purpose ports

- Input-only port \times 5 channels (including secondary functions)
- Output-only port

ML610404: × 12 channels (including secondary functions)

 $ML610405: \times 8 \ channels \ (including \ secondary \ functions)$

ML610406: × 4 channels (including secondary functions)

- Input/output port × 22 channels (including secondary functions)

• LCD driver

Number of segments

ML610404: Up to 105 dots (select among 21 segments x 5 commons, 22 segments x 4 commons, 23 segments x 3 commons, and 24segments x 2 commons)

ML610405: Up to 125 dots (select among 25 segments x 5 commons, 26 segments x 4 commons, 27 segments x 3 commons, and 28 segments x 2 commons)

ML610406: Up to 145 dots (select among 29 segments x 5 commons, 30 segments x 4 commons, 31 segments x 3 commons, and 32 segments x 2 commons)

- 1/1 to 1/5 duty
- 1/2, 1/3 bias (built-in bias generation circuit)
- Frame frequency selecable: approx. 64Hz, 73Hz, 85Hz, and 102Hz
- Bias voltage multiplying clock selectable (8 types)
- LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
- Programmable display allocation function

Reset

- Reset through the RESET_N pin
- Power-on reset generation when powered on
- Reset when oscillation stop of the low-speed clock is detected (Cancellation by a mask option is possible)
- Reset by the watchdog timer (WDT) overflow



• Clock

- Low-speed clock (Operation of this LSI is not guaranteed under a condition with no supply of low-speed crystal oscillation clock)
 - Crystal oscillation (32.768 kHz)
- High-speed clock: Built-in RC oscillation (500 kHz, 2MHz)

• Power management

- HALT mode: Suspends the instruction execution by CPU (peripheral circuits are in operating states)
- STOP mode: Stops the low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
- High-speed clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
- Block control function: Completely stops the operation of any function block circuit that is not used (resets registers and stops clock)
- Guaranteed operating range
 - Operating temperature: -20°C to +70°C (P version: -40°C to +85°C)
 - Operating voltage: $V_{DD} = 1.25V$ to 3.6V



• Product name – Supported Function

- Chip (Die) -	LCD bias 1/2 1/3		Low-speed oscillation stop detect reset	Operating temperature	Product availability
ML610404-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	Yes
ML610405-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	Yes
ML610406-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	Yes
ML610404P-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	Yes
ML610405P-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	Yes
ML610406P-xxxWA	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	Yes


-80-pin plastic	LCD	bias	Low-speed	Operating	D 1
TQFP -	1/2	1/3	oscillation stop detect reset	temperature	Product availability
ML610404-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	-
ML610405-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	-
ML610406-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-20°C to +70°C	-
ML610404P-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	-
ML610405P-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	
ML610406P-xxxTB	Yes	Yes	Cancellation by a mask option is possible	-40°C to +85°C	-

xxx: ROM code number (xxx of the blank product is NNN) Q: MTP version P: Wide range temperature version (P version) WA: Chip (Die) TB: TQFP



BLOCK DIAGRAM

Block Diagram of ML610404/ML610405/ML610406



^{*} Secondary function or Tertiary function

Figure 1 Block Diagram of ML610404/ML610405/ML610406

[&]quot;*1": Select among 21 segments x 5 commons, 22 segments x 4 commons, 23 segments x 3 commons, and 24 segments x 2 commons with the register


[&]quot;*2": Select among 25 segments x 5 commons, 26 segments x 4 commons, 27 segments x 3 commons, and 28 segments x 2 commons with the register

[&]quot;*3": Select among 29 segments x 5 commons, 30 segments x 4 commons, 31 segments x 3 commons, and 32 segments x 2 commons with the register



PIN CONFIGURATION

Pin Layout of ML610404 Chip



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: $2.1 \text{ mm} \times 2.1 \text{ mm}$

PAD count: 78 pins

Minimum PAD pitch: 80μm PAD aperture: 70μm×70μm


Chip thickness: 350µm

Voltage of the rear side of chip: V_{SS} leve

Figure 2 Dimensions of ML610404 Chip



Pin Layout of ML610405 Chip



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: $2.1 \text{ mm} \times 2.1 \text{ mm}$

PAD count: 78 pins


Minimum PAD pitch: 80μm PAD aperture: 70μm×70μm Chip thickness: 350μm

Voltage of the rear side of chip: V_{SS} level.

Figure 3 Dimensions of ML610405 Chip



Pin Layout of ML610406 Chip



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: $2.1 \text{ mm} \times 2.1 \text{ mm}$

PAD count: 78pins

Minimum PAD pitch: $80 \mu m$ PAD aperture: $70 \mu m \times 70 \mu m$ Chip thickness: $350 \mu m$

Voltage of the rear side of chip: V_{SS} level.

Figure 4 Dimensions of ML610406 Chip



Pad Coordinates of ML610404/ML610405/M610406 Chip

Table 1 Pad Coordinates of ML610404/ML610405/ML610406

PAD	Pad	ML610	404/5/6	PAD	
No.	Name	X (µm)	Y (µm)	No.	
1	P50	-773	-944	44	,
2	P40	-693	-944	45	,
3	P41	-613	-944	46	,
4	P42	-533	-944	47	,
5	P43	-453	-944		
6	P44	-373	-944	48	SE
7	P45	-293	-944		
8	P46	-213	-944	49	SE
9	P47	-133	-944		
10	V_{DD}	-53	-944	50	SE
11	V_{SS}	27	-944		
12	V_{DDL}	107	-944	51	SE
13	XT0	187	-944		Р
14	XT1	347	-944	52	SI
15	RESET_N	427	-944	<u> </u>	Р
16	TEST0	507	-944	53	SI
17	V _{L1}	587	-944	↓	Р
18	V_{L2}	667	-944	54	SI
19	V _{L3}	747	-944	┤ 	P
20	C1	944	-810	55	SI
21	C2	944	-730	56	
22	COM0	944	-650	57	
23	COM1	944	-570	58	
24	COM2/SEG0	944	-490	59	
25	COM3/SEG1	944	-410	60	
26	COM4/SEG2	944	-330	61	
27	SEG3	944	-250	62	
28	SEG4	944	-170	63	
29	SEG5	944	-90	64	
30	SEG6	944	-10	65	
31	SEG7	944	70	66	
32	SEG8	944	150	67	
33	SEG9	944	230	68	
34	SEG10	944	310	69	
35	SEG11	944	390	70	
36	SEG12	944	470	71	
37	SEG13	944	550	72	
38	SEG14	944	630	73	
39	SEG15	944	710	74	
40	SEG16	770	944	75	
41	SEG17	690	944	76	
42	SEG18	610	944	77	
43	SEG19	530	944	78	

	111111111111111111111111111111111111111		Center: X=0,Y=0
PAD	Pad	ML610	404/5/6
No.	Name	X (µm)	Y (µm)
44	SEG20	450	944
45	SEG21	370	944
46	SEG22	290	944
47	SEG23	210	944
	P67 (*1)		
48	SEG24 (*2)(*3)	115	944
	P66 ^(*1)		
49	SEG25 (*2)(*3)	35	944
	P65 ^(*1)		
50	SEG26 (*2)(*3)	-45	944
	P64 ^(*1)		
51	SEG27 (*2)(*3)	-125	944
	P63 (*1)(*2)	20.	0.44
52	SEG28 (*3)	-205	944
F2	P62 (*1)(*2)	-905	044
53	SEG29 (*3) P61 (*1)(*2)	-285	944
54	SEG30 (*3)	-365	944
34	P60 (*1)(*2)	303	344
55	SEG31 ^(*3)	-445	944
56	V _{SS}	-525	944
57	P20	-605	944
58	P21	-685	944
59	P22	-765	944
60	P24	-944	717
61	P00	-944	617
62	P01	-944	537
63	P02	-944	457
64	P03	-944	377
65	P04	-944	297
66	P30	-944	217
67	P31	-944	137
68	P34	-944	57
69	P32	-944	-23
70	P33	-944	-103
71	P35	-944	-183
72	P57	-944	-263
73	P56	-944	-343
74	P55	-944	-423
75	P54	-944	-503
76	P53	-944	-583
77	P53	-944	-663
78		-944	-743
10	P51	344	145

 $^{^{(*1)}}$ Pad for ML610404 . $^{(*2)}$ Pad for ML610405. $^{(*3)}$ Pad for ML610406



List of Pins

PIN	PAD		ı	Primary function	Se	condary fun	ction (or Tertiary function
No.	No.	Pin name	I/O	Function	Secondary/ Tertiary	Pin name	I/O	Function
11,57	11,56	Vss	_	Negative power supply pin			_	_
10	10	V_{DD}	_	Positive power supply pin			_	_
12	12	V_{DDL}	—	Power supply pin for internal logic (internally generated)	_	_	—	_
18	17	V_{L1}	_	Power supply pin for LCD bias (internally generated or connected to positive power supply pin) ^(*1)	_	_	_	_
19	18	V_{L2}	_	Power supply pin for LCD bias (internally generated or connected to positive power supply pin) ^(*1)	_	_	_	_
20	19	V_{L3}		Power supply pin for LCD bias (internally generated or connected to positive power supply pin) ^(*1)	_	_	—	_
21	20	C1	_	Capacitor connection pin for LCD bias generation	_	_	_	_
22	21	C2	_	Capacitor connection pin for LCD bias generation	_	_	_	_
17	16	TEST0	I/O	Test input pin	_	_	_	_
16	15	RESET_N	-	Reset input pin				_
14	13	XT0	ı	Low-speed clock oscillation pin			_	_
15	14	XT1	0	Low-speed clock oscillation pin			_	<u> </u>
62	61	P00/EXI0/ CAP0	I	Input port, External interrupt, Capture 0 input			_	_
63	62	P01/EXI1/ CAP1	I	Input port, External interrupt, Capture 1 input	-	-	_	_
64	63	P02/EXI2/ RXD0	I	Input port, External interrupt, UART0 received data	-	-	_	_
65	64	P03/EXI3	I	Input port, External interrupt				_
66	65	P04/EXI4/ T02P0CK	1	Input port, Timer 0/Timer 2/PWM0 external clock input External interrupt	_	_	_	_
58	57	P20/LED0	0	Output port	Secondary	LSCLK	0	Low-speed clock output
59	58	P21/LED1	0	Output port	Secondary	OUTCLK	0	High-speed clock output
60	59	P22/LED2	0	Output port	Secondary	MD0	0	Melody 0 output
61	60	P24/LED4	0	Output port	Secondary	PWM0	0	PWM0 output
67	66	P30	I/O	Input/output port	Secondary	IN0	I	RC type ADC0 oscillation input pin
68	67	P31	I/O	Input/output port	Secondary	CS0	0	RC type ADC0 reference capacitor connection pin
69	68	P34	I/O	Input/output port	Secondary	RCT0	0	RC type ADC0 resistor/capacitor sensor connection pin
70	69	P32	I/O	Input/output port	Secondary	RS0	0	RC type ADC0 reference resistor connection pin
71	70	P33	I/O	Input/output port	Secondary	RT0	0	RC type ADC0 measurement resistor sensor connection pin
72	71	P35	I/O	Input/output port	Secondary	RCM	0	RC type ADC oscillation monitor



PIN	PAD		ſ	Primary function	S	econdary fu	ınctioı	n or Tertiary function	
No.	No.	Pin name	I/O	Function	Secondary /Tertiary	Pin name	I/O	Function	
	_	D40	1/0	In a cold a cold and a cold	Secondary		_	_	
2	2	P40	I/O	Input/output port	Tertiary	SIN0	-	SSIO0 data input	
					Secondary	_	_	_	
3	3	P41	I/O	Input/output port	Tertiary	SCK0	I/O	SSIO0 synchronous clock input/output	
4	4	P42	I/O	Input/output port	Secondary	RXD0		UART data input	
-	4	F42	1/0	inputoutput port	Tertiary	SOUT0	0	SSIO0 data output	
5	5	P43	1/0	Input/output port	Secondary	TXD0	0	UART data output	
J	3	1	1/0	inputoutput port	Tertiary	PWM0	0	PWM0 output	
6	6	P44/ T02P0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external	Secondary	IN1	I	RC type ADC1 oscillation input pin	
		1021 0011		clock input	Tertiary	SIN0		SSIO0 data input	
7	7	P45/T13CK	I/O	Input/output port, Timer 1/Timer 3 external clock	Secondary	CS1	0	RC type ADC1 reference capacitor connection pin	
	•	1 10/110010		input	Tertiary	SCK0	I/O	SSIO0 synchronous clock input/output	
8	8 8 P46	P46	P46 I/O	I/O Input/output port		Secondary	RS1	0	RC type ADC1 reference resistor connection pin
					Tertiary	SOUT0	0	SSIO0 data output	
9	9	P47	I/O	Input/output port	Secondary	RT1	0	RC type ADC1 measurement resistor sensor connection pin	
1	1	P50/EXI8	I/O	Input/output port,	Secondary	MD0	0	Melody 0 output	
'	'	P30/EXIO	1/0	External interrupt	Tertiary	SIN1		SSIO1 data input	
				Input/output port,	Secondary		_	_	
79	78	P51/EXI8	I/O	External interrupt	Tertiary	SCK1	I/O	SSIO1 synchronous clock input/output	
78	77	P52/EXI8	I/O	Input/output port,	Secondary				
70	, ,	1 32/LXIO	1/0	External interrupt	Tertiary	SOUT1	0	SSIO1 data output	
77	76	P53/EXI8	I/O	Input/output port, External interrupt	_	_	_	_	
76	75	P54/EXI8	I/O	Input/output port,	Secondary	_	_	_	
	/3	1 34/ L/10		External interrupt	Tertiary	SIN1		SSIO1 data input	
				Input/output port,	Secondary		_	_	
75	74	P55/EXI8	I/O	External interrupt	Tertiary	SCK1	I/O	SSIO1 synchronous clock input/output	
74	73	P56/EXI8	I/O	Input/output port,	Secondary		_		
/4	13	F.30/EVI0	1/0	External interrupt	Tertiary	SOUT1	0	SSIO1 data output	
73	72	P57/EXI8	I/O	Input/output port, External interrupt	_	_	_	_	



PIN	PAD	Primary function				Secondary function or Tertiary function			
No.	No.	Pin name	I/O	Function	Secondary/ Tertiary	Pin name	I/O	Function	
23	22	COM0	0	LCD common pin			_	_	
24	23	COM1	0	LCD common pin	_		<u> </u>	_	
25	24	COM2/ SEG0	0	LCD common/segment pin	_	_	_	_	
26	25	COM3/ SEG1	0	LCD common/segment pin	_	_	_	_	
27	26	COM4/ SEG2	0	LCD common/segment pin	_		_		
28	27	SEG3	0	LCD segment pin	_		_		
29	28	SEG4	0	LCD segment pin	_		_		
30	29	SEG5	0	LCD segment pin	_		_		
31	30	SEG6	0	LCD segment pin	_	_	_	_	
32	31	SEG7	0	LCD segment pin	_	_	_	_	
33	32	SEG8	0	LCD segment pin	_	_	_	_	
34	33	SEG9	0	LCD segment pin	_		_	_	
35	34	SEG10	0	LCD segment pin	_		_	_	
36	35	SEG11	0	LCD segment pin	_		_	_	
37	36	SEG12	0	LCD segment pin	_		_	_	
38	37	SEG13	0	LCD segment pin	_			_	
39	38	SEG14	0	LCD segment pin	_		_		
40	39	SEG15	0	LCD segment pin	_	1	<u> </u>		
41	40	SEG16	0	LCD segment pin	_		<u> </u>	_	
42	41	SEG17	0	LCD segment pin	_		T_	_	
43	42	SEG18	0	LCD segment pin	_		<u> </u>		
44	43	SEG19	Ō	LCD segment pin	_		†	_	
45	44	SEG20	0	LCD segment pin	_		T_	_	
46	45	SEG21	0	LCD segment pin	_		—	_	
47	46	SEG22	0	LCD segment pin	_		+	_	
48	47	SEG23	0	LCD segment pin	_		+		
		P67 ^(*2)	Ö	Output port	_		<u> </u>	_	
49	48	SEG24 ^(*3)	0	LCD segment pin	 		_		
		P66 ^(*2)	Ō	Output port	_		_	_	
50	49	SEG25 ^(*3)	0	LCD segment pin			_		
		P65 ^(*2)	Ō	Output port	_		<u> </u>	_	
51	50	SEG26 ^(*3)	0	LCD segment pin					
		P64 ^(*2)	0	Output port	_		+=	<u> </u>	
52	51	SEG27 ^(*3)	0	LCD segment pin			Η_		
		P63 ^(*4)	0	Output port	-		+		
53	52	SEG28 ^(*5)	0	LCD segment pin	 		Η_		
-		P62 ^(*4)	0	Output port	_		Η_		
54	53	SEG29 ^{*5)}	0	LCD segment pin			+=	<u> </u>	
-		P61 ^(*4)	0	Output port	 		+-	_	
55	54	SEG30 ^(*5)	0	LCD segment pin	+ -		+-	_	
-		P60 ^(*4)	0	Output port			+-	<u> </u>	
56	55	SEG31 ^(*5)	0		+		\vdash	<u> </u>	
		SEG31` ′	U	LCD segment pin	_	_	_		

 $^(*^1)$ Internally generated, or connect to either positive power supply pin (V_{DD}) or power supply pin for internal logic (V_{DDL}) . For details, see user's manual.

(*2) Pin for ML610404

(*3) Pin for ML610405/ML610406

(*4) Pin for ML610404/ML610405

^(*5) Pin for ML610406



PIN DESCRIPTION

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
System				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	_	Negative
XT0	I	Crystal connection pin for low-speed clock.	_	
XT1	0	A 32.768 kHz crystal resonator is connected to this pin. Capacitors C_{DL} and C_{GL} are connected across this pin and V_{SS} . (see measuring circuit 1).	_	
LSCLK	0	Low-speed clock output. Assigned to the secondary function of the P20 pin.	Secondary	
OUTCLK	0	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	
General-purpo	ose in	put port		
P00 to P04	I	General-purpose input port.	Primary	Positive
General-purpo	ose ou	utput port		
P20 to P22, P24	0	General-purpose output port. This cannot be used as the general output port when used as the secondary function.	Primary	Positive
General-purpo	ose in	put/output port		
P30 to P35	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary function.	Primary	Positive
P40 to P47	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary or tertiary function.	Primary	Positive
P50 to P57	I/O	General-purpose input/output port. This cannot be used as the general input/output port when used as the secondary function.	Primary	Positive
P60 to P63	0	General-purpose output port. Incorporated only into ML610404/ML610405, and not into ML610406.	Primary	Positive
P64 to P67	0	General-purpose output port. Incorporated only into ML610404, and not into ML610405/ ML610406.	Primary	Positive



Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
UART				
TXD0	0	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/ Secondary	Positive
Synchronous	serial	(SSIO)		
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	_
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	0	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
SCK1	I/O	Synchronous serial clock input/output pin. Assigned to the tertiary function of the P51 pin and P55 pin.	Tertiary	_
SIN1	I	Synchronous serial data input pin. Assigned to the tertiary function of the P50 pin and P54 pin.	Tertiary	Positive
SOUT1	0	Synchronous serial data output pin. Assigned to the tertiary function of the P52 pin and P56 pin.	Tertiary	Positive
PWM				
PWM0	0	PWM0 output pin. This pin is used as the secondary function of the P24 and tertiary function of the P43 pin.	Secondary Tertiary	Positive
T02P0CK	0	PWM0 external clock input pin. This pin is used as the primary function of the P04 pin and P44 pin.	Primary	
External inter	rupt			
EXI0-4	Ī	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00 to P04 pins.	Primary	Positive/ negative
EXI8	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. Assigned to the primary function of the P50 to P57 pins.	Primary	Positive/ negative
Capture				
CAP0	I	Capture trigger input pins. The value of the time base counter is captured in the register synchronously with the interrupt edge selected by software.	Primary	Positive/ negative
CAP1	I	These pins are used as the primary functions of the P00 pin(CAP0) and P01 pin(CAP1).	Primary	Positive/ negative
Timer				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. This pin is used as the primary function of the P04 pin and P44 pin.	Primary	
T13CK	I	External clock input pin used for both Timer 1 and Timer 3. This pin is used as the primary function of the P45 pin.	Primary	_
Melody				
MD0	0	Melody/buzzer signal output pin. This pin is used as the secondary function of the P22 and P50 pins.	Secondary	Positive/ negative
LED drive				
LED0 to LED2, LED4	0	N-channel open drain output pins to drive LED. This pin is used as the primary function of the P20 to P22 and P24 pins.	Primary	Positive/ negative
·	•			



			Primary/	
Pin name	I/O	Description	Secondary/	Logic
1 III Hame	"	Description	Tertiary	Logic
RC oscillation	tvpe	A/D converter	rordary	
INO	l	Channel 0 oscillation input pin. This pin is used as the secondary function	Secondary	
		of the P30 pin.	Cocondary	_
CS0	0	Channel 0 reference capacitor connection pin. This pin is used as the	Secondary	
		secondary function of the P31 pin.		_
RS0	0	This pin is used as the secondary function of the P32 pin which is the	Secondary	
		reference resistor connection pin of Channel 0.	,	_
RCT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement.	Secondary	
		This pin is used as the secondary function of the P34 pin.		
RT0	0	Resistor sensor connection pin of Channel 0 for measurement. This pin is	Secondary	_
		used as the secondary function of the P33 pin.		
RCM	0	RC oscillation monitor pin. This pin is used as the secondary function of	Secondary	_
		the P35 pin.		
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary	Secondary	_
004		function of the P44 pin.	0	
CS1	0	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	_
RS1	0	Reference resistor connection pin of Channel 1. This pin is used as the	Socondon	
KOI	0	secondary function of the P46 pin.	Secondary	_
RT1	0	Resistor sensor connection pin for measurement of Channel 1. This pin is	Secondary	
IXII		used as the secondary function of the P47 pin.	Occordary	_
LCD drive sig	ınal	account to the control of the contro	1	
COM0 to	0	Common output pins. COM2, COM3, and COM4 can be switched to		
COM4		SEG0, SEG1, and SEG2, respectively, through the register setting. To		
		change the setting, switch between COM4 and SEG2 for one pin and		
		switch between COM3, COM4 and SEG1, SEG2 for two pins.		
SEG0 to	0	Segment output pin. The SEG0, SEG1, and SEG2 pins are for switching	_	_
SEG23		the register setting with the COM2, COM3, and COM4.		
SEG24 to	0	Segment output pin. Incorporated into ML610405/ML610406, not into	_	_
SEG27		ML610404.		
SEG28 to	0	Segment output pin. Incorporated into ML610406, not into	_	_
SEG31		ML610404/ML610405.		
LCD driver po	ower s	upply		
V _{L1}	_	Power supply pin for LCD bias (internally generated) or power supply	_	_
V _{L2}		connection pin. Depending on LCD Bias setting and V_{DD} voltage level, V_{DD}	_	_
V _{L3}	<u> </u>	or V _{DDL} or capacitor is connected.	_	_
C1	 	Power supply pins for LCD bias (internally generated). Capacitor C ₁₂ (see	<u> </u>	_
C2		measuring circuit 1) is connected between C1 and C2.		_
For testing	<u> </u>	<u> </u>	1	
TEST0	I/O	Pin for testing. A pull-down resistor is internally connected.		Positive
Power supply			1	. Ooluvo
V _{SS}		Negative power supply pin.		
		Positive power supply pin.		
V _{DD}	 -	Positive power supply pin: Positive power supply pin (internally generated) for internal logic.	_	
V_{DDL}	-	Capacitor C _L (see measuring circuit 1) is connected between this pin and		_
		V _{SS} .		
	l .	v 20·	l	



TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins.

Table 3 Termination of Unused Pins

Pin	Recommended pin handling
VL1	Open
VL2	Open
VL3	Open
C1, C2	Open
RESET_N	Open
TEST0	Open
P00 to P04	VDD or VSS
P20 to P22, P24	Open
P30 to P35	Open
P40 to P47	Open
P50 to P57	Open
P60 to P67	Open
COM0 to COM4	Open
SEG0 to SEG31	Open

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

			(00 ,
Symbol	Condition	Rating	Unit
V_{DD}	Ta = 25°C	-0.3 to +4.6	V
V_{DDL}	Ta = 25°C	-0.3 to +3.6	V
V _{L1}	Ta = 25°C	-0.3 to +2.0	V
V _{L2}	Ta = 25°C	-0.3 to +4.0	V
V _{L3}	Ta = 25°C	-0.3 to +6.0	V
V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
V _{OUT}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
I _{OUT1}	Port 3 to 6, Ta = 25°C	-12 to +11	mA
I _{OUT2}	Port 2, Ta = 25°C	-12 to +20	mA
PD	Ta = 25°C	0.9	W
T _{STG}		−55 to +150	°C
	V _{DD} V _{DDL} V _{L1} V _{L2} V _{L3} V _{IN} V _{OUT} I _{OUT1} I _{OUT2} PD	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V)$

				, 65 ,	
Parameter	Symbol	Condition	Range	Unit	
Operating temperature	_	without P version	-20 to +70	°C	
Operating temperature	T _{OP}	P version	-40 to +85		
Operating voltage	V	f _{OP} = 30k to 625kHz	1.25 to 3.6	V	
Operating voltage	V_{DD}	f _{OP} = 30k to 2.5MHz	1.8 to 3.6	V	
Operating frequency (CDLI)		V _{DD} = 1.25 to 3.6V	30k to 625k	Hz	
Operating frequency (CPU)	f _{OP}	V _{DD} = 1.8 to 3.6V	30k to 2.5M		
V _{DD} pin external capacitance	C _V	_	1.0±30% to 2.2±30%* ¹	μF	
V _{DDL} pin external capacitance	CL	_	0.47±30% to 2.2±30%* ²	μF	
V _{L1, 2, or 3} pin external capacitance	C _{a, b, c}	_	0.1±30%	μF	
Pin-to-pin (C1 to C2) external capacitance	C ₁₂	_	0.47±30%	μF	

CLOCK GENERATION CIRCUIT OPERATING CONDITIONS

 $(V_{SS} = 0V)$

Parameter	Symbol	Condition		Rating		Unit	
r drameter	Cymbol	Condition	Min.	Typ.	Max.		
Low-speed crystal oscillation frequency	f _{XTL}	_	_	32.768k	_	Hz	
Recommended equivalent series resistance value of low-speed crystal oscillation	R_L	_	_	_	40k	Ω	
	C _{DL} /C _{GL}	C _L =6pF of crystal oscillation		12	_		
Low-speed crystal oscillation external capacitor		C _L =9pF of crystal oscillation		18	_	pF	
		C _L =12pF of crystal oscillation	_	24	_		

^{*1:} Please select as C_V is larger than C_L or same as C_L.

*2: When the load of VDD is small and the power rise time is too short, it may happen that the power-on reset is not generated. In this case please select C_L with larger capacitance




DC CHARACTERISTICS (1/5)

(V_{DD}=1.25 to 3.6V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol		ndition		Rating	·	Unit	Measuring
- Farameter	Symbol	C	manion	Min.	Тур.	Max.	Offic	circuit
		V _{DD} = 1.25	Ta = 25°C	Typ. -10%	500	Typ. +10%	kHz	
500kHz/2MHz RC oscillation frequency	f _{RC}	to 3.6V	*3	Typ. -25%	500	Typ. +25%	KI IZ	
		V _{DD} = 1.80 to 3.6V	Ta = 25°C	Typ. -10%	2.0	Typ. +10%	MHz	
			*3	Typ. -25%	2.0	Typ. +25%	1411 12	
Low-speed crystal oscillation start time*2	T _{XTL}	_		_	0.6	2	s	1
500kHz/2MHz RC oscillation start time	T _{RC}		_	_		3	μS	
Low-speed oscillation stop detect time ^{*1}	T _{STOP}		_	12	16.4	41	ms	
Reset pulse width	P _{RST}		_	200				
Reset noise elimination pulse width	P _{NRST}		_	_	_	0.3	μS	
Power-on reset generated power rise time	T _{POR}		_	_	_	10	ms	

^{*1:} When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

^{*3 :} Recommended operating temperature (Ta=-20 to 70°C, Ta=-40 to 85°C for P version)



Reset pulse width (PRST)



Power-on reset activation power rise time (T_{POR})

^{*2: 32.768}KHz Crystal resonator DT-26 (Load Capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used (C_{GL}=C_{DL}=6pF)



DC CHARACTERISTICS (2/5)

 $(V_{DD}=1.2\dot{5}\ to\ 3.6V,\ V_{SS}=0V,\ Ta=-20\ to\ +70^{\circ}C,\ Ta=-40\ to\ +85^{\circ}C\ for\ P\ version,\ unless\ otherwise\ specified)$

Parameter	Symbol	Condition		Rating		Unit	Measuring
	Syllibol	Condition	Min.	Тур.	Max.	Offic	circuit
V _{DDL} voltage	V_{DDL}	f_{OP} = 30k to 625kHz	1.1	1.2	1.3	V	
	V DDL	f_{OP} = 30k to 2.5MHz	1.35	1.5	1.65	V	
V _{DDL} temperature deviation * ¹	ΔV_{DDL}	V _{DD} = 3.0V	_	-1		mV/°C	1
V _{DDL} voltage dependency * ¹	ΔV_{DDL}	Ι	_	5	20	mV/V	

^{*1.} The maximum V_{DDL} voltage becomes the V_{DD} voltage level when the V_{DDL} voltage determined by the temperature and voltage deviations mathematically exceeds the V_{DD} voltage.



DC CHARACTERISTICS (3/5)

(V_{DD}=3.0V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

	0	(V _{DD} =3.0V, V _{SS} =0V, Ta=-20 t0 +70 C	, 14 10 10 10	0 101 1	Rating			Measuring
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	circuit
Supply current 1 IDD1		CPU: In STOP state. Low-speed/high-speed oscillation:	Ta= 25°C	_	0.4	0.8	μΑ	
	1001	stopped.	*5	_		6.5	μυν	
Supply current 2 IDD2	CPU: In HALT state (LTBC and WDT are Operating.).* ³ * ⁴ High-speed 500kHz/2MHz	Ta= 25°C	_	0.9	1.8	μΑ	1	
	.552	oscillation: Stopped. LCD and BIAS circuits: Operating. * ⁶	_* 5	_	_	7.5		
	IDD3	CPU: In 32.768kHz operating state.*1*3 IDD3 High-speed 500kHz/2MHz		_	4.0	7.5	μΑ	
Supply current 3	טטטו	oscillation: Stopped. LCD and BIAS circuits: Operating. *2	*5	_	_	11.0	μΑ	
Supply current	IDD4-1	CPU: In 500kHz RC operating state.	Ta= 25°C	_	60	80	μΑ	
4-1	1004-1	LCD/BIAS circuits: Operating. *2	* 5	—	—	90	μΑ	
Supply current 4-2	IDD4-2	CPU: In 2MHz RC operating state.	Ta= 25°C	_	240	300	μΑ	1
		LCD/BIAS circuits: Operating. *2	_* 5	_	_	320	r.	

^{*1:} When the CPU operating rate is 100% (No HALT state).

^{*2:} All SEGs: off waveform, No LCD panel load, 1/3 bias, 1/3 duty, Frame frequency: Approx. 64 Hz, Bias voltage multiplying clock: 1/128 LSCLK (256Hz) *3 : 32.768KHz Crystal resonator DT-26 (Load capacitance 6pF) (made by KDS:DAISHINKU CORP.) is used ($C_{GL}=C_{DL}=6pF$).

^{*4:} Significant bits of BLKCON0 to BLKCON4 registers are all "1" except DLCD bit on BLKCON4.

^{*5 :} Recommended operating temperature (Ta=-20 to 70°C, Ta=-40 to 85°C for P version)

^{*6:} LCD stop mode, 1/3 bias, Bias voltage multiplying clock: 1/128 LSCLK (256Hz)



DC CHARACTERISTICS (4/5)

(V_{DD}=1.25 to 3.6V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

		5 to 3.6V, V _{SS} =0V, Ta=-20 to +70°C, Ta=-	-40 10 +83	Rating	version, u		Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit	
Output voltage 1 (P20 to P22,P24	VOH1	IOH1 = -0.5mA, V _{DD} = 1.8 to 3.6V	V _{DD} -0.5	_				
(N-channel open drain output	VONT	IOH1 = -0.03mA, V _{DD} = 1.25 to 3.6V	V _{DD} -0.3	_	_			
mode is not selected))		IOL1 = $+0.5$ mA, V_{DD} = 1.8 to 3.6 V	_		0.5			
(P30 to P35) (P40 to P47) (P50 to P57) (P60 to P63) *2 (P60 to P67) *1	VOL1	IOL1 = +0.1mA, V _{DD} = 1.25 to 3.6V	_		0.3			
Output voltage 2 (P20 to P22,P24 (N-channel open drain output mode is not selected))	VOL2	IOL2 = +5mA, V_{DD} = 1.8 to 3.6V	_	_	0.5	V	2	
	VOH3	IOH3 = -0.05mA, VL1=1.2V	V _{L3} -0.2	_	_			
Output voltage 3 (COM0 to 4) (SEG0 to 23)*1 (SEG0 to 27)*2 (SEG0 to 31)*3	VOML3	IOML3 = +0.05mA, VL1=1.2V	—	—	V _{L2} +0.2			
	VOML3S	IOML3S = -0.05mA, VL1=1.2V	V _{L2} -0.2	_	_			
(SEG0 to 31)*3	VOLM3	IOLM3 = +0.05mA, VL1=1.2V	_	_	V _{L1} +0.2			
	VOLM3S	IOLM3S = -0.05mA, VL1=1.2V	V _{L1} -0.2	_	_			
	VOL3	IOL3 = +0.05mA, VL1=1.2V	_		0.2			
Output leakage (P20 to P22,P24) (P30 to P35)	ЮОН	VOH = V _{DD} (in high-impedance state)	_	_	1			
(P40 to P47) (P50 to P57) (P60 to P63) ^{*2} (P60 to P67) ^{*1}	IOOL	VOL = V _{SS} (in high-impedance state)	-1	_		μΑ	3	
Input current 1	IIH1	VIH1 = V _{DD}	_		1			
(RESET_N)	IIL1	VIL1 = V _{SS}	-600	-300	-2			
Input current 2	IIH2	$VIH2 = V_{DD}$	2	300	600			
(TEST0)	IIL2	$VIL2 = V_{ss}$ $VIH3 = V_{DD}, V_{DD} = 1.8 \text{ to } 3.6V$	-1					
	IIH3	(when pulled-down)	2	30	200			
Input current 3		VIH3 = V_{DD} , V_{DD} = 1.25 to 3.6V (when pulled-down)	0.01	30	200	μА	4	
(P00 to P04) (P30 to P35)	IIL3	VIL3 = V_{ss} , V_{DD} = 1.8 to 3.6V (when pulled-up)	-200	-30	-2			
(P40 to P47) (P50 to P57)	IILO	VIL3 = $V_{ss,}V_{DD}$ = 1.25 to 3.6V (when pulled-up)	-200	-200 -30 -0.01				
	IIH3Z	VIH3 = V _{DD} (in high-impedance state)	_		1			
	IIL3Z	VIL3 = V_{SS} (in high-impedance state)	-1	_	_			

^{*1:} Characteristics for ML610404 *2: Characteristics for ML610405 *3: Characteristics for ML610406




DC CHARACTERISTICS (5/5)

(V_{DD}=1.25 to 3.6V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)


Devementer	Cumphal	Condition	Rating			l lmi4	Measuring	
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	circuit	
Input voltage 1 (RESET_N) (TEST0) (P00 to P04) (P30 to P35) (P40 to P47)	VIH1		0.7 ×V _{DD}	_	V_{DD}	.,	-	
	VIL1	V _{DD} = 1.8 to 3.6V	0	_	0.3 ×V _{DD}	V	5	
(P50 to P57)		V _{DD} = 1.25 to 3.6V	0	_	0.2 $\times V_{DD}$			
Input pin capacitance (P00 to P04) (P30 to P35) (P40 to P47) (P50 to P57)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	_	_	5	pF	_	



MEASURING CIRCUITS




MEASURING CIRCUIT 2



(Note 1) Input logic circuit to determine the specified measuring conditions. (Note 2) Repeats for the specified output pin




MEASURING CIRCUIT 3




(Note 1) Input logic circuit to determine the specified measuring conditions. (Note 2) Repeats for the specified output pin

MEASURING CIRCUIT 4



(Note 3) Repeats for the specified input pin

MEASURING CIRCUIT 5




(Note 1) Input logic circuit to determine the specified measuring conditions.



AC CHARACTERISTICS (External Interrupt)

(V_{DD}=1.25 to 3.6V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Cumbal	Condition	Rating			Unit
Farameter	Symbol	Condition	Min.	Тур.	Max.	Offic
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8	_	106.8	μ\$




AC CHARACTERISTICS (UART)

(V_{DD}=1.25 to 3.6V, V_{SS}=0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition		Unit			
r al allietei	Symbol		Min.	Тур.	Max.	Offic	
Transmit baud rate	t _{TBRT}	_	_	BRT*1	_	s	
Receive baud rate	t _{RBRT}	_	BRT* ¹ -3%	BRT*1	BRT* ¹ +3%	s	

^{*1:} Baud rate period (including the error of the clock frequency selected) set with the UART baud rate register (UA0BRTL,H) and the UART mode register 0 (UA0MOD0).



^{*:} Indicates the secondary function of the port.




AC CHARACTERISTICS (Synchronous Serial Port)

 $(V_{DD}=1.25 \text{ to } 3.6V, V_{SS}=0V, Ta=-20 \text{ to } +70^{\circ}C, Ta=-40 \text{ to } +85^{\circ}C \text{ for P version, unless otherwise specified})$

(100 1.20 to 0.01,	755 00, 14	=-20 t0 +70 C, Ta=-40 t0 +65 C 101 F	version, u		Wide oper	Jilica)
Parameter	Symbol	Condition		Rating		Unit
	- ,		Min.	Тур.	Max.	
SCLK input cycle		In the 500kHz oscillation mode*2	10	_	_	μS
(slave mode)	t _{SCYC}	In the 2MHz oscillation mode*3	4			_
(Slave Illoue)		V _{DD} =1.8 to 3.6V	1	_	_	μS
SCLK output cycle				SCLK*1		
(master mode)	t _{SCYC}	_	_	SCLK	_	S
CCL K input pulse width		In the 500kHz oscillation mode*2	4	_	_	μS
SCLK input pulse width	tsw	In the 2MHz oscillation mode*3	0.4			
(slave mode)		V _{DD} =1.8 to 3.6V	0.4	_	_	μS
SCLK output pulse width	4		SCLK*1	SCLK*1	SCLK*1	
(master mode)	t _{SW}	_		×0.5	×0.6	S
		In the 500kHz oscillation mode*2			500	
SOUT output delay time	t _{SD}	Output load 10pF	_		500	no
(slave mode)	usd	In the 2MHz oscillation mode*3			240	ns
		Output load 10pF	_	_	240	
		In the 500kHz oscillation mode*2			500	
SOUT output delay time		Output load 10pF	_	_		20
(master mode)	t _{SD}	In the 2MHz oscillation mode*3			0.40	ns
		Output load 10pF, V _{DD} =1.8 to 3.6V	_		240	
SIN input						
setup time	t _{SS}	_	80	_	_	ns
(slave mode)						
SIN input		In the 500kHz oscillation mode*2	500	_	_	
setup time	t _{SS}	In the 2MHz oscillation mode*3				ns
(master mode)		V _{DD} =1.8 to 3.6V	240	_	_	
CIN input		In the 500kHz oscillation mode*2	300		_	
SIN input hold time	t _{SH}	In the 2MHz oscillation mode*3	00			ns
		V _{DD} =1.8 to 3.6V	80	_	_	

^{*1:} Clock cycle selected with SnCK2-0 of the serial port n mode register (SIOnMOD1) (n= 0, 1)

 $^{^{\}star 3}$: When 2MHz oscillation is selected with OSCM2 of the frequency control register 0 (FCON0)



^{*:} Indicates the tertiary function of the port (n= 0,1)

^{*2:} When 500kHz oscillation is selected with OSCM2 of the frequency control register 0 (FCON0)



AC CHARACTERISTICS (RC Oscillation A/D Converter)


Condition for V_{DD}=1.8 to 3.6V

 $\overline{(V_{DD}=1.8 \text{ to } 3.6 \text{V}, V_{SS}=0 \text{V}, \text{ Ta}=-20 \text{ to } +70^{\circ}\text{C}, \text{ Ta}=-40 \text{ to } +85^{\circ}\text{C} \text{ for P version, unless otherwise specified})}$

Parameter	Symbol	Condition		Rating		Unit
Farameter	Symbol	Condition	Min.	Тур.	Max.	Offic
Oscillation resistor	RS0,RS1,RT0, RT0-1,RT1	CS0, CT0, CS1≥740pF	1	_	_	kΩ
Oscillation fraguancy	f _{OSC1}	Resistor for oscillation=1kΩ	457.3	525.2	575.1	kHz
Oscillation frequency VDD = 3.0V	f _{OSC2}	Resistor for oscillation= $10k\Omega$	53.48	58.18	62.43	kHz
V DD = 3:0 V	f _{OSC3}	Resistor for oscillation=100kΩ	5.43	5.89	6.32	kHz
RS to RT oscillation	Kf1	RT0, RT0-1, RT1=1k Ω	7.972	9.028	9.782	
frequency ratio *1	Kf2	RT0, RT0-1, RT1=10kΩ	0.981	1	1.019	_
$V_{DD} = 3.0V$	Kf3	RT0, RT0-1, RT1=100kΩ	0.099	0.101	0.104	_

^{*1:} Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.

$$\mathsf{Kfx} = \frac{f_{\mathsf{OSCX}}(\mathsf{RT0\text{-}CS0\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS0\text{-}CS0\ oscillation})} + \frac{f_{\mathsf{OSCX}}(\mathsf{RT0\text{-}1\text{-}CS0\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS0\text{-}CS0\ oscillation})} + \frac{f_{\mathsf{OSCX}}(\mathsf{RT1\text{-}CS1\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})} + \frac{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})}$$






Condition for V_{DD}=1.25 to 3.6V

(V _{DD} =1.25 to 3	3.6V, V _{SS} =0V, Ta=	<u>-20 to +70°C, Ta=-40 to +85°C for</u>	P version, unless otherwise s	pecified)
	0	•	Rating	

Parameter	Symbol	Condition	Rating			Unit
	Symbol	Condition	Min.	Тур.	Max.	Offic
Oscillation resistor	RS0,RS1,RT0, RT0-1,RT1	CS0, CT0, CS1≥740pF	1	_	_	kΩ
Oscillation frequency V _{DD} = 1.5V	f _{OSC1}	Resistor for oscillation=6kΩ	81.93	93.16	101.2	kHz
	f _{OSC2}	Resistor for oscillation=15k Ω	35.32	38.75	41.48	kHz
	f _{OSC3}	Resistor for oscillation=105kΩ	5.22	5.65	6.03	kHz
RS to RT oscillation frequency ratio *1 V _{DD} = 1.5V	Kf1	RT0, RT0-1, RT1=1kΩ	2.139	2.381	2.632	
	Kf2	RT0, RT0-1, RT1=10kΩ	0.973	1	1.028	
	Kf3	RT0, RT0-1, RT1=100kΩ	0.142	0.147	0.152	
Oscillation frequency V _{DD} = 3.0V	f _{OSC1}	Resistor for oscillation=6kΩ	85.28	94.58	103.3	kHz
	f _{OSC2}	Resistor for oscillation=15kΩ	35.72	38.87	41.78	kHz
	f _{OSC3}	Resistor for oscillation=105kΩ	5.189	5.622	6.012	kHz
RS to RT oscillation frequency ratio *1	Kf1	RT0, RT0-1, RT1=1kΩ	2.227	2.432	2.626	
	Kf2	RT0, RT0-1, RT1=10k Ω	0.982	1	1.018	
V _{DD} = 3.0V	Kf3	RT0, RT0-1, RT1=100kΩ	0.141	0.145	0.149	_

^{*1:} Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.

$$\mathsf{Kfx} = \frac{f_{\mathsf{OSCX}}(\mathsf{RT0\text{-}CS0\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS0\text{-}CS0\ oscillation})} \\ (x = 1, 2, 3) \\ \frac{f_{\mathsf{OSCX}}(\mathsf{RT0\text{-}1\text{-}CS0\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS0\text{-}CS0\ oscillation})} \\ \frac{f_{\mathsf{OSCX}}(\mathsf{RT1\text{-}CS1\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})} \\ \frac{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})}{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\ oscillation})} \\ \frac{f_{\mathsf{OSCX}}(\mathsf{RS1\text{-}CS1\text{$$



Note:

- •Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wiring between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- •When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have V_{SS}(GND) trace next to the signal.
- •Please make wiring to components (capacitor, resistor, and so on) necessary for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.



Revision History

		Page						
Document No.	Date	Previous	Current	Description				
		Edition	Edition					
FEDL610406-01	Dec.15,2011	_	-	Final edition				
FEDL610406-02	Dec.5,2012	15	15	Remove the word "appendixC" in the table.				
		17	17	Correct the symbol of capacitor at V _{DDL} .				
		19	19	The notes about C _V , C _L were added.				
		19,25	19,25	The value of capacitor CL was changed to 2.2uF.				
FEDL610406-03	Feb.21,2014	All	All	Change header and footer				
		3	4	Change from "Shipment" to " Product name – Supported Function "				
		20	18	Correct minimum time of Power-on reset generated power rise time				
		3,5,6,7, 31	4	Delete package products				
FEDL610406-04	Apr.18,2014	4	4	Correct the "Product name – Supported Function"				
FEDL610406-05		-	17	Add Clock Generation Circuit Operating Conditions				
	May.23,2014	18	18	Change "RESET" to " Reset pulse width (P_{RST}) " and " Power-on reset activation power rise time (T_{POR}) ".				
		18	18	Correct minimum time of Power-on reset generated power rise time				
		18	18	Correct the C_{GL} 's value and the C_{DL} 's value of DC CHARACTERISTICS (1/5)'s note No.2				



NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., I td

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011-2014 LAPIS Semiconductor Co., Ltd.