

Counters

Hsi-Pin Ma


http://lms.nthu.edu.tw/course/38127
Department of Electrical Engineering
National Tsing Hua University




Modularized Binary Counter



Binary Up Counter








Binary Up Counter (bincnt.v)

```
`include "global.v"
module bincnt(
 out, // counter output
 clk, // global clock
 rst n // active low reset
);
output ['CNT_BIT_WIDTH-1:0] out; // counter output
input clk; // global clock
input rst n; // active low reset
reg [`CNT_BIT_WIDTH-1:0] out; // counter output (in always block)
reg [CNT_BIT_WIDTH-1:0] tmp_cnt; // input to dff (in always block)
// Combinational logics
always @*
 tmp_cnt = out + 1'b1;
// Sequential logics: Flip flops
always @(posedge clk or negedge rst n)
 if (~rst n)
  out<=0;
 else
  out<=tmp_cnt;
endmodule
```





Scan Control


```
`include "global.v"
                                                                                         1
module scan ctl(
 ssd ctl, // ssd display control signal
 ssd_in, // output to ssd display
 in0, // 1st input
 in1, // 2nd input
 in2, // 3rd input
 in3, // 4th input
 ssd ctl en // divided clock for scan control
output [BCD BIT WIDTH-1:0] ssd in; // Binary data
output [`SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display
input [BCD BIT WIDTH-1:0] in0,in1,in2,in3; // binary input control for the four digits
input [SSD SCAN CTL BIT WIDTH-1:0] ssd ctl en; // divided clock for scan control
reg [SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display (in the always block)
reg [BCD_BIT_WIDTH-1:0] ssd_in; // 7 segment display control (in the always block)
```

```
always @*
 case (ssd ctl en)
  2'b00:
  begin
   ssd ctl=4'b0111;
   ssd in=in0;
  end
  2'b01:
  begin
   ssd ctl=4'b1011;
   ssd in=in1;
  end
  2'b10:
  begin
   ssd ctl=4'b1101;
   ssd in=in2;
  end
  2'b11:
  begin
   ssd ctl=4'b1110;
   ssd in=in3;
  end
  default:
  begin
   ssd ctl=4'b0000;
   ssd in=in0;
  end
 endcase
endmodule
```



A Binary to Seven-Segment Display Decoder

```
`include "global.v"
module display(
segs, // 7-segment display
bin // binary input
);
output reg [SSD BIT WIDTH-1:0] segs; // 7-segment display out
input ['BCD_BIT_WIDTH-1:0] bin; // binary input
// Combinatioanl Logic
always @*
case (bin)
 `BCD BIT WIDTH'd0: segs = `SSD ZERO;
 `BCD BIT WIDTH'd1: segs = `SSD ONE;
 `BCD BIT WIDTH'd2: segs = `SSD TWO;
 `BCD BIT WIDTH'd3: segs = `SSD THREE;
 `BCD BIT WIDTH'd4: segs = `SSD FOUR;
 `BCD_BIT_WIDTH'd5: segs = `SSD_FIVE;
 `BCD BIT WIDTH'd6: segs = `SSD SIX;
 `BCD BIT WIDTH'd7: segs = `SSD SEVEN;
 'BCD BIT WIDTH'd8: segs = 'SSD EIGHT;
 `BCD BIT WIDTH'd9: segs = `SSD NINE;
 `BCD BIT WIDTH'd10: segs = `SSD A;
 'BCD BIT WIDTH'd11: segs = 'SSD B;
 `BCD BIT WIDTH'd12: segs = `SSD C;
 `BCD BIT WIDTH'd13: segs = `SSD D;
 `BCD_BIT_WIDTH'd14: segs = `SSD_E;
 `BCD BIT WIDTH'd15: segs = `SSD F;
  default: segs = `SSD DEF;
endcase
endmodule
```





Top Module

```
`include "global.v"
module binary_counter(
    segs, // 7-segment display
    ssd_ctl, // scan control for 7-segment display
    clk, // clock from oscillator
    rst_n // active low reset
);

output [`SSD_BIT_WIDTH-1:0] segs; // 7-segment display
output [`SSD_NUM-1:0] ssd_ctl; // scan control for 7-segment display
input clk; // clock from oscillator
input rst_n; // active low reset

wire clk_d; // frequency-divided clock
wire [`CNT_BIT_WIDTH-1:0] cnt_out; // binary counter output
wire [`SSD_SCAN_CTL_BIT_WIDTH-1:0] ssd_ctl_en;
wire [`CNT_BIT_WIDTH-1:0] ssd_in;
```

```
// Frequency Divider
freqdiv27 U_FD0(
    .clk_out(clk_d), //divided clock output
    .clk_ctl(ssd_ctl_en), // divided scan clock for 7-segment display scan
    .clk(clk), // clock from the 40MHz oscillator
    .rst_n(rst_n) // low active reset
);

// Binary Counter
bincnt U_BC(
    .out(cnt_out), //counter output
    .clk(clk_d), // clock
    .rst_n(rst_n) // active low reset

H:

// Frequency Divider
freqdiv27 U_FD0(
    .cut(clk_d), // clock
    .rst_n(rst_n) // active low reset

// Counter output
// Co
```

```
// Scan control
scan_ctl U_SC(
 .ssd ctl(ssd ctl), // ssd display control signal
 .ssd_in(ssd_in), // output to ssd display
 .in0(cnt_out), // 1st input
 .in1(4'b1111), // 2nd input
 .in2(4'b1111), // 3rd input
 .in3(4'b1111), // 4th input
 .ssd ctl en(ssd ctl en) // divided clock for scan control
);
// binary to 7-segment display decoder
display U display(
 .segs(segs), // 7-segment display output
 .bin(ssd in) // BCD number input
);
endmodule
```



global.v

```
// Frequency divider
'define FREO DIV BIT 27
`define SSD_SCAN_CTL_BIT_WIDTH 2 // scan control bit with for 7-segment display
// Counter
'define CNT BIT WIDTH 4 //number of bits for the counter
// 14-segment display
'define SSD BIT WIDTH 8 // 7-segment display control
'define SSD NUM 4 //number of 7-segment display
'define BCD BIT WIDTH 4 // BCD bit width
`define SSD_ZERO `SSD_BIT_WIDTH'b0000_0011 // 0
'define SSD ONE 'SSD BIT WIDTH'b1001 1111 // 1
'define SSD TWO 'SSD BIT WIDTH'b0010 0101 // 2
'define SSD THREE 'SSD BIT WIDTH'b0000 1101 // 3
'define SSD FOUR 'SSD BIT WIDTH'b1001 1001 // 4
'define SSD FIVE 'SSD BIT WIDTH'b0100 1001 // 5
'define SSD SIX 'SSD BIT WIDTH'b0100 0001 // 6
'define SSD SEVEN 'SSD BIT WIDTH'b0001 1111 // 7
'define SSD_EIGHT 'SSD_BIT_WIDTH'b0000_0001 // 8
`define SSD_NINE `SSD_BIT_WIDTH'b0000_1001 // 9
'define SSD A 'SSD BIT WIDTH'b0000 0101 // a
'define SSD B 'SSD BIT WIDTH'b1100 0001 // b
'define SSD C 'SSD BIT WIDTH'b1110 0101 // c
'define SSD D 'SSD BIT WIDTH'b1000 0101 // d
'define SSD E 'SSD BIT WIDTH'b0110 0001 // e
`define SSD_F `SSD_BIT_WIDTH'b0111 0001 // f
'define SSD DEF 'SSD BIT WIDTH'b0000 0000 // default, all LEDs being lighted
```



Modularized BCD Counter




Load Default Value for DFFs

at reset of DFFs

always @(posedge clk or negedge rst_n)
if (
$$\sim$$
rst_n)
 $q <= 0$;
else
 $q <= d$;


Use MUX for conditional load to the DFFs




• **Do not** use initial



BCD Down-Counter






```
// Combinational logics
always @*
  if (value==`BCD_ZERO)
   value_tmp = `BCD_NINE;
  else
   value_tmp = value - `INCREMENT;


// register part for BCD counter
  always @(posedge clk or negedge rst_n)
  if (~rst_n) value <= `BCD_ZERO;
  else value <= value_tmp;</pre>
```

clk1 and clk2 needed to be synchronized in frequency and phase!!



BCD Down-Counter





{decrease==1,value==0}




BCD Down-Counter

```
module downcounter(
 value, // counter output
 borrow, // borrow indicator
 clk, // global clock
 rst n, // active low reset
 decrease, // counter enable control
 limit // limit for the counter
);
// Combinational logics
always @*
if (value==`BCD ZERO && decrease)
  begin
   value_tmp = limit;
   borrow = `ENABLED;
  end
 else if (value!=`BCD ZERO && decrease)
  begin
   value_tmp = value - `INCREMENT;
   borrow = `DISABLED;
  end
 else
  begin
   value_tmp = value;
   borrow = `DISABLED;
  end
```

```
// register part for BCD counter
always @(posedge clk or negedge rst_n)
  if (~rst_n) value <= `BCD_ZERO;
  else value <= value_tmp;
endmodule</pre>
```



2-digit BCD Down-Counter



```
// 30 sec down counter
downcounter Udc0(
 .value(digit0), // counter value
 .borrow(br0), // borrow indicator
 .clk(clk), // global clock signal
 .rst n(rst n), // low active reset
 .decrease(decrease enable), // counter enable control
 .limit(`BCD NINE) // limit for the counter
);
downcounter Udc1(
 .value(digit1), // counter value
 .borrow(br1), // borrow indicator
 .clk(clk), // global clock signal
 .rst n(rst n), // low active reset
 .decrease(br0), // counter enable control
 .limit(`BCD FIVE) // limit for the counter
```

counting from 59 to 0