
DESIGN SPCIFICATION

```
(1) INPUT / OUTPUT
    module top(clk, rst n, , mclk, lrck, sck, sdin);
         input clk;
         input rst n;
         output mclk;
         output lrck;
         output sck;
        output sdin;
    module F_choose(clk, rst_n, DIV);
         input clk;
         input rst n;
        output reg [22:0]DIV;
    module buzzer(clk, rst n, note div, audio left, audio right);
         input clk;
         input rst n;
         input [21:0]note div;
         output reg [15:0]audio left;
         output reg [15:0]audio right;
    module speaker(clk, rst n, audio mclk, audio lrck, audio sck,
    audio sdin, audio in left, audio in right);
         input clk;
         input rst n;
         input [15:0] audio in left;
         input [15:0] audio in right;
         output reg audio mclk;
         output reg audio lrck;
         output reg audio sck;
         output reg audio sdin;
```

(2) BLOCK DIAGRAM




DESIGN IMPLEMENTATION

(1)I/OPINS

… <mark>W</mark> clk	IN	₩5
lrck	OUT	A16
mclk	OUT	A14
… <mark>W• rst_n</mark>	IN	V17
	OUT	B15
	OUT	B16

(2) Verilogcode


Module F_choose



Module buzzer

同老師 lab8 的範例

Module speaker



DISSCUSSION

這題看到就有想法了,很快就完成了,唯一的問題就是開啟

RESET 第一個 DO 持續時間短於一秒,於是我把

CLK__GENERATOR 加上 RESET 就解決了。

執行結果就是14個音階輪流撥放,各持續一秒。

CONCLUSION

把 14 個音階打上去其實也要很久

第二題


DESIGN SPECIFICATION

(1) INPUT / OUTPUT module top(clk, rst_n, LED_CAP, PS2_DATA, PS2_CLK, ssd_ctl, D ssd, mclk, lrck, sck, sdin);

```
input clk;
    input rst n;
    inout PS2 DATA;
    inout PS2 CLK;
    output LED CAP;
    output [3:0]ssd ctl;
    output [7:0]D ssd;
    output mclk;
    output lrck;
    output sck;
     output sdin;
module KeyboardDecoder(
    output reg [511:0] key down,
    output wire [8:0] last change,
    output reg key valid,
    inout wire PS2 DATA,
    inout wire PS2 CLK,
    input wire rst,
    input wire clk
     );
module FSM CAP(in, rst n, state);
    input in;
    input rst n;
     output reg state;
module F choose(last change, key down, CAP, clk, rst n, f, num);
    input clk;
    input rst n;
    input [8:0]last change;
    input [511:0]key down;
    input CAP;
    output reg [22:0]f;
    output reg [3:0]num;
    reg [22:0]f temp;
    reg [3:0]num temp;
```

Module buzzer, speaker 同第一題

(2) BLOCK DIAGRAM




DESIGN IMPLEMENTATION


(1) I / O PINS

	OUT	₩7
	OUT	₩6
	OUT	U8
	OUT	Λ8
	OUT	U 5
	OUT	₹5
	OUT	U7
	OUT	٧7
ssd_ctl (4)	OUT	
	OUT	W4
	OUT	V4
	OUT	U4
	OUT	U2
Scalar ports (9)		
… <mark>W</mark> clk	IN	₩5
LED_CAP	OUT	L1
	OUT	A16
	OUT	A14
	INOUT	C17
	INOUT	B17
… <mark>⊘</mark> rst_n	IN	V17
	OUT	B15
sdin	OUT	B16

(2) VERILOG CODE



Module F_choose



DISCUSSION

這題是 KEYBOARD 和 SPEAKER 的整合,題目大致上不難, 我也是很快就解決了。

按 CDEFGAB 分別發出 7 個音階的音,按 CAP 會變成高八度的 7 個音階,14 跟音階對應的數字是 1~14

CONCLUSION

KEYBOARD 跟 SPEAKER 有學好基本上沒問題!


第三題

DESIGN SPECIFICATION

```
(1) INPUT/ OUTPUT
 module top(clk, rst n, PS2 DATA, PS2 CLK, mclk, lrck, sck, sdin,
 double);
     input clk;
     input rst n;
     inout PS2 DATA;
     inout PS2 CLK;
     input double;
     output mclk;
     output lrck;
     output sck;
     output sdin;
module F choose(last change, key down, clk, rst n, f, f2, double);
     input clk;
     input rst n;
     input [8:0]last change;
     input [511:0]key down;
     input double;
     output reg [21:0]f;
     output reg [21:0]f2;
     reg [21:0]f temp;
       reg [21:0]f2 temp;
module buzzer(clk, rst n, f, f2, audio left, audio right);
 input clk;
 input rst n;
 input [21:0]f;
 input [21:0]f2;
 output wire [15:0] audio left;
 output wire [15:0]audio right;
```

module keyboard_decorder 跟 speaker 同上

(2) BLOCK DIAGRAM




DESIGN IMPLEMENTAION

(1) I/O PINS

clk	IN	₩5
double	IN	R2
lrck	OUT	A16
mclk	OUT	A14
PS2_CLK	INOUT	C17
PS2_DATA	INOUT	B17
rst_n	IN	V17
sck	OUT	B15
sdin	OUT	B16

(2) VERILOG CODE

Module F choose



Module BUZZER

同上,只有一個地方不同

```
assign audio_left = (b\_clk == 1'b0) ? 16'hFE00 : 16'h01FF; assign audio_right = (b\_clk2 == 1'b0) ? 16'hFE00 : 16'h01FF;
```

F choose 的f 是b clk, f2 是b clk2

DISSCUSSION

這題也不難,只是要思考要怎麼控制左右聲道,知道了 就很快了。

按下 DIP SWITCH 切到雙聲道模式,關就同 10-2

CONCLUSION

這次 LAB 難度不高,讓我們練習整合的能力而已