


Hsi-Pin Ma


http://lms.nthu.edu.tw/course/38127
Department of Electrical Engineering
National Tsing Hua University



Pmod I2S: Stereo Audio Output



Basys3: Pmod Pin-Out Diagram



upper row




lower row

C1: K17	·	•	JC7: L17
C2: M18	•	•	JC8: M19
C3: N17	0	•	JC9: P17
C4: P18	0	•	JC10: R18
C5: GND			JC11: GND
C6: PWR		0	IC12: PWR



Control the DAC (digital to analog converter) CS4344





Control the DAC (digital to analog converter) CS4344

 LRCK (Left-Right Clock, or Word Select (WS) Clock, or Sample Rate (Fs) Clock) controls the sequence (left or right) of the serial 25MHz/128 (~192kHz) stereo output

25MHz (~24.5760MHz)

- MCLK (Master Clock) synchronizes the audio data transmission
- MCLK/LRCK must be an integer ratio 128
- Serial Clock (SCK) controls the shifting of data into the input data buffers (32*Fs)
 25MHz/128*32 = 25MHz/4

		MCLK (MHz)										
LRCK (kHz)	64x	96x	128x	192x	256x	384x	512x	768x	1024x	1152x		
32	-	-	-	-	8.1920	12.2880	-	-	32.7680	36.8640		
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1580	-		
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-		
64	-	-	8.1920	12.2880	-	-	32.7680	49.1520	-	-		
88.2	-	-	11.2896	16.9344	22.5792	33.8680	-	-	-	-		
96	-	-	12.2880	18.4320	24.5760	36.8640	-	-	-	-		
128	8.1920	12.2880	-	-	32.7680	49.1520	-	-	-	-		
176.4	11.2896	16.9344	22.5792	33.8680	-	-	-	-	-	-		
192	12.2880	18.4320	24.5760	36.8640	-	-	-	-	-	-		
Mode	QSM			DSM		SSM						



clk (100MHz) audio_left audio_mclk (25MHz) audio_lrck (25MHz/128) audio_sck (25MHz/4) audio_sck (25MHz/4) audio_sdin




Speaker Control

- Input (stereo audio parallel input)
 - audio_left [15:0]/audio_right[15:0]

Operation Frequency different 25MHz/128 vs. 25MHz/4

Data rate the same: 6.25Mbps


- 16'h8000(min) ~ 16'h7FFF (max) (2's complement)
- Output (stereo audio *serial output*)
 - audio_mclk = 25MHz (divided by 4 from external crystal 100MHz)
 - audio_lrck = 25MHz/128 (sample rate clock of parallel input audio)
 - audio_sck = 25MHz/4 (serial clock)
 - audio_sdin (1 bit serial audio data output)





Speaker Control


- Frequency dividers
 - audio_mclk
 - audio_lrck
 - audio_sck
- Parallel to serial module
 - To re-formulate the audio sequence
 - Left first, then right
 - MSB first
 - one SCK cycle delayed





Buzzer Control

- The buzzer frequency is obtained by dividing crystal frequency 100MHz by N.
- The buzzer clock (b_clk) is periodically inverted for every N/2 clock cycles. (*determine the sound*)
- Note frequency
 - Mid Do: 261 Hz
 - Mid Re: 293 Hz
 - Mid Mi: 330 Hz





Buzzer Control

```
module note_gen(
 clk, // clock from crystal
 rst n, // active low reset
 note_div, // div for note generation
 audio left, // left sound audio
 audio_right // right sound audio
);
// I/O declaration
input clk; // clock from crystal
input rst n; // active low reset
input [21:0] note div; // div for note generation
output [15:0] audio_left; // left sound audio
output [15:0] audio right; // right sound audio
// Declare internal signals
reg [21:0] clk_cnt_next, clk_cnt;
reg b_clk, b_clk_next;
```

```
// Note frequency generation
always @(posedge clk or negedge rst n)
if (~rst n)
 begin
  clk cnt <= 22'd0;
  b clk <= 1'b0;
 end
 else
begin
  clk cnt <= clk cnt next;
  b clk <= b clk next;
end
always @*
if (clk cnt == note div)
 begin
  clk cnt next = 22'd0;
  b clk next = \simb clk;
 end
 else
 begin
  clk_cnt_next = clk_cnt + 1'b1;
  b \ clk \ next = b \ clk;
 end
// Assign the amplitude of the note
assign audio left = (b clk == 1'b0) ? 16'hB000 : 16'h5FFF;
assign audio right = (b clk == 1'b0)? 16'hB000: 16'h5FFF;
endmodule
```



speaker.v

```
module speaker(
 clk, // clock from crystal
 rst_n, // active low reset
 audio mclk, // master clock
 audio_lrck, // left-right clock
 audio_sck, // serial clock
 audio_sdin // serial audio data input
);
// I/O declaration
input clk; // clock from the crystal
input rst_n; // active low reset
output audio_mclk; // master clock
output audio_lrck; // left-right clock
output audio_sck; // serial clock
output audio_sdin; // serial audio data input
// Declare internal nodes
wire [15:0] audio_in_left, audio_in_right;
// Note generation
buzzer_control Ung(
 .clk(clk), // clock from crystal
 .rst_n(rst_n), // active low reset
 .note_div(22'd191571), // div for note generation
 .audio left(audio in left), // left sound audio
 .audio_right(audio_in_right) // right sound audio
);
```



speaker.v

```
// Speaker controllor
speaker_control Usc(
.clk(clk), // clock from the crystal
.rst_n(rst_n), // active low reset
.audio_in_left(audio_in_left), // left channel audio data input
.audio_in_right(audio_in_right), // right channel audio data input
.audio_mclk(audio_mclk), // master clock
.audio_lrck(audio_lrck), // left-right clock
.audio_sck(audio_sck), // serial clock
.audio_sdin(audio_sdin) // serial audio data input
);
endmodule
```



speaker.xdc

```
# Clock
set_property PACKAGE_PIN W5 [get_ports {clk}]
set_property IOSTANDARD LVCMOS33 [get_ports {clk}]
# active low reset
set_property PACKAGE_PIN V17 [get_ports {rst_n}]
set_property IOSTANDARD LVCMOS33 [get_ports {rst_n}]
# Pmod I2S
             Use upper row of JB
set_property PACKAGE_PIN A14 [get_ports {audio_mclk}]
set_property IOSTANDARD LVCMOS33 [get_ports {audio_mclk}]
set_property PACKAGE_PIN A16 [get_ports {audio_lrck}]
set_property IOSTANDARD LVCMOS33 [get_ports {audio_lrck}]
set_property PACKAGE_PIN B15 [get_ports {audio_sck}]
set_property IOSTANDARD LVCMOS33 [get_ports {audio_sck}]
set_property PACKAGE_PIN B16 [get_ports {audio_sdin}]
set_property IOSTANDARD LVCMOS33 [get_ports {audio_sdin}]
```