
### **DESIGN SPECIFICATION**

```
(1) INPUT & OUTPUT
    module top(clk, rst_h, pb_in, led, D_ssd, ssd_ctl);
    input clk;
    input rst_h;
    input pb_in;
    output reg [15:0] led;
    output [7:0] D_ssd;
    output [3:0] ssd_ctl;
    wire pb debounced;
    wire clk_1hz,clk_100hz;
    wire [1:0]clk_scan;
    wire out_pulse;
    wire [3:0] ssd_in;
    wire [3:0] value0;
    wire [3:0] value1;
    wire check;
    wire count_en;
    wire END;
    wire [1:0]borrow;
    wire current_state;
    module debounce(clk, pb_in, pb_debounced );
    output reg pb_debounced;
    input clk;
    input pb_in;
    module FSM(count en, in, rst h, current state);
    output wire count_en;
    input in;
    input rst h;
    output current_state;
    reg state;
    reg next_state;
```

```
module BCD DOWN(limit, clk, rst h, decrease, q, borrow);
input [3:0]limit;
input clk;
input rst_h;
input decrease;
output reg [3:0]q;
output reg borrow;
reg [3:0]q_temp;
module scan(ssd_ctl, ssd_in, cnt1, cnt2, control);
output reg [3:0] ssd_in;
output reg [3:0] ssd_ctl;
input [3:0] cnt1;
input [3:0] cnt2;
input [1:0] control;
module clk_generator(clk, clk_1hz, clk_100hz, clk_scan);
input clk;
output reg clk_1hz;
output reg clk_100hz;
output reg [1:0]clk_scan;
module display(D_ssd, in);
input [3:0] in;
output reg [7:0] D_ssd;
```

### (2) BLOCK DIAGRAM



```
clk_generator VO(.clk(clk), .clk_lhz(clk_lhz), .clk_100hz(clk_100hz), .clk_scan(clk_scan));
debounce VI(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced));
one_pulse V2(.clk(clk), .in_trig(pb_debounced), .out_pulse(out_pulse));
display V3(.D_ssd(D_ssd), .in(ssd_in));
scan V4(.ssd_ctl(ssd_ctl), .ssd_in(ssd_in), .cntl(value0), .cnt2(value1), .control(clk_scan));
FSM V5(.count_en(count_en), .in(out_pulse), .rst_h(rst_h), .current_state(current_state));
BCD_DOWN digit1(.limit(4'b0000), .clk(clk_lhz), .rst_h(rst_h), .decrease(count_en & ~END), .q(value0), .borrow(borrow[0]));
BCD_DOWN digit2(.limit(4'b0011), .clk(clk_lhz), .rst_h(rst_h), .decrease(borrow[0]), .q(value1), .borrow(borrow[1]));
check V22(.in1(value1), .in2(value0), .out(END));
```

#### DESIGN IMPLEMENTATION

### (1) I / O PINS

L1 [get\_ports led[15]]

P1 [get ports led[14]]

N3 [get ports led[13]]

P3 [get ports led[12]]

U3 [get ports led[11]]

W3 [get ports led[10]]

V3 [get ports led[9]]

V13 [get ports led[8]]

V14 [get\_ports led[7]]

```
U14 [get ports led[6]]
 U15 [get_ports led[5]]
 W18 [get_ports led[4]]
 V19 [get_ports led[3]]
 U19 [get_ports led[2]]
 E19 [get ports led[1]]
 U16 [get_ports led[0]]
 W4 [get_ports ssd_ctl[3]]
 V4 [get ports ssd ctl[2]]
 U4 [get_ports ssd_ctl[1]]
 U2 [get_ports ssd_ctl[0]]
 W7 [get ports D ssd[7]]
 W6 [get_ports D_ssd[6]]
 U8 [get_ports D_ssd[5]]
 V8 [get_ports D_ssd[4]]
 U5 [get_ports D_ssd[3]]
 V5 [get_ports D_ssd[2]]
 U7 [get_ports D_ssd[1]]
 V7 [get_ports D_ssd[0]]
 U18 [get_ports pb_in]
 W5 [get_ports clk]
 T18 [get_ports rst_h]
```

# (2) VERILOG CODE

### Module top


```
clk_generator VO(.clk(clk), .clk_1hz(clk_1hz), .clk_100hz(clk_100hz), .clk_scan(clk_scan));
debounce V1(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced));
one_pulse V2(.clk(clk), .in_trig(pb_debounced), .out_pulse(out_pulse));
display V3(.D_ssd(D_ssd), .in(ssd_in));
scan V4(.ssd_ctl(ssd_ctl), .ssd_in(ssd_in), .cnt1(value0), .cnt2(value1), .control(clk_scan));
FSM V5(.count_en(count_en), .in(out_pulse), .rst_h(rst_h), .current_state(current_state));
BCD_DOWN digit1(.limit(4'b0000), .clk(clk_1hz), .rst_h(rst_h), .decrease(count_en & ~END), .q(value0), .borrow(borrow[0]));
BCD_DOWN digit2(.limit(4'b0011), .clk(clk_1hz), .rst_h(rst_h), .decrease(borrow[0]), .q(value1), .borrow(borrow[1]));
check V22(.in1(value1), .in2(value0), .out(END));
```


```
always@*
  if(END == 1'b1)
    led = 16'b11111111111111111;
  else if(current_state == 1'b1)
    led = 16'b00000000000000001;
  else
    led = 16'b00000000000000000;
```

END 是 check MODULE 的 output 只有在 2 位都是 0 時才等於 1;

另外,我讓個位的 decrease 在乘上 ~END ,所以到 00 就停 BCD\_DOWN digit1(.limit(4'b0000), .clk(clk), .rst(rst), .decrease(count\_en & END), .q(value0), .borrow(borrow[0]));


# Module clk\_generator






```
always @*
    if (Q == 27'd50000000 - 1) begin
        Q_TEMP = 27'd0;
        next_1 = \sim clk_1hz;
    end
    else begin
        Q_TEMP = Q + 1'b1;
        mext_1 = clk_1hz;
    end
always @*
    if (K == 19'd500000 - 1) begin
        K_TEMP = 19'd0;
        next_100 = \sim clk_100hz;
    end
    else begin
        K_TEMP = K + 1'b1;
        mext_100 = clk_100hz;
    end
always@(posedge clk) begin
    K \leq K_TEMP;
    Q \leftarrow Q_TEMP;
    clk_1hz <= next_1;
    clk_100hz <= next_100;
    clk\_scan \leftarrow \{Q[15], Q[14]\};
end
```

Module pb



# Module one\_pulse




```
always@(posedge clk)
  in_trig_delay <= in_trig;

assign one_pulse_next = in_trig & (~in_trig_delay);


always@(posedge clk)
  out_pulse <= one_pulse_next;</pre>
```


### Module FSM




```
always@(posedge in or posedge rst_h)
if(rst_h)
    state <= 1'b0;
else
    state <= ~state;
assign current_state = state;
assign count_en = state;</pre>
```

# MODULE bcd down









```
always @*
    if (q == 4'b0000 & decrease == 1) begin
        q_{temp} = 4'b_{1001};
        borrow = 1'b1;
    end
    else if (q != 4'b0000 && decrease == 1) begin
        q_{temp} = q - 1'b_{1};
        borrow = 1'b0;
    end
    else begin
        q_{temp} = q;
        borrow = 1'b0;
    end
always @(posedge clk or posedge rst_h)
    if (rst_h) q <= limit;</pre>
    else q <= q_temp;
```

### Module scan



```
always@*
    case(control)
           2'b<mark>00</mark>:
                begin
                    ssd_ctl = 4'b_0111;
                    ssd_in = 4'b_0000;
                end
           2'b<mark>01</mark>:
                begin
                    ssd_ctl = 4'b_{1011};
                    ssd_in = 4'b0000;
                end
           2'b10:
                begin
                    ssd_ctl = 4'b1101;
                    ssd_in = cnt2;
                end
           2'b11:
                begin
                    ssd_ctl = 4'b1110;
                    ssd_in = cnt1;
                end
           default:
                begin
                    ssd_ctl = 4'b0000;
                    ssd_in = 4'b0000;
                end
  endcase
```

# Module display



```
always @*

case(in)

4'd0: D_ssd = 8'b000000011;

4'd1: D_ssd = 8'b10011111;

4'd2: D_ssd = 8'b00100101;

4'd3: D_ssd = 8'b00001101;

4'd4: D_ssd = 8'b10011001;

4'd5: D_ssd = 8'b01001001;

4'd6: D_ssd = 8'b01000001;

4'd7: D_ssd = 8'b00001111;

4'd8: D_ssd = 8'b00001001;

4'd9: D_ssd = 8'b00001001;

default: D_ssd = 8'b01110001;

//F
```

### Module check

```
always @*
if (in1 == 4'b0000 && in2 == 4'b0000) out = 1;
else out = 0;
```

#### **DISCUSSION**

這題的想法就是原本 4-4 的倒數計時器再加上 DEBOUNCED、ONE\_PULSE 跟 FSM,基本上和老師上課說得一樣,原本畫出圖以後覺得不難,但打出來後出現 2 個問題,第一個是按 PAUSE 鈕根本沒反應,於是我先讓 DECREASE = 1; 讓她必定會往下數,然後發現我的倒數也有問題,是一次數 6,後來發現是因為我數道 50M 時直接讓CLK\_1HZ = ~CLK\_1HZ,沒有設一個 CLK\_1HZ\_NEXT,然後在 DFF 裡再讓 CLK\_1HZ <= CLK\_1HZ\_NEXT,但我不知為何少了這個步驟就會一次數 6。

再來,我按下 RST 發現是可以運作的,所以知道問題出在 FSM,

我試過很多方法還是不行,後來在想會不會是 OUT\_PULSE 出來的訊號沒有與 FSM 的 CLK 對到,所以乾脆 FSM 就不接 CLK 了,直接拿 IN來當 CLK { always@(posedge in or posedge rst\_h) },結果就成功了,但我覺得很奇怪的一點就是,老師講義中的 FSM,count\_enable 不受 FSM 中的 CLK 影響,照理來說 IN = 1 時,他就會馬上改變,所以可能也不是 CLK 沒對到的問題,而我站時也想不出來是什麼問題。結果就是按 RST 回到 30 然後暫停,按 PB\_IN 就是暫停 OR 繼續數,數到 00 時 LED 全亮。



### **CONCLUSION**

這次本來以為很簡單,想說 PRE\_LABO5 都打出來了,在接幾個 MODULE 就好,結果 DEBUG DE 到快往生,不知道花了幾天才搞出來,而且同學都很忙,我認識的人又不多,所以只能孤軍奮戰,很無助,FSM 也是嘗試過好幾種打法,接上每一種 CLK,都無法運作,後來用這種怪怪的方法用出來,也還想不透問題所在。

# 第二題


前言:因為第2題與第一題過於相似,所以只討論不同的部分

#### **DESIGN SPECIFICATION**

# (1) INPUT & OUTPUT


```
module main(clk, pb_in, led, D_ssd, ssd_ctl);
    input clk;
    input pb_in;
    output reg [15:0] led;
    output [7:0] D_ssd;
    output [3:0] ssd_ctl;
    wire rst_h;
    wire pb_debounced_rst;
    wire pb_debounced;
    wire clk_1hz,clk_100hz;
    wire [1:0]clk_scan;
    wire out_pulse;
    wire [3:0] ssd_in;
    wire [3:0] value0;
    wire [3:0] value1;
    wire check;
    wire count_en;
    wire END;
    wire [1:0]borrow;
    wire current_state;
module one_pulse2(out_pulse, clk, in_trig);
    output reg out pulse;
    input clk;
    input in_trig;
    reg in_trig_delay;
    wire one_pulse_next;
其餘同
```

# (2) BLOCK diagram



```
clk_generator UO(.clk(clk), .clk_1hz(clk_1hz), .clk_100hz(clk_100hz), .clk_scan(clk_scan));
debounce U1(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced));
debounce U21(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced_rst));
one_pulse U2(.clk(clk), .in_trig(pb_debounced), .out_pulse(out_pulse));
one_pulse2 U22(.clk(clk_1hz), .in_trig(pb_debounced_rst), .out_pulse(rst_h));
display U3(.D_ssd(D_ssd), .in(ssd_in));
scan U4(.ssd_ctl(ssd_ctl), .ssd_in(ssd_in), .cnt1(value0), .cnt2(value1), .control(clk_scan));
FSM U5(.count_en(count_en), .in(out_pulse), .rst_h(rst_h), .current_state(current_state));
BCD_DOWN digit1(.limit(4'b0000), .clk(clk_1hz), .rst_h(rst_h), .decrease(count_en & ~END), .q(value0), .borrow(borrow[0]))
BCD_DOWN digit2(.limit(4'b0011), .clk(clk_1hz), .rst_h(rst_h), .decrease(borrow[0]), .q(value1), .borrow(borrow[1]));
check U222(.inl(value1), .in2(value0), .out(END));
```

# 主要不同的是



### **DESIGN IMPLEMENTATION**

# (1) I / O PIN L1 [get\_ports led[15]] P1 [get\_ports led[14]] N3 [get ports led[13]] P3 [get\_ports led[12]] U3 [get\_ports led[11]] W3 [get ports led[10]] V3 [get\_ports led[9]] V13 [get\_ports led[8]] V14 [get ports led[7]] U14 [get\_ports led[6]] U15 [get\_ports led[5]] W18 [get ports led[4]] V19 [get\_ports led[3]] U19 [get\_ports led[2]] E19 [get\_ports led[1]] U16 [get\_ports led[0]] W4 [get\_ports ssd\_ctl[3]] V4 [get\_ports ssd\_ctl[2]] U4 [get\_ports ssd\_ctl[1]] U2 [get\_ports ssd\_ctl[0]] W7 [get ports D ssd[7]] W6 [get\_ports D\_ssd[6]] U8 [get\_ports D\_ssd[5]] V8 [get\_ports D\_ssd[4]] U5 [get ports D ssd[3]] V5 [get ports D ssd[2]] U7 [get\_ports D\_ssd[1]] V7 [get ports D ssd[0]] U18 [get ports pb in] W5 [get ports clk] T18 [get ports rst h]

# (2) Verilog code

### Module main


```
clk_generator VO(.clk(clk), .clk_1hz(clk_1hz), .clk_100hz(clk_100hz), .clk_scan(clk_scan));
debounce VI(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced));
debounce V21(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced_rst));
one_pulse V2(.clk(clk), .in_trig(pb_debounced), .out_pulse(out_pulse));
one_pulse2 V22(.clk(clk_1hz), .in_trig(pb_debounced_rst), .out_pulse(rst_h));
display V3(.D_ssd(D_ssd), .in(ssd_in));
scan V4(.ssd_ctl(ssd_ctl), .ssd_in(ssd_in), .cnt1(value0), .cnt2(value1), .control(clk_scan));
FSM V5(.count_en(count_en), .in(out_pulse), .rst_h(rst_h), .current_state(current_state));
BCD_DOWN digit1(.limit(4'b0000), .clk(clk_1hz), .rst_h(rst_h), .decrease(count_en & ~END), .q(value0), .borrow(borrow[0]));
BCD_DOWN digit2(.limit(4'b0011), .clk(clk_1hz), .rst_h(rst_h), .decrease(borrow[0]), .q(value1), .borrow(borrow[1]));
check V222(.in1(value1), .in2(value0), .out(END));
```

## 相較第一題 多了

### Debounce


U21(.clk(clk\_100hz), .pb\_in(pb\_in), .pb\_debounced(pb\_debounced\_rst));
one\_pulse2 U22(.clk(clk\_1hz), .in\_trig(pb\_debounced\_rst), .out\_pulse(rst\_h));
讓 pb\_in 在多控制一個 wire(pb\_debounced\_rst), 並經由不同的

# one\_pulse 生成 rst\_h



### Module one pulse2

我的想法是把 CLK 延長,然後讓 intrig & intrig\_delay,所以如果按的時間小於 CLK 的一周期,out\_pulse 不會有訊號,如圖 intrig 跟 intrig\_delay 相乘只會是零




```
always@(posedge clk)
in_trig_delay <= in_trig;
assign one_pulse_next = in_trig & in_trig_delay;
always@(posedge clk)
   out_pulse <= one_pulse_next;</pre>
```

### Disscussion

這題我把我的想法打上去就成功了,意外的順利,唯一遇到的麻煩點是在,我直接把 5-1 的 FILE 加進來,結果我在修改時竟然把 5-1 的內容改掉了,後來只好再開一個 FILE,並用複製貼上的方式。

這題還有一個問題,就是我使用沒有修改果的 ONE\_PULSE 竟然也成功了(one\_pulse\_next = in\_trig & ~in\_trig\_delay),可是我覺得這不符合邏輯阿,如果要乘上~in\_trig\_delay,就算短於 CLK 還是會有訊號(如圖),感覺我對這部分理解還不是很清楚。



結果就是,快速的按下 BUTTON 是 PAUSE/START,按住約莫 1sec 就回到 30 並暫停。

### **CONCLUSION**

5-1 花的時間讓我對 push button 心生恐懼,結果 5-2 居然一次成功,真是爽爆了,唯一的遺憾是對 one\_pulse 那邊沒搞很清楚,所以感覺是矇到的。


# 第三題

前言: 這題由於與第二題相似,於是也只討論不同的部分


# Design specification

```
(1) Input / output
module main(clk, pb_in, pb_mode, led, D_ssd, ssd_ctl);
    input clk;
    input pb_in;
    input pb_mode;
    output reg [15:0]led;
    output [7:0]D_ssd;
    output [3:0]ssd_ctl;
    wire rst_h;
    wire pb_debounced_rst;
    wire pb_debounced;
    wire pb_debounced_mode;
    wire out_pulse_mode;
    wire clk 1hz;
    wire clk_100hz;
    wire [1:0]clk_scan;
    wire out_pulse;
    wire [3:0]limit;
    wire [3:0] ssd_in;
    wire [3:0] value0;
    wire [3:0] value1;
    wire check;
    wire count_en;
    wire END;
    wire [1:0]borrow;
    wire current_state;
module FSM mode(in, rst, out);
    input in;
    input rst;
    output reg [3:0]out;
    reg state;
    reg state_next;
```

(2) Block diagram



與 5-2 主要不同的地方是這裡



### **DESIGN IMPLEMENTATION**

# (1) I / O PINS

L1 [get\_ports led[15]]

P1 [get\_ports led[14]]

N3 [get\_ports led[13]]

P3 [get\_ports led[12]]

U3 [get\_ports led[11]]

W3 [get\_ports led[10]]

V3 [get\_ports led[9]]

V13 [get\_ports led[8]]

V14 [get\_ports led[7]]

```
U14 [get ports led[6]]
 U15 [get_ports led[5]]
 W18 [get_ports led[4]]
 V19 [get_ports led[3]]
 U19 [get_ports led[2]]
 E19 [get ports led[1]]
 U16 [get_ports led[0]]
 W4 [get_ports ssd_ctl[3]]
 V4 [get ports ssd ctl[2]]
 U4 [get_ports ssd_ctl[1]]
 U2 [get_ports ssd_ctl[0]]
 W7 [get ports D ssd[7]]
 W6 [get_ports D_ssd[6]]
 U8 [get_ports D_ssd[5]]
 V8 [get ports D ssd[4]]
 U5 [get_ports D_ssd[3]]
 V5 [get_ports D_ssd[2]]
 U7 [get_ports D_ssd[1]]
 V7 [get_ports D_ssd[0]]
 U18 [get_ports pb_in]
 W5 [get_ports clk]
 T18 [get_ports pb_mode]
```

## (2) Verilog code

#### Module main


```
clk_generator U0(.clk(clk), .clk_1hz(clk_1hz), .clk_100hz(clk_100hz), .clk_scan(clk_scan));
debounce U1(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced));
debounce U21(.clk(clk_100hz), .pb_in(pb_in), .pb_debounced(pb_debounced_rst));
debounce U8(.clk(clk_100hz), .pb_in(pb_mode), .pb_debounced(pb_debounced_mode));
one_pulse U2(.clk(clk), .in_trig(pb_debounced), .out_pulse(out_pulse));
one_pulse U22(.clk(clk), .in_trig(pb_debounced_mode), .out_pulse(rst_h));
one_pulse U52(.clk(clk), .in_trig(pb_debounced_mode), .out_pulse(out_pulse_mode));
FSM U5(.count_en(count_en), .in(out_pulse), .rst_h(rst_h), .current_state(current_state));
FSM_mode U11(.in(out_pulse_mode), .out(limit));
BCD_DOWN digit1(.limit(4'b0000), .clk(clk_1hz), .rst_h(rst_h), .decrease(count_en & ~END), .q(value0), .borrow(borrow[0]));
BCD_DOWN digit2(.limit(limit), .clk(clk_1hz), .rst_h(rst_h), .decrease(borrow[0]), .q(value1), .borrow(borrow[1]));
scan U4(.ssd_ctl(ssd_ctl), .ssd_in(ssd_in), .cnt1(value0), .cnt2(value1), .control(clk_scan));
display U3(.D_ssd(D_ssd), .in(ssd_in));
check U222(.in1(value1), .in2(value0), .out(END));
```

這題多設了一個 push button(pb\_mode) 來控制 change mode 之 input

我還寫了一個 FSM(FSM\_mode)去控制 mode,然後她的 output 結果就只有 3 跟 6,並接到 BCD\_DOWN 的 limit(初始值)

FSM\_mode U11(.in(out\_pulse\_mode), .out(limit));
BCD\_DOWN

digit2(.limit(limit), .clk(clk\_1hz), .rst\_h(rst\_h), .decrease(borrow[0]), .q
(value1), .borrow(borrow[1]));



所以 BCD\_DOWN 的初始值就只會在 30 跟 60 之間切換 其餘線路都與 5-2 同

# MODULE FSM\_mode

我只接用 in 來當 trigger,不接 clk 了

else out = 4'b0011;

如果 state = 1 是 60, state = 0 是 30, in = 1 就切換

```
always@* state = state_next;
always@(posedge in) state_next <= ~state;
always@*
  if (state) out = 4'b0110;</pre>
```

### Module scan

Module scan 多加了這些,為了顯示出 1.00

one 是個位、tenth 是十位、第三位是'.'、第四位是分鐘

這裡是判斷如果 input == 60 則顯示 1.00

```
reg [3:0]one;
reg [3:0]tenth;
reg min;

always@*
    if (cnt1 == 4'b0000 && cnt2 == 4'b0110) begin
        one = 4'b0000;
        tenth = 4'b0000;
        min = 1'b1;
    end

    else begin
        one = cnt1;
        tenth = cnt2;
        min = 1'b0;
    end
```


#### DISCUSSION

# 這次我 FSM 再試試老師的方法

```
// FSM state decision
always @*
                                                begin
 case (state)
                                                 next_state = `STAT_DEF;
  `STAT_PAUSE:
                                                 count_enable = `DISABLED;
  if (in)
                                                end
   begin
                                               Endcase
    next_state = `STAT_COUNT;
    count_enable = `ENABLED;
   end
                                               // FSM state transition
                                               always @(posedge clk or negedge rst_n)
   begin
                                               if (~rst_n)
   next_state = `STAT_PAUSE;
                                                state <= `STAT_PAUSE;
    count_enable = `DISABLED;
   end
                                                state <= next_state;
  STAT_COUNT:
  if (in)
                                               endmodule
   begin
   next_state = `STAT_PAUSE;
    count_enable = `DISABLED;
                                             STATE_PAUSE
                                                                   STATE_COUNT
   end
   else
                                         0/0
                                                                         S1
   begin
    next_state = `STAT_COUNT;
   count_enable = `ENABLED;
   end
```

然後 one\_pule 跟 FSM 的 CLK 都接 100hz,可是還是沒有用,於是我還是採用比較奇怪的打法。

途中我遇到的問題有按下 change\_mode 顯示的卻是 0.f0



後來發現我把 4'b0110 打成 4'd0110

還有一個問題我還沒解決,那就是 program device 完的初始值是 0.20,可是我明明完全沒有寫到 2 這個數字,我懷疑是某些東西 沒有初始值,所以加上 rst 或用 initial 給值,但都沒用,所以又刪掉了。

這題其實只是 5-2 再多接一個 push button 跟 FSM。想法上沒很難,但還是要 DE 一堆 BUG。

### **CONCLUSION**

打完 LAB05 這幾題,讓我覺得 VERILOG 真的是一個很難的東西,有時候你知道自己有錯,卻很難 DEBUG,感覺自己邏輯沒有打錯,可是還是會錯,CLK 的問題也是很麻煩,時間差也會影響

很大,但是卻很難思考到問題所在,像 FSM 的問題我也不知道出在哪裡。