# Digital IC Design

# **Exercise 5 Supplement**


**Professor Po-Tsang Huang** 

International College of Semiconductor Technology National Yang Ming Chiao Tung University




## **Clock gating**

Example code




#### Construct 3x3 convolution kernel



- In this exercise, you need to design the 3x3 convolution kernels
  - Use the Pattern provided by TA to verify your design.

# Synthesis and verify 3x3 convolution kernel



- Synthesis the 3x3 convolution kernel.
- Run the gate level simulation of 3x3 convolution kernels to verify your design and generate the .fsdb for power measurement.

### Measure power of 3x3 convolution kernel

