## 數位積體電路

### Lab5

# 智能系統所 312581006 張宸瑋

## **5-1 Sequential circuits**


Implement a 3x3 convolution kernel without clock gating.

- Area  $\leq$ 5,100  $\mu$ m2
- Clock period≤1ns

### 實驗流程:

1. 透過irun TESTBED.v -define RTL -debug -notimingchecks -loadpli1 debpli:novas\_pli\_boot指令進行驗證,確認功能無誤。





透過 nWave 查看波型是否正確

2. 透過 dc\_shell-t -f syn.tcl | tee syn.log 進行合成

```
add_2_root_add_0_root_add_156_8/U1_15/SN (FAx1_ASAP7_75t_R)

add_2_root_add_0_root_add_156_8/U32/Y (INVx1_ASAP7_75t_R)

add_2_root_add_0_root_add_156_8/SUMI[15] (Convolution_DW01_add_4)

add_0_root_add_0_root_add_156_8/B[15] (Convolution_DW01_add_4)

add_0_root_add_0_root_add_156_8/U1_15/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_15/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_15/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_16/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_17/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_17/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U1_17/CON (FAx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)

add_0_root_add_0_root_add_156_8/U3/Y (INVx1_ASAP7_75t_R)


add_0_root_add_0_root_add_156_8/SUM[18] (Convolution_DW01_add_0)

add_0_root_add_0_root_a
```

#### Report/timing

### Report/area

3. 進行 GATE level 驗證,透過 irun TESTBED.v -define GATE -debug -v asap7sc7p5t\_SIMPLE\_RVT\_TT\_08302018.v asap7sc7p5t\_SEQ\_RVT\_TT\_08302018.v asap7sc7p5t\_INVBUF\_RVT\_TT\_08302018.v -nontcglitch -loadpli1 debpli:novas\_pli\_boot 指令進行驗證



## **5-2 Power Analysis of sequential circuits**


Use the pattern provided by TA to generate the waveform under gate-level simulation, and measure the power consumption of 3x3 convolution kernel using PrimePower

1. 透過PrimePower測量5-1的3\*3 convolution的power

### 2. Power reduction using a data-driven clock gating technique

Based on the gating cell: ICGx3\_ASAP7\_75t\_R

- Power  $\leq$ **150**  $\mu$ *W*
- Pattern CANNOT be modified
- 2.1 透過irun TESTBED.v -define RTL -debug -notimingchecks -loadplil debpli:novas\_pli\_boot指令進行驗證,確認功能無誤。



2.2 透過dc\_shell-t -f syn.tcl | tee syn.log進行合成

```
add_0_root_add_0_root_add_169_8/U1_17/CON (FAx1_ASAP7_75t_R)
                                                                                     913.25 r
add_0_root_add_0_root_add_169_8/U7/Y (INVx1_ASAP7_75t_R)
14.70
                                                                                     927.95 f
add_0_root_add_0_root_add_169_8/U4/Y (NAND2xp33_ASAP7_75t_R)
                                                                                     941.99 r
add\_0\_root\_add\_169\_8/U5/Y\ (INVxp67\_ASAP7\_75t\_R)
                                                                         9.13
                                                                                     951.12 f
add_0_root_add_0_root_add_169_8/SUM[19] (Convolution_DW01_add_0)
                                                                         0.00
                                                                                     951.12 f
                                                                                     972.31 f
982.35 r
U161/Y (OR2x2_ASAP7_75t_R)
U159/Y (NAND2xp5_ASAP7_75t_R)
Reg_Out_OFM_reg[19]/D (ASYNC_DFFHx1_ASAP7_75t_R)
data arrival time
                                                                        21.19
                                                                                     982.35 r
                                                                                     982.35
clock clk (rise edge)
clock network delay (ideal)
Reg_Out_OFM_reg[19]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
library setup time
data required time
                                                                      1000.00
                                                                       0.00
0.00
                                                                                    1000.00
                                                                                    1000.00 r
                                                                       -17.05
                                                                                     982.95
                                                                                     982.95
data required time
                                                                                     982.95
data arrival time
                                                                                    -982.35
slack (MET)
                                                                                       0.60
```

#### Report/timing

```
Library(s) Used:

asap7sc7p5t_INVBUF_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/lab_release_191006/asap7_
7p5t_library/rev25/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_TT_08302018.db)

asap7sc7p5t_SIMPLE_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/ASAP7_PDKandLIB_v1p6/lib_release_191006/asap7_
7p5t_library/rev25/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_TT_08302018.db)

asap7sc7p5t_SEQ_RVT_TT_08302018 (File: /RAID2/COURSE/dic/dic098/ASAP7_PDKandLIB_v1p6/ASAP7_PDKandLIB_v1p6/lib_release_191006/asap7_
7p5t_library/rev25/LIB/NLDM/asap7sc7p5t_SEQ_RVT_TT_08302018.db)

Number of ports:

830

Number of ports:
4328

Number of combinational cells:
3153

Number of combinational cells:
2961

Number of sacrops/black boxes:
0

Number of sacrops/black boxes:
0

Number of fmacrops/black boxes:
0

Number of references:
37

Combinational area:
4168.480304

Buf/Inv area:
458.628486

Noncombinational area:
4168.480304

Net Interconnect area:
undefined (No wire load specified)

Total cell area:
5230.837416

Total area:
undefined

1
```

#### Report/area

2. 3 進行GATE level驗證,透過irun TESTBED.v -define GATE -debug -v asap7sc7p5t\_SIMPLE\_RVT\_TT\_08302018.v asap7sc7p5t\_SEQ\_RVT\_TT\_08302018.v asap7sc7p5t\_INVBUF\_RVT\_TT\_08302018.v -nontcglitch -loadpli1 debpli:novas pli boot指令進行驗證

### 2.4 透過PrimePower測量power

```
Copyright (c) 1996 - 2019 Synopsys, Inc.
This software and the associated documentation are proprietary to Synopsys, Inc.
This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.
All other use, reproduction, or distribution of this software is strictly prohibited.

Last event time = 3060. Ins
fsdb2vcd: /RAID2/COUNSE/dic/dic/09/lab5/5-2/03_GATE/Convolution_SYN.fsdb is converted to stdout successfully.
report_power

seport : Time Based Power

desport : Time Based Power

design: Convolution
Version: P-2019.03-SPS-1

Date : Mon Dec 25 18958:21 2023

Attributes

I : Including register clock pin internal power

u - User defined power group

Power Fower Power Power

Power Power Power

Power Power Power

Power Power Power

Power (a) Attrs

Clock network 2.0000-06.05 1.238-08-08.902-06 (7.06%)
register

combinational 2.0970-05 2.052-05 2.5900-07 4.7470-05 (4.4%)
sequential 0.0000 0.0000 0.0000 0.0000 0.0000

Disk_Dox

0.0000 0.0000 0.0000 0.0000 0.0000 0.0000 0.0000

Disk_Dox

Net Switching Power = 3.604-05 (30.60%)

Cell Internal Power = 1.1740-04 (100.00%)

X Transition Power = 1.1740-04 (100.00%)

X Transition Power = -1.133-08

Glitching Power = 0.0000

Total Power = 1.1740-04 (100.00%)

X Transition Power = -1.133-08

Glitching Power = 0.0000

Total Power = 1.1740-04 (100.00%)

X Transition Power workshelp 'Use Sión'. (CMO-041)

Timing updates: 1 (1 teplicit of ovalicit) (0 incremental, 0 full)

Morisum memory usage for this session: 1106.48 MS

CPU usage for this session: 1106.08 WS

Thank you for using pt_shell!
```

3. Compare and analyze the area and critical path

#### 討論:

在這次的實驗中,我在三個地方加入了clock gating,分別是當input的值都等於 0 時,會把輸入訊號送到輸入訊號暫存的地方gate住,以及當weight\_valid以及out\_valid還沒等於 1 的時候也都會gate住,透過這樣的操作,我們在面積增加不多的情況下,power的消耗減少了一倍,因此在不需要使用到訊號時,將不會用到的訊號的clk關閉,能夠在不需要增加太多面積的情況下,大幅度的優化我們的訊號。

在critical path方面,我認為加了clock gating 僅是將電路處於閒置狀態時,將clock關閉,理論上不會影響到critical path,但是從報告的分析上來看,critical path卻改變了,我認為可能是因為我們加入的clock gating的邏輯,並沒有影響到critical path,但是卻增加了其他路徑的延遲,導致兩者的critical path不一樣。