Verilog Lab 測驗

班級: 資工二乙

姓名:蒲品憶

學號: 10927207

Counter

```
Ln#
      module Counter_sel( a, b, sel, clk, rst ,dout ) ;
 1
       input clk, rst ;
input[1:0] sel ;
 2
 3
      input[2:0] a, b;
 4
 5
      output reg[3:0] dout;
 6
      always@(posedge clk) begin
 8
 9
         if ( rst == 0 )
  dout <= 4'b0000 ;</pre>
10
11
12
13
          else
14
15
             if ( sel == 2'b01 )
16
               dout <= dout + 4'b0001;
17
18
             else if ( sel == 2'b00 )
               dout <= dout ;
19
20
             else if ( sel == 2'bl0 )
  dout <= { 1'b0, a } + { 1'b0, b } ;</pre>
21
22
23
      end
24
      endmodule
25
26
27
```


TM

```
module TM;
 1
 2
       reg clk, rst ;
reg[1:0] sel ;
 3
 4
       reg[2:0] a, b;
wire [3:0] dout;
 5
      parameter t = 200;
parameter th= 100;
 9
10
11
       Counter_sel U_Counter_sel ( .a(a), .b(b), .sel(sel), .clk(clk), .rst(rst), .dout(dout) );
12
13
       always #th clk=~clk;
14
15
       initial begin
         rst = 1 ;
sel = 2'b00 ;
clk = 0 ;
16
17
18
        a = 3'b000;
b = 3'b000;
19
20
21
         #t rst = 0;
#t rst = 1;
22
23
24
25
         #t sel = 2'b01;
26
         \#(t*12)sel = 2'b00 ;
28
29
         #(t*2) sel = 2'bl0;
a = 3'bl01;
b = 3'bl00;
30
31
32
33
         #t
         a = 3'b001;
34
         b = 3'b011;
35
36
37 🔷
        #t $stop;
38
        end
39
       endmodule
40
41
```


Wave

當 rst = 0 時 dout = 0


當 rst = 1 時



sel = 01 , dout = dout + 1



sel = 00 , dout = dout



sel = 10, dout = { 1'b0, a } + { 1'b0,. b }

pwd

VSIM 5> pwd # D:/Lab/Lab_test_10927207