## $ext{PAR} - ext{In-Term Exam} - ext{Course } 2021/22 ext{-Q2} \ ext{April } 6^{th}, 2022$

**Problem 1** (4 points) Given the following code using *Tareador* for task annotations:


```
#define R 8
#define BS 2
int x[R][N], y[R][N];
// initialization phase
for (int i=0; i< R; i++) {
   tareador_start_task ("init");
   for (int k=0; k<N; k++)
       x[i][k] = foo (i); // no other memory accesses inside foo
   tareador_end_task ("init");
// computation phase
for (int i=0; i<R; i+=BS) {
   tareador_start_task ("comp");
   for (int ii=max(1,i); ii<min(R-1,i+BS); ii++)
       for (int k=0; k<N; k++)
            y[ii][k] = compute (x[ii][k], x[ii-1][k], x[ii+1][k]);
                       // no other memory accesses inside compute
   tareador_end_task ("comp");
```

Assume that the execution time for functions foo and compute is 2 and 20 time units, respectively, and that the execution cost in time for the rest of the code is negligible. We ask you to:

1. Draw the *Task Dependence Graph* (TDG) based on the above *Tareador* task definitions. Include for each task its name followed by the iteration number that generates it and its cost in time units (as a function of N).

2. Calculate the values for  $T_1, T_{\infty}$  and amount of Parallelism (as a function of N).

3. Given the following task allocation for P=8 processors (CPUs) and mapping of matrices x and y by rows to processors (R=8 and BS=2):



Matrix x mapped to 8 processors

Matrix y mapped to 4 processors

Write the expression that determines the execution time,  $T_8$  as a function of N, clearly identifying the contribution of the computation time and the data sharing overheads, assuming the data sharing model explained in class in which the overhead to perform a remote memory access is  $t_s + t_w \times m$ , being  $t_s$  the start-up time,  $t_w$  the time to transfer one element and m the number of elements to be transferred; at any time, each processor can simultaneously make one remote access to a different processor and serve one remote access from another processor.

**Problem 2** (2 points) The following figure shows the timing diagram for the sequential execution of an application on 1 processor:

function1	function2	function3	function4	function5	function6
4	4	8	4	4	8
time.					

The figure has a set of rectangles, each rectangle representing the serial execution of a function with its associated cost in time units. In a first attempt the programmer has been able to parallelize functions 1, 2, 3, 4 and 5, which can be ideally decomposed; function 6 remains sequential. We ask you to answer the following questions:

- 1. What is the parallel fraction  $\phi$ ?
- 2. Which would be the maximum speedup that you could achieve based on Amdahl's law  $(S_{p\to\infty})$ ?
- 3. Draw the time diagram of an ideal parallel execution of the application to obtain maximum speed-up with 4 processors. Which is the value for  $S_4$  that is achieved?

In a second attempt the programmer has been able to fully parallelize all funtions in the application (total workload of 32 time units), with ideal scalability. Please answer the following two questions:

- 4. Which should be the workload assigned to each processor when parallelized with P=8 processors and strong scaling?
- 5. Which should be the workload assigned to each processor when parallelized with P=8 processors and weak scaling?

**Problem 3** (4 points) Given the following code excerpt, including OpenMP directives, to be executed on a UMA architecture with 8 processors, each one with a 1 MB fully-associative cache memory, and cache coherence maintained with the simplest write—invalidate MSI protocol explained in class, sharing the access to 16 GB of main memory:

```
#define NUM_THREADS 8
                                  // N multiple of NUM_THREADS
#define N 262144
int a[N], b[N];
struct {
   int zeros[NUM_THREADS];
    int positives;
} count;
#pragma omp parallel num_threads(NUM_THREADS)
    int id = omp_get_thread_num();
    int num_elems = N / NUM_THREADS;
    for (int i=id*num_elems; i < (id+1)*num_elems; i++) {</pre>
        a[i] = a[i] * b[i];
        if (a[i] == 0) count.zeros[id]++;
        if (a[i]>0)
            #pragma omp atomic
            count.positives++;
    }
```

Observe that each implicit task executes a chunk of num\_elems consecutive iterations of the loop. Assume that processor i executes implicit task with id = i. Also assume that each integer (int) variable occupies 4 bytes, a memory (cache) line occupies 32 bytes, and that the initial address of vectors a and b as well as structure count are aligned with the start of a cache line. All other variables are stored in registers (not in memory). Processors have no cached copies of a, b and count in their private cache memories before starting the execution of the parallel region. We ask you to answer the following questions:

1. How many BusRd, BusRdX, BusUpgr and Flush commands will be placed BY EACH ONE of the 8 processors on the shared interconnection network (bus) due to accesses to **vectors a and b**.

- 2. How many memory lines does **structure count** occupy? Does the access to count in the program causes *true* and/or *false* sharing? Briefly reason your answer.
- 3. In order to reduce the coherence traffic that is caused by the accesses to **vector count.zeros** the programmer has changed the definition of count and the access to it, as follows:

```
struct {
   int zeros[NUM_THREADS*PADDING];
   int positives;
} count;
...
   if (a[i] == 0) count.zeros[id*PADDING]++;
```

Which would be the most appropriate value for constant PADDING? How many BusRd, BusRdX, BusUpgr and Flush commands will be placed BY EACH ONE of the 8 processors on the shared interconnection network (bus) due to accesses to count.zeros?

If the multiprocessor architecture is upgraded to a NUMA system with 8 nodes, each node with a single processor, a private cache memory of 1 MB, and a portion of main memory of 2 GB, and all variables (vectors a and b and structure count) are physically mapped to NUMA node 0 by the operating system (first touch policy) before starting the execution of the parallel region, with no cached copies in any of the nodes. We ask you to answer the following questions:

- 4. How many entries in the directory of each NUMA node will be used to store the coherence information for vectors a and b? After the execution of the parallel region, how many bits in the sharers list of each of these directory entries will be set to 1 and in which state will those memory lines be?
- 5. After executing the program the programmer realized that the access to count.positives was creating a performance bottleneck, so she/he proposed the following program transformation for the parallel region, making use of a per-thread copy tmppos of the shared variable count.positives, which is accumulated into it before exiting the parallel region:

```
#pragma omp parallel num_threads(NUM_THREADS)
{
    int tmppos = 0;
    int id = omp_get_thread_num();
    int num_elems = N / NUM_THREADS;
    for (int i=id*num_elems; i < (id+1)*num_elems; i++) {
        a[i] = a[i] * b[i];
        if (a[i] == 0) count.zeros[id]++;
        if (a[i]>0) tmppos++;
    }
    #pragma omp atomic
    count.positives = count.positives + tmppos;
}
```

Assume that the processor in NUMA node 0 is the first executing #pragma omp atomic and that its execution ensures read/write atomicity in the access to count.positives (i.e. while one processor is accessing to it inside the pragma no other processors will be able to access it). Which of the following statements is/are true? (selected wrong statements penalize the mark that you can obtain in this question)

- (a) The proposed transformation can never improve performance since the number of of positives found in vector a does not change.
- (b) If the number of positive results in vector a is much larger than 1, the ONLY improvement in performance comes from the fact that #pragma omp atomic has been removed from the loop body.
- (c) The last processor x executing #pragma omp atomic will first send a  $RdReq_{x\to 0}$  command, which will provoke a  $Fetch_{0\to y}$  command to the remote node y that performed the previous update. As a consequence,  $Dreply_{y\to 0}$  and  $Dreply_{0\to x}$  will be generated in order to get the updated line in processor x. The line is also updated in main memory of node 0.
- (d) After that, the same processor x will send an  $UpgrReq_{x\to 0}$  to change the state of the line in the home node and an  $Invalidate_{x\to y}$  command to invalidate the copy in cache of node y, which will reply with an  $Ack_{y\to x}$  to notify the completion of the command.
- (e) At the end of the parallel region the directory entry associated to the memory line containing count.positives will be in state M with only the bit associated to node x in the sharers list active to 1.

**Note:** Command<sub> $a \to b$ </sub> refers to a NUMA command sent from node a to node b.