$ext{PAR} - ext{In-Term Exam} - ext{Course } 2022/23\text{-Q2} \ ext{April } 26^{th}, 2023$


Problem 1 (5.0 points) Given the following code instrumented with *Tareador*:

```
#define N 6 // always a multiple of 2
int m[N][N];
// initialization
for (int i=0; i<N-1; i+=2) { // loop step is 2
  sprintf(label, "init-%d", i);
  tareador_start_task(label);
   for (int k=0; k<N; k++) {
     m[i][k]
              = foo(m[i][k], i);
      m[i+1][k] = foo(m[i][k], i);
   tareador_end_task(label);
}
// calculation
for (int i=1; i<N; i++) { // loop step is 1
  sprintf(label, "calc-%d", i);
  tareador_start_task(label);
  for (int k=0; k<N; k++)
     m[i][k] = goo(m[i-1][k], m[i][k]);
  tareador_end_task(label);
}
```

Assume that the execution time for each init-i and calc-i task is 20 and 4 time units, respectively, functions foo() and goo() do not perform any memory access and that the execution cost in time for the rest of the code is negligible. We ask you to:

1. (1.0 points) Draw the Task Dependence Graph (TDG) based on the above Tareador task definitions and for N=6. Include for each task its name and its cost in time units. Notice that the outer loop in the initialization phase has a step value of 2.

Solution:



2. (1.0 points) Compute the values for T_1 , T_{∞} , the amount of *Parallelism* and P_{min} . Draw the temporal diagram for the execution of the TDG on P_{min} processors.


Solution:

 $T_1 = 20 \times 3 + 4 \times 5 = 80$ time units.

 $T_{\infty}=20+4\times 5=40$ time units , determined by the critical path: init-0, calc-1, calc-2, calc-3, calc-4, calc-5.


$$Par = 80/40 = 2$$

 $P_{min} = 3$ as shown in the following temporal diagram.



3. (1.0 points) Indicate the best assignment for the tasks in the previous TDG to 2 processors that minimizes the computation time. Draw the temporal diagram showing the execution of the TDG with the proposed mapping. Compute the values for T_2 and S_2 .

Solution:



$$T_2 = 2 \times 20 + 2 \times 4 = 48$$

$$S_2 = T_1/T_2 = 80/48 = 1.67$$

- 4. (2.0 points) Consider a distributed memory architecture with P processors and N any value multiple of 2. Let's assume that matrix m is stored in the memory of processor 0 and that the assignment of task to the P processors is as follows:
 - init-i tasks are assigned to P different processors (i.e. the number of processors P is equal to the number of tasks init-i).
 - All calc-i tasks are assigned to processor 0

We ask you to: Write the expression that determines the execution time, T_p as a function of N (NOT as a function of P, since P is directly related with the value of N), clearly identifying the contribution of the computation time and the data sharing overheads, assuming the data sharing model explained in class in which the overhead to perform a remote memory access is $t_s + t_w \times m$, being t_s the start-up time, t_w the time to transfer one element and m the number of elements to be transferred; at a given time, a processor can only perform one remote access to another processor and serve one remote access from another processor.

Solution:

Let's write the expression for T_p considering on one hand the contribution from the computation part as T_{comp} and on the other the contribution from data sharing overhead as T_{ov} .

The critical path in the given task allocation to processors is given by the sequence: *init-0*, *calc-1*, *calc-2*, *calc-3*, *calc-4*, *calc-5*.

Consequently
$$T_{comp} = 20 + 4 \times (N-1)$$

The data sharing overhead impacts on T_p : 1) before the execution of all the *init-i* tasks (except for *init-0*), as matrix m is stored in the memory of processor 0; and after that 2) before the execution of all the $calc_i$ tasks (except for $calc_i$ which use the result data from init-0 on processor 0).

So we obtain from 1) $T_{ov1} = (N/2 - 1) \times (t_s + N \times t_w)$ We only need to access even rows. The odd rows will be generated in the initialization.

and from 2) $T_{ov2} = (N/2 - 1) \times (t_s + 2N \times t_w)$ We need updated even and odd rows.

Finally the expression for T_p is:

$$T_p = 20 + 4 \times (N - 1) + (N/2 - 1) \times (t_s + N \times t_w) + (N/2 - 1) \times (t_s + 2N \times t_w)$$

Problem 2 (5.0 points) Consider a multiprocessor system with a hybrid NUMA/UMA architecture composed of 2 identical NUMAnodes. Each NUMAnode has 16 Gbytes of main memory and 4 processors, each processor with its own private cache of 16 Mbytes. Memory cache lines are 16 bytes wide and data coherence is guaranteed using a *Write-Invalidate MSI protocol* within each NUMAnode and using a *Write-Invalidate MSU Directory-based* cache coherency protocol between NUMAnodes. Processors 0 to 3 belong to *NUMAnode0* and processors 4 to 7 to *NUMAnode1*. **We ask you to** answer the following two questions:

1. (1.0 point) Compute the total number of bits that are necessary in each cache memory to maintain the coherence, indicating the function of those bits.

Solution:

We need 2 state bits (MSI) for each line of cache memory. Each cache memory has $(16 \times 2^{20}) \div 16$ lines, that is 2^{20} lines; therefore the number of bits per cache is $2^{20} \times 2 = 2^{21}$ bits.

2. (1.0 point) Compute the total number of bits that are necessary in each NUMAnode's directory to maintain the coherence, indicating the function of those bits.

Solution:

We need 2 state bits (MSU) and 2 presence bits for each line of main memory. For the overall 16 GB, this is $(16 \times 2^{30}) \div 16$ lines, that is 2^{30} lines; therefore the number of bits in the directory is $2^{30} \times (2+2) = 2^{32}$ bits.

Given the following OpenMP code to be executed on the multiprocessor system described above:

```
#define NUM_THREADS 8
#define M 1
int hist[NUM_THREADS][M];
#pragma omp parallel num_threads(NUM_THREADS)
{
  int id=omp_get_thread_num();
  hist[id][0]=foo();
}
```

and assuming that: 1) no accesses to hist are performed before the execution of the parallel region; 2) the initial memory address of hist is aligned to the beginning of a memory/cache line and other variables are stored in registers; 3) the size of an int data type is 4 bytes; and 4) the Operating System applies the "First touch" policy for data allocation in memory. We ask you to answer the following question:

3. (0.25 points) How many directory entries will be required to store the coherence information of hist and which NUMAnodes will hold them after the execution of the previous parallel region?

Solution:

hist size (in bytes) is: $NUM_THREADS*M*4=8*1*4=32$ bytes. Therefore, we require two memory/cache lines of 16 bytes to fit the full hist variable; and two directory entries are required to store the coherence information. The NUMAnodes that will hold can be figured out looking at the program. Thread i runs in processor i. So, threads 0 to 3 are running in NUMAnode 0 and any touch to first memory line of hist variable (positions hist[0][0] to hist[3][0]) will make this line to be hold in NUMAnode 0. Threads 4 to 7 are runing in NUMAnode 1 and will make second line of hist variable to be hold in NUMAnode 1.

Considering the following execution order for the multiple instances of hist[id][0]=foo(): id=0,2,4,6,1,3,5,7 and the fact that function foo() does not perform any memory access to any memory line, we ask you to:

4. (1.5 points) Complete the table in the provided answer sheet with the required information in its columns: affected $line_m$, hit or miss in cache, CPU command by processor k ($PrRd_k/PrWr_k$), bus transaction(s) by the Snoopy in processor k ($BusRd_k / BusRdX_k / BusUpgr_k / Flush_k / Nothing$), new line state (I/S/M) for the copies of $line_m$ in the affected processors, and directory entry information for the affected NUMAnode: number of node, state (U/S/M) and presence bits (0/1, where the lowest ordered bit, the rightmost one, corresponds to NUMAnode0).

After the execution of the previous parallel region processor 0 executes the following sequential code:

```
int sum = 0; // sum is stored in a register
for (int i=0; i<8; i++) // i is stored in a register
  sum += hist[i][0];</pre>
```

5. We ask you to answer the following questions:

• (0.25 points) During the execution of the sequential code by processor 0, do you expect any coherence protocol transaction/s between the two NUMANodes?

Solution:

Yes. There should be a $RdReq_{0to1}$ and $DReply_{1to0}$ to obtain the second memory line of hist, hold in NUMAnode 1.

• (0.25 points) Once the sequential code has been executed, which will be the home NUMAnode for the memory lines containing hist accessed by processor 0?

Solution:

Once a memory line is hold in a NUMAnode, its NUMAnode home will remain the same for the full execution. Therefore, no changes happen due to processor 0 accesses, and first and second line of hist remain in NUMAnode 0 and 1, respectively.

• (0.25 points) Which will be the value of the state and presence bits in the directory for those memory lines?

Solution:

For the first line of hist, the coherence information in the directory entry is the following: state: shared and presence bits: 01, meaning that the memory line is shared with one or more clean copies in NUMAnode 0.

For the second line of hist, the coherence information in the directory entry is the following: state: shared and presence bits: 11, meaning that the memory line is shared with one or more clean copies in NUMAnodes 0 and 1.

And finally,

6. (0.5 points) Do you observe any potential efficiency problem in the parallel region related to the cache coherence protocol? Briefly justify your answer and indicate a modification of the code that avoids this problem.

Solution: There is false sharing accessing to hist variable. Threads are updating consecutive positions of a memory line. The modification should make each position of hist[i][0] to be in different memory lines. That can be done by making M constant to be 4. M equal 4 makes that each row of hist requires 16 bytes, which is the size of a full memory line, and then, accesses to hist[i][0] do not share memory lines.

Student name:	
---------------	--

Answer for question 2.4

Time		Affected	hit or	Processor	Bus	Processor : Cache	Directory entry		
Unit		$line_m$	miss	command	${\rm transaction/s}$	line state	NUMAnode #	State	Presence bits
1	hist[0][0]=foo()								
2	hist[2][0]=foo()								
3	hist[4][0]=foo()								
4	hist[6][0]=foo()								
5	hist[1][0]=foo()								
6	hist[3][0]=foo()								
7	hist[5][0]=foo()								
8	hist[7][0]=foo()								

Student name:

Answer for question 2.4

Time		Affected	hit or	Processor	Bus	Processor : Cache	Directory entry		
Unit		$line_m$	miss	command	transaction/s	line state	${\rm NUMAnode}~\#$	State	Presence bits
1	hist[0][0]=foo()	0	miss	$PrWr_0$	$BusRdX_0$	0:M	0	М	01
2	hist[2][0]=foo()	0	miss	$PrWr_2$	$BusRdX_2$ $Flush_0$	2:M 0:I	0	M	01
3	hist[4][0]=foo()	1	miss	$PrWr_4$	$BusRdX_4$	4:M	1	M	10
4	hist[6][0]=foo()	1	miss	$PrWr_6$	$BusRdX_6$ $Flush_4$	6:M 4:I	1	M	10
5	hist[1][0]=foo()	0	miss	$PrWr_1$	$BusRdX_1$ $Flush_2$	1:M 2:I	0	М	01
6	hist[3][0]=foo()	0	miss	$PrWr_3$	$BusRdX_3$ $Flush_1$	3:M 1:I	0	М	01
7	hist[5][0]=foo()	1	miss	$PrWr_5$	$BusRdX_5$ $Flush_6$	5:M 6:I	1	М	10
8	hist[7][0]=foo()	1	miss	$PrWr_7$	$BusRdX_{7} \ Flush_{5}$	7:M 5:I	1	M	10