UM-SJTU JOINT INSTITUTE VE470

Homework 3

Lin Yipeng ID: 518370910060

June 22, 2022

1 Q1

1.1 1

Assume there are bypass from EX/MEM to EX and from MEM/WB to EX. For each pipeline, it will have 8 bypass paths, 2 targetting at each pipeline. In total there will be 32 bypass paths. Each bypass path will have 2 wires as they need to be connected to two mux in EX stage, so there will be 64 wires. There will be 2 mux for each pipeline, so 8 mux in total. There will be additionally 8 inputs to select from bypasses.

1.2 2

Assume there are bypass from EX/MEM to EX and from MEM/WB to EX. For each pipeline, it will have 4 bypass paths, 2 targetting at each pipeline in the cluster. In total there will be 16 bypass paths. Each bypass path will have 2 wires as they need to be connected to two mux in EX stage, so there will be 32 wires. There will be 2 mux for each pipeline, so 8 mux in total. There will be additionally 4 inputs to select from bypasses.

2 Q2

2.1 1

Write-read

- L3 L2
- L4 L2
- L4 L3
- L5 L4

Write-write

- L2 L1
- L5 L1
- L5 L2

Read-write

- L4 L1
- L4 L2
- L5 L1
- L5 L2

	DST			DST			DST			DST			DST			DST				Instruction	ns
L1	R1			R5																R5 = 100	
L2	R1	R2	R4				R6	R2	R4											R6 = R2 + R	4
L3	R2	R4								R7	R4									R7 = R4	
L4	R4	R1	R3										R8	R6	R3					R8 = R6 + R	3
L5	R1	R1														R9	R6			R9 = R6 + 3	0
		Init Map Free list		L1				L2		L3		L4		L5			Final				
	M			M	ар	Free list	M	ар	Free list	M	ар	Free list									
	R1		R5	R1	R5		R1	R6		R1	R6		R1	R6		R1	R9		R1	R9	
	R2		R6	R2		R6	R2			R2	R7		R2	R7		R2	R7		R2	R7	
	R3		R7	R3		R7	R3		R7	R3			R3			R3			R3	R3	
	R4		R8	R4		R8	R4		R8	R4		R8	R4	R8		R4	R8		R4	R8	
			R9			R9			R9			R9			R9			R9			R9
			R10			R10			R10			R10			R10			R10			R10

$2.2 \quad 2$

3 Q3

- 1. VLIM depends heavily on compilers to fit instructions into a long instruction to solve interdependence. The compiler need to be smart enough to prevent hazard from happening.
- 2. When encounter instructions that can't be combined into a VLIW, i.e. some instructions can't be processed parallel, NOP will be inserted into the VLIW, reducing the number of instructions that can be processed parallel.

4 Q4

Assume there are bypass from EX/MEM to EX and from MEM/WB to EX. See attached.

5 Q5

5.1 1

When x1 and x5 are not ready (1 - 2 and 4 can't be issued), x2 or x6 doesn't have the same value as x3 (5 can be issued), and x2 and x8 have the same value (3 can't be issued), then instruction 5 will be executed before others.

5.2 2

It's not possible. This is because instruction 4 depends on the value of x6 and x6 can only be obtained after instruction 3 is executed.

	C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13
ld [r1] → r3	F	Di	I	RR	Х	M1	M2	W	С					
mult r3*r2 \rightarrow r4	F	Di				I	RR	X	X1	X2	W	С		
add r2+r5 → r4		F	Di	I	RR	X	W					С		
or r4^r6 → r7		F	Di		I	RR	X	W					С	
sub r7-3 → r8			F	Di		I	RR	Χ	W				С	
ld [r9] → r7			F	Di	I	RR	Х	M1	M2	W				С
Ready Table														
p1	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p2	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	F	F	F
p3	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	F	F
p4	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	F	F
p5	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p6	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p7	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p8	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p9	YES	YES	YES	YES	YES	YES	YES	YES	F	F	F	F	F	F
p10	NO	NO	NO	NO	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p11	NO	NO	NO	NO	NO	NO	NO	YES	YES	YES	YES	F	F	F
p12	F	NO	NO	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
p13	F	NO	NO	NO	YES	YES	YES	YES	YES	YES	YES	YES	YES	F
p14	F	F	NO	NO	NO	YES	YES	YES	YES	YES	YES	YES	YES	YES
p15	F	F	NO	NO	NO	NO	YES	YES	YES	YES	YES	YES	YES	YES
	!		•		-		!		!	!		!		
C1	Instruction	src1	R	src2	R	dst	Bday		Т	lap Table			ROB	
	ld	p8	Y	N	Y	p10			r1	p8		ld	p9	$\overline{}$
	mult	p10	N	p7	Y	p11			r2	p7		mult	p2	+
	- Indic	P = 0			1	1	<u> </u>		r3	p10		- Indic	P=	+
						+			r4	p11		+		+
									r5	p5				+
				+					r6	p1				+
			+	+	1	+		+	r7	p4	-			+
									r8	p3				-
									r9	p6				+
									113	lbο				
C2	Instruction	crc1	R	src2	R	dst	Bday	<u> </u>		lap Table	1	1	ROB	
C2	Ilistruction	13101	IN .	3102	IN .	ust	Биау			p8		ld		$\overline{}$
	mult.	n10	N		Y	n11	+ ,	1	r1 r2	p7			p9	+
	mult	p10	N	p7	Y	p11) 				mult	p2	
	add	p7	Y	p5	V	p12	1		r3	p10		add	p11	
	or	p12	N	p1	l Y	p13		<u> </u>	r4	p12		or	p4	
			+			+			r5	p5				
			+		1				r6	p1				
			1		1	1		1	r7	p13				
			1						r8	p3				
			1						r9	р6				
		,												
C3	Instruction	src1	R	src2	R	dst	Bday			lap Table			ROB	
									r1	p8		ld	p9	

	mult	p10	N	p7	lv	p11	0		r2	p7	mult	p2	
	IIIuit	pio	IIV	lb,	T .	hii	1		r3		add		
	0.5	n12	Υ	n1	V	n12	1		r4	p10		p11	
		p12	N	p1 N		p13	1			p11	or	p4	
		p13	Y			p14	2		r5	p5	sub	p3	
	ld	p6	I Y	N	Y	p15	2		r6 r7	p1	ld	p13	
										p15			
									r8	p14			
									r9	p6			
C4	1	l1	In.	l2	In.]	In day.	<u> </u>	1	<u> </u>		DOD	
C4	Instruction	STCI	R	src2	R	dst	Bday		-		1.1	ROB	1
		-10	 v		v	.44					ld	p9	
	mult	p10	Υ	p7	Y	p11	0				mult	p2	
											add	p11	
		10	ļ.,				ļ				or	p4	
	sub	p13	Υ	N	Υ	p14	2				sub	p3	
											ld	p13	
C.F.	I	la	I _D	La	I _D	Lia	In the		T .	<u> </u>		<u> </u>	<u> </u>
C5	Instruction	[src1	R	src2	R	dst	Bday						
cc		1	T	<u> </u>	<u> </u>	1	T.		<u> </u>	<u> </u>		505	
C6											<u> </u>	ROB	<u> </u>
			<u> </u>				-				ld	p9	
			<u> </u>								mult	p2	
											add	p11	DONE
											or	p4	
											sub	p3	
											ld	p13	
г	<u> </u>	1	1	1	1	1		r	1	T T			
C7			<u> </u>								<u> </u>	ROB	T= ==
			<u> </u>								ld .	p9	DONE
											mult	p2	
			<u> </u>								add		DONE
											or	p4	DONE
											sub	p3	
											ld	p13	
Г	1	1	1	1	1	1	1		1	Т Т	1		
C8												ROB	1
					ļ	ļ			ļ				
									ļ		mult	p2	
									ļ		add	p11	DONE
											or	p4	DONE
							1				sub	p3	DONE
											ld	p13	
<u></u>		,				,		<u> </u>	,	,			
C9												ROB	
											mult	p2	
I				1	I	1	1	l		1	add	p11	DONE
										 	auu		
											or	p4	DONE

C10										ROB	
									mult	p2	DONE
									add	p11	DONE
									or	p4	DONE
									sub	р3	DONE
									ld	p15	DONE
	•	•	•	•	•	•	•		•	•	•
C11									ROB		
									or	p4	DONE
									sub	р3	DONE
									ld	p15	DONE
C12										ROB	
									ld	p15	DONE
C13										ROB	