End-Term Examination (CBCS)(SUBJECTIVE TYPE)(OffLine) Course Name:<B.TECH ECE>, Semester:<4> (May, 2024)

Subject Code: BEC-204			
Time :3 Hours	Subject: Digital System Design		
Mile :5 Hours	Maximum Marks :60		

Note:Q. 1 is compulsory. Attempt one question each from the Units I, II, III & IV.

Q1			
	(a) What are the	(2.5*8=20)	
	(a) What are the various Delay Mechanisms in VHDL?		
	The fole of Library and Entity in VIIDIA		
(c) what is a transition matrix and how is it related to a discourse		Diagram.	
	" Ulgildi Cil Cilits What tactors should be	1 1 1	
	——————————————————————————————————————		
	1-77 toride is the fole of Design for testability in VHDL Designing	~?	
	try List the capabilities and limitations of FSM in digital logic do	sign.	
ts) billerefitiate between ROM, PLA and PAI			
	(h) What are Finite State Machines? Give some applications of	the same.	
	12 11	611133	1
Q2	Write the WID - 1		
1	Write the VHDL code for full Subtractor and 4x1 MUX in	(10)	
Q3	Data Flow and Behavioral modeling.		
The same of the sa	Explain the role of test benches in VHDL Design. What are	(10)	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	the data types and data objects in VHDL.		
04	UNIT-II		
Q4	Define the concept of secondary state assignment. Describe	(10)	
	the steps involved in realizing a state table from a verbal		
	description and provide an example to illustrate your		
05	explanation.	STAR BAR	
Q5	(a) Draw the state diagram and state table for D, T, S-R and J-	(5)	
34 Cark 37 for	K flip flop.		
	(b) Explain the method (steps) which is used to reduce the	(5)	
	flow tables of completely and incompletely specified		
	sequential machines?		
	UNIT-III	100	
Q6	What are the race and hazard problems that occur in the	(10)	
and a	asynchronous sequential machines and how can they be		
1	mitigated through circuit design techniques.	(40)	4.00
Q7	Differentiate between Mealy and Moore model machines.	(10)	
	Draw a state diagram, state table and transition table for a		
	sequence 1010 (non-overlap) by using Mealy model.		
	UNIT-IV	(10)	
Q8	What is RTL synthesis in VHDL and how is it different from	(10)	
	behavioral synthesis? What is the role of simulation tools in		
	the EDA process?		
Q9	(a) Differentiate between FPGA and CPLD logic devices.	(5)	
	(b) Design full adder using PLA and PAL logic devices.	(5)	