

# **Update on Ara**

09/06/2021

Matheus Cavalcante
Matteo Perotti
Alessandro Ottaviano

Professor Luca Benini Integrated Systems Laboratory ETH Zürich

ETH Zürich

# Yun Chip



### The first Tapeout of Ara (tsmc65)

- Ara (RISC-V vector accelerator)
- Ariane
- JTAG + Debug Module
- 64 KiB SRAM
- BootROM
- UART (tx only)
- CSRs
- Status from Ara, Ariane, CSRs


ETH Zürich

ETH Zürich

# $\Box \Pi \Pi$ **Yun - Architectural Overview** YUN **JTAG** CVA6 **ARA DEBUG** Module **AXI XBAR Boot CSRs UART ROM SRAM**

# **Yun - Detailed Overview**






#### Yun - Clock Domain



- Single clock domain
- **Target frequency:** 250 MHz
- Two views:
  - **Functional**
  - Test (scan chain)



# Yun - Verification Strategy (RTL + Post Synthesis)



- Ariane stuck at wfi in the BootROM
- Load program binary through JTAG into SRAM
- When loading is over, Debug Module fires an interrupt
  - Alternatively: external wake-up for Ariane (dedicated PIN)
- Ariane jumps to the SRAM program
- Several debug probes:
  - Is Ariane idle?
  - Is Ara idle?
  - Are Ara internal sub-modules idle? (VLU, VSU, VSLD, VALU, VMFPU, ...)
- Delimitate kernel with dedicated PIN toggling (special CSR bit)
- Dedicated PIN to detect EOC (End Of Computation)
- Dedicated PIN to read the return value
- UART TX to implement printf

ETH Zürich | 6 |