

Update on Ara

10/10/2021

Matteo Perotti

Matheus Cavalcante

Professor Luca Benini Integrated Systems Laboratory ETH Zürich

ETH Zürich

Summary

- Research Paper
 - DAC22

- T-HEAD C906
 - Exploration
- Small Matrices problem
 - Parametrize cache line width (CVA6)

ETH Zürich | 2

Research Paper

- New Ara architecture and features
- RVV 0.5 to RVV 1.0 differences
- Impact on architecture with Lanes
 - Vector register file
 - Shuffle/deshuffle
 - Reshuffle
 - Mask unit

Analyze small matrices performance

ETH Zürich | 3



T-HEAD C906

- ✓ Initial exploration
- Environment setup and bug fixes
- ✓ Simulation of scalar code
- Simulation of V code -> V extension was not open-sourced

FTH Zürich



Small matrices (fmatmul)

WIP: parametrize cache line width in CVA6

Expected better performances due to fewer stalls

ETH Zürich | 5