

Update on Ara

25/01/2021

Matteo Perotti

Matheus Cavalcante

Nils Wistoff

Professor Luca Benini Integrated Systems Laboratory ETH Zürich

Summary

New benchmark

- Rol Align
- First implementation
- Bug fixes

SDF simulation... towards full power analysis


- Hello World
- fmatmul


Projects about Ara

- Test Yun
- Add missing instructions for RVV 1.0




ETH Zürich | 3 |







Image


Feature Map







Our Rols have variable size!



















Feature Map

ETH Zürich

10









Feature Map


ETH Zürich


11






Repeat for each subregion, for every "channel", for every Rol







First Rol Align Vector implementation: parallelize on d' (depth)

ETH Zürich | 13 |





First Rol Align Vector implementation: parallelize on d' (depth)



ETH Zürich | 15

Map



Rol Align

First porting of https://github.com/longcw/RoIAlign.pytorch




Rol Align


- First porting of https://github.com/longcw/RolAlign.pytorch
- Input feature map ordering in memory?
 - If depth is contiguous: unit-strided memory operations (bursts)
 - Otherwise: strided memory operations (no bursts)

Rol Align


- First porting of https://github.com/longcw/RolAlign.pytorch
- Input feature map ordering in memory?
 - If depth is contiguous: unit-strided memory operations (bursts)
 - Otherwise: strided memory operations (no bursts)
- Bugs on the hazard checks engine

Bug fixing







When a previous instruction finishes, it clears the hazard bits of the dependant instruction



When a previous instruction finishes, it clears the hazard bits of the dependant instruction




More pipe regs, more places to check for hazard bits clearing In some parts of the code, this was not easy to do



Solution: GLOBAL HAZARD TABLE in main sequencer Directly forwarded to the operand requesters

Other bugs and misc

- Early grant
 - Some units write in a buffer before the V RegFile
 - Writing to the buffer should not clear the hazard bits
 - Hazard bits cleared when the write-back happens
- FPU fdiv and fsqrt
 - FPU was getting stuck with some fdiv/fsqrt
- Handling PRs of the previous work



Simulation with SDF

- Milestone for
 - Verification
 - Accurate Power Analysis
- Hard to make it work with the new flow
- Issues with SDF formats, tools bugs...
- We successfully simulated Hello World!
- We are working on the fmatmul



Projects

- Yun is back
 - Test it and measure power consumption and energy efficiency
- Student Projects
 - Extend Ara with the missing features for RVV 1.0