

Update on Ara

26/05/2021

Matteo Perotti

Matheus Cavalcante

Nils Wistoff

Professor Luca Benini Integrated Systems Laboratory ETH Zürich

Ongoing work

- Benchmarks + Verification
 - Jacobi2d now works
 - Fixed:
 - Misaligned stores
 - Misc bugs
 - Added:
 - Strided memory operations
 - New riscv-tests
 - Misaligned mem ops
 - Strided mem ops
 - vsetivli (config)

TO



Aligned stores





VRF



vse64_v_u64m1(&mem_buf[0], ara_vec, vl); // vl == 6 elements

VRF

ETH Zürich


Support for aligned stores

```
vuint64m1 t ara vec = {0xb4092d9a981142fa, 0xd7548e553400af32,
                 vse64 v u64m1(&mem buf[0], ara vec, vl); // vl == 6 elements
                                                         VRF
                     store_buffer
                  0xb4092d9a981142fa
                   0xd7548e553400af32
   VSTU
                                          32 Byte buffer
                   0xa0a0a0a0a0a0a0a0
                   0x3333333333333333
```



vse64_v_u64m1(&mem_buf[0], ara_vec, vl); // vl == 6 elements

store buffer



ETH Zürich

8


ETH Zürich

Support for aligned stores

vse64_v_u64m1(&mem_buf[0], ara_vec, vl); // vl == 6 elements

mem_buf[0]

16 Byte AXI Data Bus



vse64_v_u64m1(&mem_buf[0], ara_vec, vl); // vl == 6 elements

mem_buf[0]

16 Byte AXI Data Bus



0x100

store_buffer

0xb4092d9a981142fa 0xd7548e553400af32 0xa0a0a0a0a0a0a0a0 0x333333333333333333


32 Byte buffer

ETH Zürich

vse64_v_u64m1(&mem_buf[0], ara_vec, vl); // vl == 6 elements

mem_buf[2]

16 Byte AXI Data Bus




0×110

store_buffer

32 Byte buffer

ETH Zürich





32 Byte buffer



Misaligned stores



VRF

vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements


VRF

```
vuint64m1 t ara vec = {0xb4092d9a981142fa, 0xd7548e553400af32,
                 vse64 v u64m1(&mem_buf[1], ara vec, vl); // vl == 6 elements
                                                         VRF
                     store buffer
                  0xb4092d9a981142fa
                   0xd7548e553400af32
   VSTU
                                          32 Byte buffer
                   0xa0a0a0a0a0a0a0a0
                   0x3333333333333333
```



• vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements


store buffer



vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements

mem_buf[0]

16 Byte AXI Data Bus



0xa0a0a0a0a0a0a0a0

0x3333333333333333

ETH Zürich

32 Byte buffer

0xfa 0x42 0x11 0x98 0x9a 0x2d 0x09 0xb4 0x100

0xb4092d9a981142fa
0xd7548e553400af32
0xa0a0a0a0a0a0a0a0

0x3333333333333333

32 Byte buffer

• vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements

mem_buf[2]

16 Byte AXI Data Bus



0x110

store_buffer

32 Byte buffer

ETH Zürich

vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements


mem_buf[2]

16 Byte AXI Data Bus

| 0x33 |
|------|------|------|------|------|------|------|------|
| | | | | | | | |

0x120

We need the next element to complete the AXI beat. But if we get the next element, we lose the previous one.



0x130

32 Byte buffer

Multiple solutions:

- Double buffer
 - We always keep also the next elements
- Independent ready-signals to the lanes
 - Each buffer entry can be updated independently
- Reduce the effective AXI width in case of misaligned store
 - Less intrusive solution
 - Faster to implement
 - Misaligned stores are not common




ETH Zürich

Support for misaligned stores


vse64_v_u64m1(&mem_buf[1], ara_vec, vl); // vl == 6 elements

mem_buf[0]

8 Byte effective AXI Data Bus




0×100



32 Byte buffer

mem_buf[2]

8 Byte effective AXI Data Bus




0x110


store buffer

0x120


32 Byte buffer




0x110 0x120



32 Byte buffer



32 Byte buffer



32 Byte buffer

32 Byte buffer

ETH Zürich