# CV32E40P User Manual

**OpenHW Group** 

# **CONTENTS:**

1	Changelog				
2	Introduction  2.1 License 2.2 Bus Interfaces 2.3 Standards Compliance 2.4 Synthesis guidelines 2.4.1 ASIC Synthesis 2.4.2 FPGA Synthesis 2.4.3 Synthesizing with the FPU  2.5 Contents 2.6 History 2.6.1 Memory-Protocol 2.6.2 RV32F Extensions 2.6.3 RV32A Extensions, Security and Memory Protection 2.6.4 CSR Address Re-Mapping 2.6.5 Interrupts 2.6.6 PULP HWLoop Spec 2.6.7 Compliancy, bug fixing, code clean-up, and documentation  2.7 References 2.8 Contributors				
3	Getting Started with CV32E40P  3.1 Clock Gating Cell				
4	Core Integration14.1 Instantiation Template14.2 Parameters14.3 Interfaces1				
5	Verification       1         5.1 v1.0.0 verification       1         5.2 v2.0.0 verification       1         5.2.1 Simulation verification       1         5.2.2 Formal verification       1         5.2.3 Reports       1         5.3 Tracer       1         5.3.1 Output file       1         5.3.2 Trace output format       1				
6	Pipeline Details 1				

	6.1 Hazards	20
7	Instruction Fetch 7.1 Misaligned Accesses	23 23 24
8	Load-Store-Unit (LSU)8.1 Misaligned Accesses8.2 Protocol8.3 Post-Incrementing Load and Store Instructions	27 27 28 28
9	Register File         9.1       Floating-Point Register File	<b>3</b> 3
10	Floating Point Unit (FPU)  10.1 CVFPU parameters  10.2 FP Register File  10.3 FP CSR  10.4 Reminder for programmers	35 37 37 37
11	Sleep Unit 11.1 Startup behavior	39 40 40 41
12	CORE-V Hardware Loop Extensions  12.1 Hardware Loop constraints	<b>43</b>
13	Control and Status Registers         13.1 CSR Map	45 45 47 48 49 53 56 60 62
14	Performance Counters  14.1 Event Selector	63 64 64 65
15	Exceptions and Interrupts  15.1 Interrupt Interface	67 68 68 68
16	Debug & Trigger16.1 Debug Interface16.2 Core Debug Registers	<b>7</b> 1 72 72

	16.3	Debug state	73
	16.4	EBREAK Behavior	75 75
		16.4.1 Scenario 1: Enter Exception	75 75
		16.4.2 Scenario 2: Enter Debug Mode	76
	16.5	16.4.3 Scenario 3: Exit Program Buffer & Restart Debug Code	76 76
	10.5	interrupts during Single-Step Benavior	70
17	COR	E-V Instruction Set Custom Extension	77
	17.1	Post-Increment Load & Store Instructions and Register-Register Load & Store Instructions	77
		17.1.1 Load operations	78
		17.1.2 Store operations	79
		17.1.3 Encoding	79
	17.2	Event Load Instruction	80
		17.2.1 Event Load operation	80
		17.2.2 Encoding	81
	17.3	Hardware Loops	81
		17.3.1 Hardware Loops operations	81
		17.3.2 Encoding	82
	17.4	ALU	82
		17.4.1 Bit Reverse Instruction	82
		17.4.2 Bit Manipulation operations	84
		17.4.3 Bit Manipulation Encoding	85
		17.4.4 General ALU operations	85
		17.4.5 General ALU Encoding	87
		17.4.6 Immediate Branching operations	88
		17.4.7 Immediate Branching Encoding	88
	17.5	Multiply-Accumulate	89
		17.5.1 16-Bit x 16-Bit Multiplication operations	89
		17.5.2 16-Bit x 16-Bit Multiply-Accumulate operations	90
		17.5.3 32-Bit x 32-Bit Multiply-Accumulate operations	90
	17.6	17.5.4 Encoding	90 91
	17.6	SIMD	91
		17.6.1 SIMD ALU operations	99
		17.6.2 SIMD Comparison operations	99
		17.6.4 SIMD Complex-number operations	101
			101
		17.0.5 Shill complex humoers Encouning	102
18	Core	Versions and RTL Freeze Rules	103
	18.1	What happens after RTL Freeze?	103
		18.1.1 RTL changes on verified parameters	103
		18.1.2 A bug is found	103
		18.1.3 RTL changes on non-verified yet parameters	103
		18.1.4 PPA optimizations and new features	104
	18.2	Non-backward compatibility	104
		18.2.1 Parameters	104
	18.3	Released core versions	105
		18.3.1 cv32e40p_v1.0.0	105
		10.2.2 22.10 2.0.0	
		18.3.2 cv32e40p_v2.0.0	105

### **CHAPTER**

# ONE

# **CHANGELOG**

**Warning:** Changelog was not built because sphinx\_github\_changelog\_token parameter is missing in the documentation configuration.

**Tip:** Find the project changelog here.

### INTRODUCTION

CV32E40P is a 4-stage in-order 32-bit RISC-V processor core. The ISA of CV32E40P has been extended to support multiple additional instructions including hardware loops, post-increment load and store instructions, additional ALU instructions and SIMD instructions that are not part of the standard RISC-V ISA. Figure 2.1 shows a block diagram of the top level with the core and the FPU.




Figure 2.1: Block Diagram of CV32E40P RISC-V Core

#### 2.1 License

Copyright 2023 OpenHW Group.

Copyright 2018 ETH Zurich and University of Bologna.

Copyright and related rights are licensed under the Solderpad Hardware License, Version 0.51 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law or agreed to in writing, software, hardware and materials distributed under this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

### 2.2 Bus Interfaces

The Instruction Fetch and Load/Store data bus interfaces are compliant to the **OBI** (Open Bus Interface) protocol. See OBI-v1.2.pdf for details about the protocol. Additional information can be found in the *Instruction Fetch* and *Load-Store-Unit* (*LSU*) chapters of this document.

### 2.3 Standards Compliance

CV32E40P is a standards-compliant 32-bit RISC-V processor. It follows these specifications:

- RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213 (December 13, 2019)
- RISC-V Instruction Set Manual, Volume II: Privileged Architecture, document version 20190608-Base-Ratified (June 8, 2019). CV32E40P implements the Machine ISA version 1.11.
- RISC-V External Debug Support, draft version 0.13.2

Many features in the RISC-V specification are optional, and CV32E40P can be parameterized to enable or disable some of them.

CV32E40P supports the following base integer instruction set.

• The RV32I Base Integer Instruction Set, version 2.1

In addition, the following standard instruction set extensions are available.

**Standard Extension** Version Configurability C: Standard Extension for Compressed Instructions 2.0 always enabled M: Standard Extension for Integer Multiplication and Division 2.0 always enabled **Zicntr**: Performance Counters 2.0 always enabled Zicsr: Control and Status Register Instructions 2.0 always enabled **Zifencei**: Instruction-Fetch Fence 2.0 always enabled **F**: Single-Precision Floating-Point using F registers 2.2 optionally enabled with the FPU parameter **Zfinx**: Single-Precision Floating-Point using X registers 1.0 optionally enabled with the ZFINX parameter (also requires the FPU parameter)

Table 2.1: CV32E40P Standard Instruction Set Extensions

The following custom instruction set extensions are available.

Table 2.2: CV32E40P Custom Instruction Set Extensions

Custom Extension	Version	Configurability
<b>Xcv</b> : CORE-V PULP ISA Extensions	1.0	optionally enabled with the COREV_PULP parameter
<b>Xcvelw</b> : CORE-V PULP Cluster ISA Ex-	1.0	optionally enabled with the COREV_CLUSTER param-
tension		eter

Most content of the RISC-V privileged specification is optional. CV32E40P currently supports the following features according to the RISC-V Privileged Specification, version 1.11.

- M-Mode
- All CSRs listed in Control and Status Registers
- Hardware Performance Counters as described in *Performance Counters* controlled by the NUM\_MHPMCOUNTERS parameter
- Trap handling supporting direct mode or vectored mode as described at Exceptions and Interrupts

### 2.4 Synthesis guidelines

The CV32E40P core is fully synthesizable. It has been designed mainly for ASIC designs, but FPGA synthesis is supported as well.

The top level module is called cv32e40p\_top and includes both the core and the FPU. All the core files are in rtl and rtl/include folders (all synthesizable) while all the FPU files are in rtl/vendor/pulp\_platform\_common\_cells, rtl/vendor/pulp\_platform\_fpnew and rtl/vendor/pulp\_platform\_fpnew and rtl/vendor/pulp\_platform\_common\_cells, rtl/vendor/pulp\_platform\_fpnew and rtl/vendor/opene906. cv32e40p\_fpn\_manifest.flist is listing all the required files.

The user must provide a clock-gating module that instantiates the functionally equivalent clock-gating cell of the target technology. This file must have the same interface and module name as the one provided for simulation-only purposes at bhv/cv32e40p\_sim\_clock\_gate.sv (see *Clock Gating Cell*).

The constraints/cv32e40p\_core.sdc file provides an example of synthesis constraints.

### 2.4.1 ASIC Synthesis

ASIC synthesis is supported for CV32E40P. The whole design is completely synchronous and uses positive-edge triggered flip-flops. The core occupies an area of about XX kGE. With the FPU, the area increases to about XX kGE (XX kGE FPU, XX kGE additional register file). A technology specific implementation of a clock gating cell as described in *Clock Gating Cell* needs to be provided.

### 2.4.2 FPGA Synthesis

FPGA synthesis is only supported for CV32E40P. The user needs to provide a technology specific implementation of a clock gating cell as described in *Clock Gating Cell*.

### 2.4.3 Synthesizing with the FPU

By default the pipeline of the FPU is purely combinatorial (FPU\_\*\_LAT = 0). In this case FPU instructions latency is the same than simple ALU operations (except FP multicycle DIV/SQRT ones). But as FPU operations are much more complex than ALU ones, maximum achievable frequency is much lower than ALU one when FPU is enabled. If this can be fine for low frequency systems, it is possible to indicate how many pipeline registers are instantiated in the FPU to reach higher target frequency. This is done with FPU\_\*\_LAT CV32E40P parameters setting to perfectly fit target frequency. It should be noted that any additional pipeline register is impacting FPU instructions latency and could cause performances degradation depending of applications using Floating-Point operations. Those pipeline registers are all added at the end of the FPU pipeline with all operators before them. Optimal frequency is only achievable using automatic retiming commands in implementation tools. This can be achieved with the following command for Synopsys Design Compiler: "set\_optimize\_registers true -designs [get\_object\_name [get\_designs "fpnew\_wrapper"]]".

#### 2.5 Contents

- Getting Started with CV32E40P discusses the requirements and initial steps to start using CV32E40P.
- *Core Integration* provides the instantiation template and gives descriptions of the design parameters as well as the input and output ports.
- *Verification* gives a brief overview of the verification methodology.
- Pipeline Details described the overal pipeline structure.
- The instruction and data interfaces of CV32E40P are explained in *Instruction Fetch* and *Load-Store-Unit (LSU)*, respectively.
- The two register-file flavors are described in Register File.
- Floating Point Unit (FPU) describes the Floating Point Unit (FPU).
- Sleep Unit describes the Sleep unit including the PULP Cluster extension.
- CORE-V Hardware Loop Extensions describes the PULP Hardware Loop extension.
- The control and status registers are explained in *Control and Status Registers*.
- Performance Counters gives an overview of the performance monitors and event counters available in CV32E40P.
- Exceptions and Interrupts deals with the infrastructure for handling exceptions and interrupts.
- Debug & Trigger gives a brief overview on the debug infrastructure.
- CORE-V Instruction Set Custom Extension describes the custom instruction set extensions.
- Core Versions and RTL Freeze Rules describes the core versioning.
- Glossary provides definitions of used terminology.

### 2.6 History

CV32E40P started its life as a fork of the OR10N CPU core based on the OpenRISC ISA. Then, under the name of RI5CY, it became a RISC-V core (2016), and it has been maintained by the PULP platform <a href="https://pulp-platform.org">https://pulp-platform.org</a> team until February 2020, when it has been contributed to OpenHW Group <a href="https://www.openhwgroup.org">https://www.openhwgroup.org</a>.

As RI5CY has been used in several projects, a list of all the changes made by OpenHW Group since February 2020 follows:

### 2.6.1 Memory-Protocol

The Instruction and Data memory interfaces are now compliant with the OBI protocol (see OBI-v1.2.pdf). Such memory interface is slightly different from the one used by RI5CY as: the grant signal can now be kept high by the bus even without the core raising a request; and the request signal does not depend anymore on the rvalid signal (no combinatorial dependency). The OBI is easier to be interfaced to the AMBA AXI and AHB protocols and improves timing as it removes rvalid->req dependency. Also, the protocol forces the address stability. Thus, the core can not retract memory requests once issued, nor can it change the issued address (as was the case for the RI5CY instruction memory interface).

### 2.6.2 RV32F Extensions

Previously, RI5CY could select with a parameter whether the FPU was instantiated inside the EX stage or via the APU interface. Now in CV32E40P, the FPU is not instantiated in the core EX stage anymore. A new file called cv32e40p\_top.sv is instantiating the core together with the FPU and APU interface is not visible on I/Os. This is this new top level which has been used for Verification and Implementation.

### 2.6.3 RV32A Extensions, Security and Memory Protection

CV32E40P core does not support the RV32A (atomic) extensions, the U-mode, and the PMP anymore. Most of the previous RTL descriptions of these features have been kept but not maintained. The RTL code has been partially kept to allow previous users of these features to develop their own by reusing previously developed RI5CY modules.

### 2.6.4 CSR Address Re-Mapping

RI5CY used to have custom performance counters 32b wide (not compliant with RISC-V) in the CSR address space {0x7A0, 0x7A1, 0x780-0x79F}. CV32E40P is now fully compliant with the RISC-V spec on performance counters side. And the custom PULP HWLoop CSRs have been moved from the 0x7C\* to RISC-V user custom read-only 0xCC0-0xCFF address space.

### 2.6.5 Interrupts

RISCY used to have a req plus a 5 bits ID interrupt interface, supporting up to 32 interrupt requests (only one active at a time), with the priority defined outside in an interrupt controller. CV32E40P is now compliant with the CLINT RISC-V spec, extended with 16 custom interrupts lines called fast, for a total of 19 interrupt lines. They can be all active simultaneously, and priority and per-request interrupt enable bit is controlled by the core CLINT definition.

### 2.6.6 PULP HWLoop Spec

RI5CY supported two nested HWLoops. Every loop had a minimum of two instructions. The start and end of the loop addresses could be misaligned, and the instructions in the loop body could be of any kind. CV32E40P has a more restricted spec for the HWLoop (see *CORE-V Hardware Loop Extensions*).

2.6. History 7

### 2.6.7 Compliancy, bug fixing, code clean-up, and documentation

The CV32E40P has been verified. It is fully compliant with RISC-V (RI5CY was partially compliant). Many bugs have been fixed, and the RTL code cleaned-up. The documentation has been formatted with reStructuredText and has been developed following at industrial quality level.

#### 2.7 References

- Gautschi, Michael, et al. "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices." in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 10, pp. 2700-2713, Oct. 2017
- 2. Schiavone, Pasquale Davide, et al. "Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications." 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2017)

### 2.8 Contributors

Andreas Traber (atraber@iis.ee.ethz.ch)
Michael Gautschi (gautschi@iis.ee.ethz.ch)
Pasquale Davide Schiavone (pschiavo@iis.ee.ethz.ch)

Arjan Bink (arjan.bink@silabs.com)
Paul Zavalney (paul.zavalney@silabs.com)

Pascal Gouédo (pascal.gouedo@dolphin.fr)

Micrel Lab and Multitherman Lab University of Bologna, Italy

Integrated Systems Lab ETH Zürich, Switzerland

### **GETTING STARTED WITH CV32E40P**

This page discusses initial steps and requirements to start using CV32E40P in your design.

### 3.1 Clock Gating Cell

CV32E40P requires clock gating cells. These cells are usually specific to the selected target technology and thus not provided as part of the RTL design. A simulation-only version of the clock gating cell is provided in cv32e40p\_sim\_clock\_gate.sv. This file contains a module called cv32e40p\_clock\_gate that has the following ports:

- clk\_i: Clock Input
- en\_i: Clock Enable Input
- scan\_cg\_en\_i: Scan Clock Gate Enable Input (activates the clock even though en\_i is not set)
- clk\_o: Gated Clock Output

Inside CV32E40P, clock gating cells are used in both cv32e40p\_sleep\_unit.sv and cv32e40p\_top.sv.

The cv32e40p\_sim\_clock\_gate.sv file is not intended for synthesis. For ASIC synthesis and FPGA synthesis the manifest should be adapted to use a customer specific file that implements the cv32e40p\_clock\_gate module using design primitives that are appropriate for the intended synthesis target technology.

**CHAPTER** 

**FOUR** 

#### **CORE INTEGRATION**

The main module is named cv32e40p\_top and can be found in cv32e40p\_top.sv. Below, the instantiation template is given and the parameters and interfaces are described.

**Note:** cv32e40p\_top instantiates former cv32e40p\_core and a wrapped fpnew\_top. It is highly suggested to use cv32e40p\_top in place of cv32e40p\_core as it allows to easily enable/disable FPU parameter with no interface change. As mentioned in *Non-backward compatibility*, v2.0.0 cv32e40p\_core has **slight** modifications that makes it not backward compatible with v1.0.0 one in some cases. It is worth mentioning that if the core in its v1 version was/is instantiated without parameters setting, there is still backward compatibility as all parameters default value are set to v1 values.

### 4.1 Instantiation Template

```
cv32e40p_top #(
    .FPU
                               (0).
    .FPU_ADDMUL_LAT
                               (0),
    .FPU_OTHERS_LAT
                               (0),
    .ZFINX
                               (0),
    .COREV_PULP
                               (0),
    .COREV_CLUSTER
                               (0),
    .NUM_MHPMCOUNTERS
                               (1)
) u_core (
    // Clock and reset
    .rst ni
                               (),
    .clk i
                               (),
    .scan_cg_en_i
    // Special control signals
    .fetch_enable_i
                               (),
    .pulp_clock_en_i
                               (),
    .core_sleep_o
                               (),
    // Configuration
    .boot_addr_i
                               (),
    .mtvec_addr_i
                               (),
    .dm_halt_addr_i
                               (),
    .dm_exception_addr_i
                               (),
    .hart_id_i
                               (),
```

(continues on next page)

(continued from previous page)

```
// Instruction memory interface
    .instr_addr_o
                               (),
    .instr_req_o
                               (),
    .instr_gnt_i
                               (),
    .instr_rvalid_i
                               (),
    .instr_rdata_i
                               (),
    // Data memory interface
    .data_addr_o
                               (),
    .data_req_o
                               (),
    .data_gnt_i
                               (),
    .data_we_o
                               (),
    .data_be_o
                               (),
    .data_wdata_o
                               (),
    .data_rvalid_i
                               (),
    .data_rdata_i
                               (),
    // Interrupt interface
    .irq_i
                               (),
    .irq_ack_o
                               (),
    .irq_id_o
                               (),
    // Debug interface
    .debug_req_i
                               (),
    .debug_havereset_o
                               (),
    .debug_running_o
                               (),
    .debug_halted_o
                               ()
);
```

# 4.2 Parameters

Table 4.1: Parameters

Name	Type/Range	Default	Description
FPU	bit	0	Enable Floating Point Unit (FPU) support, see Floating
			Point Unit (FPU)
FPU_ADDMUL_LAT	int	0	Number of pipeline registers for Floating-Point addi-
			tion and multiplication instructions, see <i>Floating Point</i>
			Unit (FPU)
FPU_OTHERS_LAT	int	0	Number of pipeline registers for Floating-Point com-
			parison, conversion and classify instructions, see
			Floating Point Unit (FPU)
ZFINX	bit	0	Enable Floating Point instructions to use the General
			Purpose register file instead of requiring a dedicated
			Floating Point register file, see Floating Point Unit
			(FPU). Only allowed to be set to 1 if FPU = 1
COREV_PULP	bit	0	Enable all of the custom PULP ISA extensions (ex-
			cept <b>cv.elw</b> ) (see CORE-V Instruction Set Custom Ex-
			tension) and all custom CSRs (see Control and Status
			Registers).
			Examples of PULP ISA extensions are post-
			incrementing load and stores (see Post-Increment
			Load & Store Instructions and Register-Register
			Load & Store Instructions) and hardware loops (see
			Hardware Loops).
COREV_CLUSTER	bit	0	Enable PULP Cluster support (cv.elw), see PULP
			Cluster Extension
NUM_MHPMCOUNTERS	int (029)	1	Number of MHPMCOUNTER performance counters,
			see Performance Counters

4.2. Parameters 13

# 4.3 Interfaces

Table 4.2: Interfaces

Signal	Width	Dir	Description
rst_ni	1	in	Active-low asynchronous reset
clk_i	1	in	Clock signal
scan_cg_en_i	1	in	Scan clock gate enable. Design for test (DfT) related signal. Can
			be used during scan testing operation to force instantiated clock
			gate(s) to be enabled. This signal should be 0 during normal /
			functional operation.
fetch_enable_i	1	in	Enable the instruction fetch of CV32E40P. The first instruction
			fetch after reset de-assertion will not happen as long as this signal
			is 0. fetch_enable_i needs to be set to 1 for at least one cycle
			while not in reset to enable fetching. Once fetching has been en-
			abled the value fetch_enable_i is ignored.
core_sleep_o	1	out	Core is sleeping, see <i>Sleep Unit</i> .
pulp_clock_en_i	1	in	PULP clock enable (only used when COREV_CLUSTER = 1, tie to
			0 otherwise), see <i>Sleep Unit</i>
boot_addr_i	32	in	Boot address. First program counter after reset = boot_addr_i.
			Must be half-word aligned. Do not change after enabling core via
			fetch_enable_i
mtvec_addr_i	32	in	mtvec address. Initial value for the address part of <i>Machine Trap</i> -
			Vector Base Address (mtvec). Do not change after enabling core
			via fetch_enable_i
dm_halt_addr_i	32	in	Address to jump to when entering Debug Mode, see <i>Debug &amp;</i>
			Trigger. Must be word-aligned. Do not change after enabling
	22		core via fetch_enable_i
dm_exception_addr_i	32	in	Address to jump to when an exception occurs when executing
			code during Debug Mode, see <i>Debug &amp; Trigger</i> . Must be word-
	22		aligned. Do not change after enabling core via fetch_enable_i
hart_id_i	32	in	Hart ID, usually static, can be read from <i>Hardware Thread ID</i>
•	T	6 . 1 :	(mhartid) and User Hardware Thread ID (uhartid) CSRs
instr_*	Instruction fetch interface, see <i>Instruction Fetch</i>		
data_*	Load-store unit interface, see Load-Store-Unit (LSU)		
irq_*	Interrupt inputs, see Exceptions and Interrupts		
debug_*	Debug interface, see <i>Debug &amp; Trigger</i>		

#### VERIFICATION

The verification environment (testbenches, testcases, etc.) for the CV32E40P core can be found at core-v-verif. It is recommended to start by reviewing the CORE-V Verification Strategy.

### 5.1 v1.0.0 verification

In early 2021 the CV32E40P achieved Functional RTL Freeze (released with cv32e40p\_v1.0.0 version), meaning that is has been fully verified as per its Verification Plan. Final functional, code and test coverage reports can be found here.

The unofficial start date for the CV32E40P verification effort is 2020-02-27, which is the date the core-v-verif environment "went live". Between then and RTL Freeze, a total of 47 RTL issues and 38 User Manual issues were identified and resolved<sup>1</sup>. A breakdown of the RTL issues is as follows:

"Found By" Count Note Simulation 18 See classification below Inspection Human review of the RTL 13 Formal Verification 13 This includes both Designer and Verifier use of FV Lint 2 Unknown 1

Table 5.1: How RTL Issues Were Found

A classification of the simulation issues by method used to identify them is informative:

Table 5.2: Breakdown of Issues found by Simulation

Simulation Method	Count	Note
Directed, self-checking test	10	Many test supplied by Design team and a couple from the Open Source
		Community at large
Step & Compare	6	Issues directly attributed to S&C against ISS
Constrained-Random	2	Test generated by corev-dv (extension of riscv-dv)

#### A classification of the issues themselves:

<sup>&</sup>lt;sup>1</sup> It is a testament on the quality of the work done by the PULP platform team that it took a team of professional verification engineers more than 9 months to find all these issues.

Table 5.3: Issue Classification

Issue Type	Count	Note
RTL Functional	40	A bug!
RTL coding style	4	Linter issues, removing TODOs, removing `ifdefs, etc.
Non-RTL functional	1	Issue related to behavioral tracer (not part of the core)
Unreproducible	1	
Invalid	1	

Additional details are available as part of the CV32E40P v1.0.0 Report.

### 5.2 v2.0.0 verification

#### 5.2.1 Simulation verification

core-v-verif verification environment for v1.0.0 was using a *step&compare* methodology with an instruction set simulator (ISS) from Imperas Software as the reference model. This strategy was successful, but inefficient because the *step&compare* logic in the testbench must compensate for the cycle-time effects of events that are asynchronous to the instruction stream such as interrupts, debug resets plus bus errors and random delays on instruction fetch and load/store memory buses. For verification of v2.0.0 release of the CV32E40P core, the step-and-compare and the ISS have been replaced by a true reference model (RM) called ImperasDV. In addition, the Imperas Reference Model has been extended to support the v2 Xpulp instructions specification.

Another innovation for v2.0.0 was the adoption of a standardized tracer interface to the DUT and RM, based on the open-source RISC-V Verification Interface (RVVI). The use of well documented, standardized interfaces greatly simplifies the integration of the DUT with the RM.

WIP...

#### 5.2.2 Formal verification

To accelerate the verification of more than 300 Xpulp instructions, Formal Verification methodology has been used with Siemens EDA Onespin tools and their RISC-V ISA app.

The Xpulp instructions pseudo-code description using Sail language have been added to the RISC-V ISA app to successfully formally verify all the CV32E40P instructions, including the previously verified standard IMC together with the new F, Zfinx and Xpulp extensions. This has been applied on 5 different core configurations (controlled via SystemVerilog parameters).

WIP...

### 5.2.3 Reports

WIP...

### 5.3 Tracer

TODO: To re-work with ImperasDV tracer.

The module cv32e40p\_tracer can be used to create a log of the executed instructions. It is a behavioral, non-synthesizable, module instantiated in the example testbench that is provided for the cv32e40p\_top. It can be enabled during simulation by defining CV32E40P\_TRACE\_EXECUTION.

### 5.3.1 Output file

All traced instructions are written to a log file. The log file is named trace\_core\_<HARTID>.log, with <HARTID> being the 32 digit hart ID of the core being traced.

### 5.3.2 Trace output format

The trace output is in tab-separated columns.

- 1. **Time**: The current simulation time.
- 2. Cycle: The number of cycles since the last reset.
- 3. **PC**: The program counter
- 4. **Instr**: The executed instruction (base 16). 32 bit wide instructions (8 hex digits) are uncompressed instructions, 16 bit wide instructions (4 hex digits) are compressed instructions.
- 5. **Decoded instruction**: The decoded (disassembled) instruction in a format equal to what objdump produces when calling it like objdump -Mnumeric -Mno-aliases -D. Unsigned numbers are given in hex (prefixed with 0x), signed numbers are given as decimal numbers. Numeric register names are used (e.g. x1). Symbolic CSR names are used. Jump/branch targets are given as absolute address if possible (PC + immediate).
- 6. **Register and memory contents**: For all accessed registers, the value before and after the instruction execution is given. Writes to registers are indicated as registername=value, reads as registername:value. For memory accesses, the address and the loaded and stored data are given.

```
Time Cvcle PC
                               Decoded instruction Register and memory contents
                     Instr
130
        61 00000150 4481
                               c.li
                                        x9,0
                                                     x9=0x000000000
132
        62 00000152 00008437 lui
                                        8x0,8x
                                                     x8=0x00008000
134
        63 00000156 fff40413 addi
                                        x8, x8, -1
                                                     x8:0x00008000 x8=0x00007fff
136
        64 0000015a 8c65
                               c.and
                                        x8,x9
                                                     x8:0x00007fff x9:0x000000000
\rightarrow x8=0x00000000
142
        67 0000015c c622
                               c.swsp x8,12(x2)
                                                     x2:0x00002000 x8:0x000000000
\rightarrow PA: 0x0000200c
```

5.3. Tracer 17

### PIPELINE DETAILS




Figure 6.1: CV32E40P Pipeline

CV32E40P has a 4-stage in-order completion pipeline, the 4 stages are:

**Instruction Fetch (IF)** Fetches instructions from memory via an aligning prefetch buffer, capable of fetching 1 instruction per cycle if the instruction side memory system allows. This prefetech buffer is able to store 2 32-b data. The IF stage also pre-decodes RVC instructions into RV32I base instructions. See *Instruction Fetch* for details.

**Instruction Decode (ID)** Decodes fetched instruction and performs required register file reads. Jumps are taken from the ID stage.

Execute (EX) Executes the instructions. The EX stage contains the ALU, Multiplier and Divider. Branches (with their condition met) are taken from the EX stage. Multi-cycle instructions will stall this stage until they are complete. The ALU, Multiplier and Divider instructions write back their result to the register file from the EX stage. The address generation part of the load-store-unit (LSU) is contained in EX as well.

The FPU writes back its result from EX stage as well when FPU\_\*\_LAT is either 0 cycle or more than 1 cycle. It is reusing register file ALU/Mult/Div write port and it has the highest priority so it will stall EX stage if there is a conflict (when FPU\_\*\_LAT > 1).

Writeback (WB) Writes the result of Load instructions back to the register file.

The FPU writes back its result from WB stage as well when FPU\_\*\_LAT is 1 cycle. It is reusing register file LSU write port but LSU has the highest priority over FPU if there is a conflict.

### 6.1 Hazards

There is a forwarding path betwen ALU, Multiplier and Divider result in EX stage and ID stage flip-flops to avoid the need of a write-through register file. This allows to have 0-cycle penalty between those instructions and immediately following one when using result. This is the same with 0-cycle latency FPU instructions.

But the CV32E40P experiences a 1-cycle penalty on the following hazards:

- · Load data hazard in case the instruction immediately following a load uses the result of that load
- · Jump register (jalr) data hazard in case that a jalr depends on the result of an immediately preceding instruction
- FPU data hazard when FPU\_\*\_LAT = 1 in case the instruction immediately following a FPU one (except FDIV/FSQRT) uses the result of the FPU

More than 1-cycle penalty will happen when:

- FPU data hazard of FPU\_\*\_LAT cycles (FPU\_\*\_LAT > 1) in case the instruction immediately following a FPU one (except FDIV/FSQRT) uses the result of the FPU
- FPU data hazard in case the instruction immediately following FDIV/FSQRT uses the result of those instructions

Those cycles penalty can be hidden if the compiler is able to add instructions between the instructions causing this data hazard.

# 6.2 Single- and Multi-Cycle Instructions

Table 6.1 shows the cycle count per instruction type. Some instructions have a variable time, this is indicated as a range e.g. 1..32 means that the instruction takes a minimum of 1 cycle and a maximum of 32 cycles. The cycle counts assume zero stall on the instruction-side interface and zero stall on the data-side memory interface.

Table 6.1: Cycle counts per instruction type

Integer Computational Instructions are defined in the RISCV-V RV32I Base Integer Instruction Set. CV32E40P uses a single-cycle 32-bit x 32-bit multiplier with a 32-bit result. The multiplications with upperword result take 5 cycles to compute.    Division	Instruction Type	Cycles	Description
Multiplication   1 (mul)   5 (mulh, mulhsu, mulhu)   5 (mulh multiplications with upperword result take 5 cycles to compute.   5 (mulh multiplications with upperword result take 5 cycles to compute.   5 (multiplications with upperword result take 5 cycles to compute.   5 (multiplications with upperword result take 5 cycles to compute.   5 (mulh mulhsu)   5 (mulh multiplications with upperword result take 5 cycles to compute.   5 (mulh multiplications)   5 (multiplications)   5 (m		1	Integer Computational Instructions are defined in the
Multiplication   1 (mul)   5 (mulh, mulhsu, mulhu)   5 (mulh mulhsu, mulhu)   5 (mulhsu, mulh			RISCV-V RV32I Base Integer Instruction Set.
S (mulh, mulhsu, mulhu)   with a 32-bit result. The multiplications with upperword result take 5 cycles to compute.	_	1 (mul)	
Division Remainder 335 Remainder 4. In the number of cycles is 35 when the divider operand value (operand b), i.e. in the number of leading bits at 0. The minimum number of cycles is 35 when the divider has zero leading bits at 0 (e.g., 0x8000000). The maximum number of cycles is 35 when the divider has zero leading bits at 0 (e.g., 0x8000000). The maximum number of cycles is 35 when the divider is 0. Load/Store is handled in 1 bus transaction using both EX and WB stages for 1 cycle each. For misaligned word transfers and for halfword transfers that cross a word boundary? bus transactions are performed using EX and WB stages for 2 cycles each. A cxclw takes 4 cycles.	1	5 (mulh, mulhsu, mulhu)	
Division   S35   S			1
Remainder  3.35    value (operand b), i.e. in the number of leading bits at 0. The minimum number of cycles is 3 when the divider has zero leading bits at 0 (e.g., 0x8000000). The maximum number of cycles is 35 when the divider is 0. Load/Store is handled in 1 bus transaction using both EX and WB stages for 1 cycle each. For misaligned word transfer years and for halfword transfers that cross a word boundary 2 bus transactions are performed using EX and WB stages for 2 cycles each. A cvelw takes 4 cycles.  Jump 2 3 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken)  Branch (Not-Taken)  Branch (1 (Arget is a non-word-aligned non-RVC instruction)  Graken) 4 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 5  Graken) 4 (target is a non-word-aligned non-RVC instruction)  Graken 4 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 5  Graken 5  Graken 6 (Taken) 6 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 7  Graken 7  Graken 9 (target is a non-word-aligned non-RVC instruction)  Graken 9 (target is a	Division	335	
The minimum number of cycles is 3 when the divider has zero leading bits at 0 (e.g., 0x8000000). The maximum number of cycles is 35 when the divider has zero leading bits at 0 (e.g., 0x8000000). The maximum number of cycles is 35 when the divider is 0.  Load/Store 1			
Load/Store   1			
Load/Store 1 2 (non-word aligned word transfer) 2 (halfword transfer crossing word boundary) 4 (cv.elw)  Jump 2 3 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 4 (target is a non-word-aligned non-RVC instruction)  Branch (STA Access 4 (mstatus, mepc, mtvec, meause, mcycle, minstret, mhpmcounter*, mcycle, minstreth, minstreth, minstreth, minstreth, minstreth, minstreth, minstreth, moountinibit, mhpmevente*, dscr, dpc, dscratch] 1 (all the other CSRs)  Instruction Fence 2 Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Floating-Point Comparison, Conversion or Classify  Floating-Point Comparison, Conversion or Classify  Instruction and comparison of the foliating-Point Floating-Point Comparison, and comparison or Classify  Floating-Point Comparison and comparison of the foliating-Point Floating-Point Comparison and comparison or Classify  Floating-Point Floating-Point Comparison and comparison or Classify  Floating-Point Floating			
Load/Store   1			
fer   2 (halfword transfer crossing word boundary)   4 (cv.elw)   4 (target is a non-word-aligned non-RVC instruction)   5 (co.e., and the context of the context	Load/Store	1	Load/Store is handled in 1 bus transaction using both EX
2 (halfword transfer crossing word boundary)   4 (evelw)     Jump   2   3 (target is a non-word-aligned non-RVC instruction)   1		2 (non-word aligned word trans-	and WB stages for 1 cycle each. For misaligned word
Jump 2 3 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 3 (Taken) 4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch() dscratch() 1 (all the other CSRs)  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  Instruction Fence 2 Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Single Precision Floating-Point Comparison, Conversion or Classify  Jumps are performed in the ID stage. Upon a jump the IF stage (including prefetch buffer) is flushed. The new PC request will appear on the instruction is in the ID stage.  Any branch where the condition is not met will not stall.  The EX stage is used to compute the branch decision. Any branch where the condition is met will be taken from the EX stage and will cause a flush of the IF stage (including prefetch buffer) and ID stage.  CSR Access 4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch() dscratch() ascratch() dscratch() and in the other CSRs)  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  IFPU_ADDMUL_LAT + 1  Addition or Multiplication  IFPU_OTHERS_LAT + 1  Comparison, Conversion or Classify  Floating-Point Dioxision and the destination register of the outstanding FPU instruction. If there are enough instructions were them and the destination register of the outstanding FPU instruction. If there are enough instructions were them are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions is net will not stall.  FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		fer)	transfers and for halfword transfers that cross a word
Jump 2 3 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken) 3 (Taken) 4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch() dscratch() 1 (all the other CSRs)  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  Instruction Fence 2 Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Single Precision Floating-Point Comparison, Conversion or Classify  Jumps are performed in the ID stage. Upon a jump the IF stage (including prefetch buffer) is flushed. The new PC request will appear on the instruction is in the ID stage.  Any branch where the condition is not met will not stall.  The EX stage is used to compute the branch decision. Any branch where the condition is met will be taken from the EX stage and will cause a flush of the IF stage (including prefetch buffer) and ID stage.  CSR Access 4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch() dscratch() ascratch() dscratch() and in the other CSRs)  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  IFPU_ADDMUL_LAT + 1  Addition or Multiplication  IFPU_OTHERS_LAT + 1  Comparison, Conversion or Classify  Floating-Point Dioxision and the destination register of the outstanding FPU instruction. If there are enough instructions were them and the destination register of the outstanding FPU instruction. If there are enough instructions were them are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions is net will not stall.  FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		2 (halfword transfer crossing	boundary 2 bus transactions are performed using EX and
Jump 2 3 (target is a non-word-aligned non-RVC instruction)  Branch (Not-Taken)  Branch (Taken)  Branch (Taken			WB stages for 2 cycles each. A <b>cv.elw</b> takes 4 cycles.
Stage (including prefetch buffer) is flushed. The new PC request will appear on the instruction-side memory interface the same cycle the jump instruction is in the ID stage.    Branch (Not-Taken)		4 (cv.elw)	
non-RVC instruction   PC request will appear on the instruction-side memory interface the same cycle the jump instruction is in the ID stage.    Branch (Not-Taken)   Any branch where the condition is not met will not stall. (Not-Taken)	Jump	2	
Branch (Not-Taken)  Branch (Taken)  A (target is a non-word-aligned non-RVC instruction)  Branch (Taken)  CSR Access  A (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mhpmcounter*, dscr, dpc, dscratch0, dscratch1)  I (all the other CSRs)  Instruction Fence  Broating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Instruction and  Instruction Internally it is implemented as a jump to the instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Comparison, Conversion or Classify  Instruction and  Instruction Internally it is implemented as a jump to the instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is ither are no instruction in between then cycle number is the maximum value for each category.		3 (target is a non-word-aligned	IF stage (including prefetch buffer) is flushed. The new
Branch (Not-Taken)  Branch 3 (Taken) 3 (Taken) 4 (target is a non-word-aligned non-RVC instruction)  CSR Access 4 (mstatus, mepc, mtvec, meause, mcycle, minstreth, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch(), dscratch1) 1 (all the other CSRs)  Instruction Fence 2 Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Instruction Percision 5 Floating-Point Comparison, Conversion or Classify  Single Precision 5 Floating-Point Comparison and Single Precision 6 Floating-Point 112  Single Precision 7 Floating-Point 112  Floating-Point 113  Floating-Point 114  Floating-Point 115  Floating-Point 115  Floating-Point 116  Floating-Point 117  Floating-Point 117  Floating-Point 118  Floating-Point 119  Floating-Po		non-RVC instruction)	PC request will appear on the instruction-side memory
Branch (Not-Taken)			interface the same cycle the jump instruction is in the ID
Comparison, Conversion of Classify   Comparison, Conversion or Classify   Comparison, Control of Classify   Comparison, Contr			
Branch (Taken)		1	Any branch where the condition is not met will not stall.
(Taken)  4 (target is a non-word-aligned non-RVC instruction)  CSR Access  4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 3 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Single Precision Single Precision Single Precision Division and  Any branch where the condition is met will be taken from the EX stage and will cause a flush of the IF stage (including prefetch buffer) and ID stage.  CSR Access Instruction are defined in 'Zicsr' of the RISC-V specification.  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Comparison, Conversion or Classify  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction sare dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			
CSR Access  4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 3 (target is a non-word-aligned non-RVC instruction) Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Instruction  Addition or Classify  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification.  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Comparison, Conversion or Classify  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			
CSR Access  4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mbpmcounter*, mcycleh, minstreth, mbpmcounter*h, mcountinhibit, mbpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 (arget is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Instruction  Instruction Fence  3 (target is a non-word-aligned non-RVC instruction)  Instruction Fence  1 (including prefetch buffer) and ID stage.  CSR Access Instruction are defined in 'Zicsr' of the RISC-V specification.  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Comparison, Conversion or Classify  1 (Instruction Fence)  1 (Instruction Fence)  1 (Instruction Fence)  2 (Instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction sadefined in 'Zifencei' of the RISC-V specification.  Floating-Point Comparison, Conversion or Classify  1 (Instruction Fence)  3 (target is a non-word-aligned non-RVC instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction sadefined in 'Zifencei' of the RISC-V specification.  Floating-Point Comparison, Conversion or Multiple flushing as described above.  Floating-Point Comparison, Conversion or Classify  1 (Instruction Fence)  1 (Instruction Fence)  1 (Instruction Fence)  2 (Instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction sadefined in 'Zifencei' of the RISC-V specification.  Floating-Point Comparison, Conversion or Classify  1 (Instruction Fence)  2 (Instruction Section Fence)  3 (target is a non-word-aligned non-RVC instruction as defined in 'Zifencei' of the RISC-V specific	(Taken)		•
CSR Access  4 (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mhpmcounter*h, mcountinhibit, mhpmcounter*h, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 3 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Addition Precision  Floating-Point Comparison, Conversion or Classify  Single Precision Division  A (mstatus, mepc, mtvec, mcause, mcycle, minstret, mhpmcounter*h, mcycleh, minstrett, mhpmcounter*h, mcycleh, minstrettion as defined in 'Zicre' of the RISC-V specification.  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction sare dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instruction wing the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		non-RVC instruction)	
mcause, mcycle, minstret, mhpmcounter*, mcycleh, minstreth, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Addition or Classify  Addition or Classify  IFPU_OTHERS_LAT + 1  Single Precision Floating-Point Division  Addition or Multiplication  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point instructions are dispatched to the FPU. Following instructions are dispatched to the FPU. Following instructions are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			
mhpmcounter*, mcycleh, minstreth, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication  Floating-Point Comparison, Conversion or Classify  Addition or Classify  IFPU_OTHERS_LAT + 1  Single Precision Floating-Point Division and  I12  mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1)  1 (all the other CSRs)  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	CSR Access	· · ·	
minstreth, mhpmcounter*h, mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  Instruction Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Instruction Fence  Instruction Internally it is implemented as a jump to the instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			RISC-V specification.
mcountinhibit, mhpmevent*, dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  Floating-Point Addition or Multiplication Floating-Point Comparison, Conversion or Classify  Floating-Point Comparison, Conversion or Classify  Floating-Point Comparison, Conversion or Classify  Instruction Fence 2 3 (target is a non-word-aligned non-RVC instruction)  The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			
dscr, dpc, dscratch0, dscratch1) 1 (all the other CSRs)  Instruction Fence  2 3 (target is a non-word-aligned non-RVC instruction) Floating-Point Addition or Multiplication Floating-Point Comparison, Conversion or Classify Single Precision Single Precision Floating-Point Division Addition and Comparison, Control of Calculate Application Comparison and Comparison a			
Instruction Fence  Instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.  Instruction or Multiperforms the required flushing as described above.  Instruction or Multiperforms the required flushing as described above.  Instruction or Multiperforms the required flushing as described above.  Instruction instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		_	
Instruction Fence    3 (target is a non-word-aligned non-RVC instruction)   The FENCE.I instruction as defined in 'Zifencei' of the RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.    Floating-Point Addition or Multiplication   The Fence of the instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		_	
3 (target is a non-word-aligned non-RVC instruction)   RISC-V specification. Internally it is implemented as a jump to the instruction following the fence. The jump performs the required flushing as described above.    Floating-Point   1FPU_ADDMUL_LAT + 1   Following instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	T		
non-RVC instruction)  jump to the instruction following the fence. The jump performs the required flushing as described above.  Floating-Point Addition or Multiplication Floating-Point Comparison, Conversion or Classify Single Precision Single Precision Floating-Point Division Addition or Multiplication  1FPU_ADDMUL_LAT + 1 Floating-Point instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	Instruction Fence		
Ploating-Point Addition or Multiplication  Floating-Point Addition or Multiplication  Floating-Point IFPU_ADDMUL_LAT + 1  Following instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.			
Floating-Point Addition or Multiplication Floating-Point Addition or Multiplication Floating-Point Floating-Point Floating-Point Following instructions are dispatched to the FPU. Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		non-RVC instruction)	
Addition or Multiplication  Following instructions can be executed by the Core as long as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	Floating Point	1 EDIT ADDMIT I AT . 1	
Plication  Iong as they are not FPU ones and there are no Read-After-Write or Write-After-Write data hazard between them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		1FFU_ADDMUL_LAI + I 	
Floating-Point 1FPU_OTHERS_LAT + 1 them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If Floating-Point Division and T12 the maximum value for each category.			
Floating-Point Comparison, Conversion or Classify  Single Precision Floating-Point Floating-Point Division  1FPU_OTHERS_LAT + 1 them and the destination register of the outstanding FPU instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	piication		
Comparison, Conversion or Classify  Single Precision Floating-Point Division  Instruction. If there are enough instructions between FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	Floating-Point	1 FPII OTHERS I AT ± 1	
version or Classify  FPU one and the instruction using the result then cycle number is 1. "Enough instruction" number is either  Single Precision 112  FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.		11 0_011LK0_LA1 + 1	
cle number is 1. "Enough instruction" number is either  Single Precision 112 FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If  Floating-Point there are no instruction in between then cycle number is  Division and the maximum value for each category.			
Single Precision 112 FPU_ADDMUL_LAT, FPU_OTHERS_LAT or 11. If there are no instruction in between then cycle number is the maximum value for each category.	. Oronon or Classify		
Floating-Point there are no instruction in between then cycle number is the maximum value for each category.	Single Precision	112	
Division and the maximum value for each category.	_		
	Square-Root		

#### INSTRUCTION FETCH

The Instruction Fetch (IF) stage of the CV32E40P is able to supply one instruction per cycle to the Instruction Decode (ID) stage if the external bus interface is able to serve one fetch request per cycle. In case of executing compressed instructions, on average less than one 32-bit fetch request will be needed per instruction in the ID stage.

For optimal performance and timing closure reasons, a prefetcher is used which fetches instructions via the external bus interface from for example an externally connected instruction memory or instruction cache.

The prefetch buffer performs word-aligned 32-bit prefetches and stores the fetched words in a FIFO with a number of entries depending of a local parameter. It is called DEPTH and can be found in cv32e40p\_prefetch\_buffer.sv (default value of 2). As a result of this (speculative) prefetch, CV32E40P can fetch up to DEPTH words outside of the code region and care should therefore be taken that no unwanted read side effects occur for such prefetches outside of the actual code region.

Table 7.1 describes the signals that are used to fetch instructions. This interface is a simplified version of the interface that is used by the LSU, which is described in *Load-Store-Unit (LSU)*. The difference is that no writes are possible and thus it needs fewer signals.

Signal	Direction	Description
instr_addr_o[31:0]	output	Address, word aligned
instr_req_o	output	Request valid, will stay high until instr_gnt_i is high for one cycle
instr_gnt_i	input	The other side accepted the request. instr_addr_o may change in
		the next cycle.
instr_rvalid_i	input	instr_rdata_i holds valid data when instr_rvalid_i is high.
		This signal will be high for exactly one cycle per request.
instr_rdata_i[31:0]	input	Data read from memory

Table 7.1: Instruction Fetch interface signals


# 7.1 Misaligned Accesses

Externally, the IF interface performs word-aligned instruction fetches only. Misaligned instruction fetches are handled by performing two separate word-aligned instruction fetches. Internally, the core can deal with both word- and half-word-aligned instruction addresses to support compressed instructions. The LSB of the instruction address is ignored internally.

### 7.2 Protocol

The CV32E40P instruction fetch interface does not implement the following optional OBI signals: we, be, wdata, auser, wuser, aid, rready, err, ruser, rid. These signals can be thought of as being tied off as specified in the OBI specification.

**Note:** Transactions Ordering As mentioned above, instruction fetch interface can generate up to DEPTH outstanding transactions. OBI specification states that links are always in-order from master point of view. So as the fetch interface does not generate transaction id (aid), interconnect infrastructure should ensure that transaction responses come back in the same order they were sent by adding its own additional information.






Figure 7.1: Back-to-back Memory Transactions




Figure 7.2: Multiple Outstanding Memory Transactions

7.2. Protocol 25

### **LOAD-STORE-UNIT (LSU)**

The Load-Store Unit (LSU) of the core takes care of accessing the data memory. Load and stores on words (32 bit), half words (16 bit) and bytes (8 bit) are supported. The CV32E40P data interface can cause up to 2 outstanding transactions and there is no FIFO to allow more outstanding requests.

Table 8.1 describes the signals that are used by the LSU.

Signal	Direction	Description
data_addr_o[31:0]	output	Address
data_req_o	output	Request valid, will stay high until data_gnt_i is high for one cycle
data_gnt_i	input	The other side accepted the request. data_addr_o may change in
		the next cycle.
data_we_o	output	Write Enable, high for writes, low for reads. Sent together with
		data_req_o
data_be_o[3:0]	output	Byte Enable. Is set for the bytes to write/read, sent together with
		data_req_o
data_wdata_o[31:0]	output	Data to be written to memory, sent together with data_req_o
data_rvalid_i	input	data_rvalid_i will be high for exactly one cycle to signal the
		end of the response phase of for both read and write transac-
		tions. For a read transaction data_rdata_i holds valid data when
		data_rvalid_i is high.
data_rdata_i[31:0]	input	Data read from memory

Table 8.1: LSU interface signals

## 8.1 Misaligned Accesses

The LSU never raises address-misaligned exceptions. For loads and stores where the effective address is not naturally aligned to the referenced datatype (i.e., on a four-byte boundary for word accesses, and a two-byte boundary for halfword accesses) the load/store is performed as two bus transactions in case that the data item crosses a word boundary. A single load/store instruction is therefore performed as two bus transactions for the following scenarios:

- · Load/store of a word for a non-word-aligned address
- Load/store of a halfword crossing a word address boundary

In both cases the transfer corresponding to the lowest address is performed first. All other scenarios can be handled with a single bus transaction.

### 8.2 Protocol

The CV32E40P data interface does not implement the following optional OBI signals: auser, wuser, aid, rready, err, ruser, rid. These signals can be thought of as being tied off as specified in the OBI specification.

**Note:** Transactions Ordering As mentioned above, data interface can generate up to 2 outstanding transactions. OBI specification states that links are always in-order from master point of view. So as the data interface does not generate transaction id (aid), interconnect infrastructure should ensure that transaction responses come back in the same order they were sent by adding its own additional information.

The OBI protocol that is used by the LSU to communicate with a memory works as follows.

The LSU provides a valid address on data\_addr\_o, control information on data\_we\_o, data\_be\_o (as well as write data on data\_wdata\_o in case of a store) and sets data\_req\_o high. The memory sets data\_gnt\_i high as soon as it is ready to serve the request. This may happen at any time, even before the request was sent. After a request has been granted the address phase signals (data\_addr\_o, data\_we\_o, data\_be\_o and data\_wdata\_o) may be changed in the next cycle by the LSU as the memory is assumed to already have processed and stored that information. After granting a request, the memory answers with a data\_rvalid\_i set high if data\_rdata\_i is valid. This may happen one or more cycles after the request has been granted. Note that data\_rvalid\_i must also be set high to signal the end of the response phase for a write transaction (although the data\_rdata\_i has no meaning in that case). When multiple granted requests are outstanding, it is assumed that the memory requests will be kept in-order and one data\_rvalid\_i will be signalled for each of them, in the order they were issued.

Figure 8.1, Figure 8.2, Figure 8.3 and Figure 8.4 show example timing diagrams of the protocol.

### 8.3 Post-Incrementing Load and Store Instructions

This section is only valid if  $COREV_PULP = 1$ 

Post-incrementing load and store instructions perform a load/store operation from/to the data memory while at the same time increasing the base address by the specified offset. For the memory access, the base address without offset is used.

Post-incrementing load and stores reduce the number of required instructions to execute code with regular data access patterns, which can typically be found in loops. These post-incrementing load/store instructions allow the address increment to be embedded in the memory access instructions and get rid of separate instructions to handle pointers. Coupled with hardware loop extension, these instructions allow to reduce the loop overhead significantly.




Figure 8.1: Basic Memory Transaction




Figure 8.2: Back-to-back Memory Transactions




Figure 8.3: Slow Response Memory Transaction




Figure 8.4: Multiple Outstanding Memory Transactions

**CHAPTER** 

**NINE** 

## REGISTER FILE

Source files: rtl/cv32e40p\_register\_file\_ff.sv

CV32E40P has 31 32-bit wide registers which form registers x1 to x31. Register x0 is statically bound to 0 and can only be read, it does not contain any sequential logic.

The register file has three read ports and two write ports. Register file reads are performed in the ID stage. Register file writes are performed in the WB stage.

# 9.1 Floating-Point Register File

If the optional FPU is instantiated, unless ZFINX is configured, the register file is extended with an additional register bank of 32 registers f0-f31. These registers are stacked on top of the existing register file and can be accessed concurrently with the limitation that a maximum of three operands per cycle can be read. Each of the three operands addresses is extended with an register file select signal which is generated in the instruction decoder when a FP instruction is decoded. This additional signals determines if the operand is located in the integer or the floating point register file.

Forwarding paths, and write-back logic are shared for the integer and floating point operations and are not replicated.

If ZFINX parameter is set, there is no additional register bank and FPU instructions are using the same register file than for integer instructions.

# **FLOATING POINT UNIT (FPU)**

The RV32F ISA extension for floating-point support in the form of IEEE-754 single precision can be enabled by setting the parameter **FPU** of the cv32e40p\_top top level module to 1. This will extend the CV32E40P decoder accordingly and will instantiate the FPU. The FPU repository used by the CV32E40P is available at https://github.com/openhwgroup/cvfpu and its documentation can be found here. CVFPU v1.0.0 release has been copied in CV32E40P repository inside rtl/vendor (used for verification and implementation) so all core and FPU RTL files should be taken from CV32E40P repository.

cv32e40p\_fpu\_manifest file is listing all necessary files for both the Core and CVFPU.

## 10.1 CVFPU parameters

As CVFPU is an highly configurable IP, here is the list of its parameters and their actual value used when CVFPU is intantiated through a wrapper in cv32e40p\_top module.

Name Type/Range Value Description **Datapath Width** Width int 32 Specifies the width of the input and output data ports and of the datapath. 0 Vectorial Hardware Generation EnableVectors logic Controls the generation of packed-SIMD computation units. 0 EnableNanBox logic **NaN-Boxing Check Control** Controls whether input value NaN-boxing is enforced. **FpFmtMask** {1, 0, 0, 0, 0} **Enabled Floating-Point Formats** fmt logic t Enables respectively: **IEEE Single-Precision format** IEEE Double-Precision format IEEE Half-Precision format Custom Byte-Precision format Custom Alternate Half-Precision format IntFmtMask  $\{0, 0, 1, 0\}$ **Enabled Integer Formats** ifmt\_logic\_t Enables respectively: Byte format Half-Word format Word format

Double-Word format

Table 10.1: CVFPU Features parameter

Table 10.2: CVFPU Implementation parameter

Name	Type/Range	Value	Description
PipeRegs	op-	{	Number of Pipelining Stages
	grp_fmt_unsigned_t	$\{FPU\_ADDMUL\_LAT, 0, 0, 0, 0\},\$	This parameter sets a number of
		{default: 1},	pipeline stages to be inserted into
		{default: FPU_OTHERS_LAT},	the computational units per operation
		{default: FPU_OTHERS_LAT}	group, per FP format. As such, la-
		}	tencies for different operations and
			different formats can be freely config-
			ured.
			Respectively:
			ADDition/MULtiplication operation
			group
			DIVision/SQuare RooT operation
			group
			NON COMPuting operation group
			CONVersion operation group
			FPU_ADDMUL_LAT and
			FPU_OTHERS_LAT are cv32e40p_top
			parameters.
UnitTypes	op-	{	HW Unit Implementation
	grp_fmt_unit_types_t	{default: MERGED},	This parameter allows to control re-
		{default: MERGED},	sources by either removing operation
		{default: PARALLEL},	units for certain formats and operations,
		{default: MERGED}	or merging multiple formats into one.
		}	Respectively:
			ADDition/MULtiplication operation
			group
			DIVision/SQuare RooT operation
			group
			NON COMPuting operation group
			CONVersion operation group
PipeConfig	pipe_config_t	AFTER	Pipeline Register Placement
			This parameter controls where pipel-
			ing registers (number defined by
			PipeRegs) are placed in each opera-
			tional unit.
			AFTER means they are all placed at the
			output of each operational unit.
			See Synthesizing with the FPU advices
			to get best synthesis results.

Table 10.3: Other CVFPU parameters

Name	Type/Range	Value	Description
TagType		logic	The SystemVerilog data type of the operation tag input and
			output ports.
TrueSIMDClass	int	0	Vectorial mode classify operation RISC-V compliancy.
EnableSIMDMask	int	0	Inactive vectorial lanes floating-point status flags masking.

## 10.2 FP Register File

By default a dedicated register file consisting of 32 floating-point registers, £0-£31, is instantiated. This default behavior can be overruled by setting the parameter **ZFINX** of the cv32e40p\_top top level module to 1, in which case the dedicated register file is not included and the general purpose register file is used instead to host the floating-point operands.

The latency of the individual instructions are explained in Cycle counts per instruction type table.

To allow FPU unit to be put in sleep mode at the same time the core is doing so, a clock gating cell is instantiated in cv32e40p\_top top level module as well with its enable signal being inverted core\_sleep\_o core output.

## **10.3 FP CSR**

When using floating-point extensions the standard specifies a floating-point status and control register (*Floating-point control and status register* (*fcsr*)) which contains the exceptions that occurred since it was last reset and the rounding mode. *Floating-point accrued exceptions* (*fflags*) and *Floating-point dynamic rounding mode* (*frm*) can be accessed directly or via *Floating-point control and status register* (*fcsr*) which is mapped to those two registers.

## 10.4 Reminder for programmers

As mentioned in RISC-V Privileged Architecture specification, mstatus.FS should be set to Initial to be able to use FP instructions. If mstatus.FS = Off (reset value), any instruction that attempts to read or write the Floating-Point state (F registers or F CSRs) will cause an illegal instruction exception.

Upon interrupt or context switch events, mstatus.SD should be read to see if Floating-Point state has been altered. If following executed program (interrupt routine or whatsover) is going to use FP instructions and only if mstatus.SD = 1 (means FS = Dirty), then the whole FP state (F registers and F CSRs) should be saved in memory and program should set mstatus.FS to Clean. When returning to interrupted or main program, if mstatus.FS = Clean then the whole FP state should be restored from memory.

## **SLEEP UNIT**

Source File: rtl/cv32e40p\_sleep\_unit.sv

The Sleep Unit contains and controls the instantiated clock gate (see *Clock Gating Cell*) that gates clk\_i and produces a gated clock for use by the other modules inside CV32E40P. The Sleep Unit is the only place in which clk\_i itself is used; all other modules use the gated version of clk\_i.

The clock gating in the Sleep Unit is impacted by the following:

- rst\_ni
- fetch\_enable\_i
- **wfi** instruction (only when COREV\_CLUSTER = 0)
- **cv.elw** instruction (only when COREV\_CLUSTER = 1)
- pulp\_clock\_en\_i (only when COREV\_CLUSTER = 1)

Table 11.1 describes the Sleep Unit interface.

Table 11.1: Sleep Unit interface signals

Signal	Direction	Description
pulp_clock_en_i	input	COREV_CLUSTER = 0:
		pulp_clock_en_i is not used. Tie to 0.
		COREV_CLUSTER = 1:
		pulp_clock_en_i can be used to gate clk_i internal to the core when
		core_sleep_o = 1.
		See PULP Cluster Extension for details.
core_sleep_o	output	COREV_CLUSTER = 0:
		Core is sleeping because of a <b>wfi</b> instruction. If core_sleep_o = 1 then
		clk_i is gated off internally and it is allowing to gate off clk_i externally
		as well (e.g. FPU).
		See WFI for details.
		COREV_CLUSTER = 1:
		Core is sleeping because of a <b>cv.elw</b> instruction. If <b>core_sleep_o</b> =
		1, then the pulp_clock_en_i directly controls the internally instanti-
		ated clock gate and therefore pulp_clock_en_i can be set to 0 to in-
		ternally gate off clk_i. If core_sleep_o = 0, then it is not allowed to
		set pulp_clock_en_i to 0.
		See PULP Cluster Extension for details.

Note: The semantics of pulp\_clock\_en\_i and core\_sleep\_o depend on the COREV\_CLUSTER parameter.

## 11.1 Startup behavior

clk\_i is internally gated off (while signaling core\_sleep\_o = 0) during CV32E40P startup:

- clk\_i is internally gated off during rst\_ni assertion
- clk\_i is internally gated off from rst\_ni deassertion until fetch\_enable\_i = 1

After initial assertion of fetch\_enable\_i, the fetch\_enable\_i signal is ignored until after a next reset assertion.

## 11.2 WFI

The **wfi** instruction can under certain conditions be used to enter sleep mode awaiting a locally enabled interrupt to become pending. The operation of **wfi** is unaffected by the global interrupt bits in **mstatus**.

A wfi will not enter sleep mode but will be executed as a regular nop, if any of the following conditions apply:

- debug\_req\_i = 1 or a debug request is pending
- The core is in debug mode
- The core is performing single stepping (debug)
- The core has a trigger match (debug)
- COREV\_CLUSTER = 1

If a **wfi** causes sleep mode entry, then **core\_sleep\_o** is set to 1 and **clk\_i** is gated off internally. **clk\_i** is allowed to be gated off externally as well in this scenario. A wake-up can be triggered by any of the following:

- · A locally enabled interrupt is pending
- A debug request is pending
- Core is in debug mode

Upon wake-up core\_sleep\_o is set to 0, clk\_i will no longer be gated internally, must not be gated off externally, and instruction execution resumes.

If one of the above wake-up conditions coincides with the **wfi** instruction, then sleep mode is not entered and core\_sleep\_o will not become 1.

Figure 11.1 shows an example waveform for sleep mode entry because of a wfi instruction.




Figure 11.1: wfi example

## 11.3 PULP Cluster Extension

CV32E40P has an optional extension to enable its usage in a PULP Cluster in the PULP (Parallel Ultra Low Power) platform. This extension is enabled by setting the COREV\_CLUSTER parameter to 1. The PULP platform is organized as clusters of multiple (typically 4 or 8) CV32E40P cores that share a tightly-coupled data memory, aimed at running digital signal processing applications efficiently.

The mechanism via which CV32E40P cores in a PULP Cluster synchronize with each other is implemented via the custom **cv.elw** instruction that performs a read transaction on an external Event Unit (which for example implements barriers and semaphores). This read transaction to the Event Unit together with the core\_sleep\_o signal inform the Event Unit that the CV32E40P is not busy and ready to go to sleep. Only in that case the Event Unit is allowed to set pulp\_clock\_en\_i to 0, thereby gating off clk\_i internal to the core. Once the CV32E40P core is ready to start again (e.g. when the last core meets the barrier), pulp\_clock\_en\_i is set to 1 thereby enabling the CV32E40P to run again.

If the PULP Cluster extension is not used (COREV\_CLUSTER = 0), the pulp\_clock\_en\_i signal is not used and should be tied to 0.

Execution of a cv.elw instructions causes core\_sleep\_o = 1 only if all of the following conditions are met:

- The **cv.elw** did not yet complete (which can be achieved by witholding data\_gnt\_i and/or data\_rvalid\_i)
- No debug request is pending
- The core is not in debug mode
- The core is not single stepping (debug)
- The core does not have a trigger match (debug)

As pulp\_clock\_en\_i can directly impact the internal clock gate, certain requirements are imposed on the environment of CV32E40P in case COREV\_CLUSTER = 1:

- If core sleep o = 0, then pulp clock en i must be 1
- If pulp\_clock\_en\_i = 0, then irq\_i[\*] must be 0
- If pulp\_clock\_en\_i = 0, then debug\_req\_i must be 0
- If pulp\_clock\_en\_i = 0, then instr\_rvalid\_i must be 0
- If pulp\_clock\_en\_i = 0, then instr\_gnt\_i must be 0
- If pulp\_clock\_en\_i = 0, then data\_rvalid\_i must be 0
- If pulp\_clock\_en\_i = 0, then data\_gnt\_i must be 0

Figure 11.2 shows an example waveform for sleep mode entry because of a **cv.elw** instruction.




Figure 11.2: **cv.elw** example

## CORE-V HARDWARE LOOP EXTENSIONS

To increase the efficiency of small loops, CV32E40P supports hardware loops (HWLoop). They can be enabled by setting the COREV\_PULP parameter. Hardware loops make executing a piece of code multiple times possible, without the overhead of branches penalty or updating a counter. Hardware loops involve zero stall cycles for jumping to the first instruction of a loop.

A hardware loop is defined by its start address (pointing to the first instruction in the loop), its end address (pointing to the instruction just after the last one executed by the loop) and a counter that is decremented every time the last instruction of the loop body is executed.

CV32E40P contains two hardware loop register sets to support nested hardware loops, each of them can store these three values in separate flip flops which are mapped in the CSR address space. Loop number 0 has higher priority than loop number 1 in a nested loop configuration, meaning that loop 0 represents the inner loop and loop 1 is the outer loop.

## 12.1 Hardware Loop constraints

Following constraints must be respected by any toolchain compiler or by hand-written assembly code. Violation of these constraints will not generate any hardware exception and behaviour is undefined.

In order to catch **as early as possible** those software exceptions when executing a program either on a verification Reference Model or on a virtual platform Instruction Set Simulator, those model/simulation platforms must generate a fatal error with a meaningfull message related to Hardware Loops constraints violation.

The HWLoop constraints are:

- Start and End addresses of an HWLoop must be 32-bit aligned.
- End Address must be strictly greater than Start Address.
- End address of an HWLoop must point to the instruction just after the last one of the HWLoop body.
- HWLoop body must contain at least 3 instructions.
- When both loops are nested, the End address of the outermost HWLoop (must be #1) must be at least 2 instructions further than the End address of the innermost HWLoop (must be #0), i.e. HWLoop[1].endaddress >= HWLoop[0].endaddress + 8.
- HWLoop must always be entered from its start location (no branch/jump to a location inside a HWLoop body).
- No HWLoop #0 (resp. #1) CSR should be modified inside the HWLoop #0 (resp. #1) body.
- No Compressed instructions (RVC) allowed in the HWLoop body.
- No jump or branch instructions allowed in the HWLoop body.
- No memory ordering instructions (fence, fence.i) allowed in the HWLoop body.

• No privileged instructions (mret, dret, ecall, wfi) allowed in the HWLoop body, except for ebreak.

The rationale of NOT generating any hardware exception when violating any of those constraints is that it would add resources (32-bit adders and substractors needed for the third and fourth rules) which are costly in area and power consumption. These additional (and costly) resources would be present just to catch situations that should never happen. This in an architectural choice in order to keep CV32E40P area and power consumption to its lowest level.

The rationale of putting the end-of-loop label to the first instruction after the last one of the loop body is that it greatly simplifies compiler optimization (relative to basic blocks management).

In order to use hardware loops, the compiler needs to setup the loops beforehand with cv.start/i, cv.end/i, cv.count/i or cv.setup/i instructions. The compiler will use HWLoop automatically whenever possible without the need of assembly.

For debugging and context switches, the hardware loop registers are mapped into the CSR custom read-only address space. To read them csrr instructions should be used and to write them register flavour of hardware loop instructions should be used. Using csrw instructions to write hardware loop registers will generate an illegal instruction exception.

Since hardware loop feature could be used in interrupt routine/handler, the registers have to be saved (resp. restored) at the beginning (resp. end) of the interrupt routine together with the general purpose registers. The CSR HWLoop registers are described in the *Control and Status Registers* section.

Below an assembly code example of a nested HWLoop that computes a matrix addition.

```
asm volatile (
       "add %[i],x0, x0;"
2
        "add %[j],x0, x0;"
       "cv.count 1, %[N];"
       "cv.endi
                  1, end0;"
        "cv.starti 1, start0;"
6
        "cv.endi
                 0, endZ;"
       "cv.starti 0, startZ;"
       ".align 4;"
       ".option norvc;"
10
        "start0:;"
             cv.count 0, %[N];"
12
        11
             startZ:;"
13
                 addi %[i], %[i], 1;"
14
                 addi %[i], %[i], 1;"
15
                 addi %[i], %[i], 1;"
16
             endZ:;"
17
             addi %[j], %[j], 2;"
             addi %[j], %[j], 2;"
19
       "end0:;"
20
        : [i] "+r" (i), [j] "+r" (j)
21
        : [N] "r" (10)
22
   );
23
```

At the beginning of the HWLoop, the registers %[i] and %[j] are 0. The innermost loop, from startZ to (endZ - 4), adds to %[i] three times 1 and it is executed 10x10 times. Whereas the outermost loop, from startO to (endO - 4), executes 10 times the innermost loop and adds two times 2 to the register %[j]. At the end of the loop, the register %[i] contains 300 and the register %[j] contains 40.

## **CONTROL AND STATUS REGISTERS**

CV32E40P does not implement all control and status registers specified in the RISC-V privileged specifications, but is limited to the registers that were needed for the PULP system. The reason for this is that we wanted to keep the footprint of the core as low as possible and avoid any overhead that we do not explicitly need.

## **13.1 CSR Map**

Table 13.1 lists all implemented CSRs. Two columns in Table 13.1 may require additional explanation:

The **Privilege** column indicates the access mode of a CSR. The first letter indicates the lowest privilege level required to access the CSR. Attempts to access a CSR with a higher privilege level than the core is currently running in will throw an illegal instruction exception. This is largely a moot point for the CV32E40P as it only supports machine and debug modes. The remaining letters indicate the read and/or write behavior of the CSR when accessed by the indicated or higher privilege level:

- **RW**: CSR is **read-write**. That is, CSR instructions (e.g. csrrw) may write any value and that value will be returned on a subsequent read (unless a side-effect causes the core to change the CSR value).
- RO: CSR is read-only. Writes by CSR instructions raise an illegal instruction exception.

Writes of a non-supported value to **WLRL** bitfields of a **RW** CSR do not result in an illegal instruction exception. The exact bitfield access types, e.g. **WLRL** or **WARL**, can be found in the RISC-V privileged specification.

In the **Description** column there is a specific comment which identifies those CSRs that are dependent on the value of specific parameters. If these parameters are not set as indicated in Table 13.1 then the associated CSR is not implemented. If the column does not mention any parameter then the associated CSR is always implemented.

Reads or writes to a CSR that is not implemented will result in an illegal instruction exception.

CSR Address	Name	Privilege	Description
User CSRs			
0x001	fflags	URW	Floating-point accrued exceptions.
			Only present if FPU = 1
0x002	frm	URW	Floating-point dynamic rounding mode.
			Only present if $FPU = 1$
0x003	fcsr	URW	Floating-point control and status register.
			Only present if FPU = 1
0xC00	cycle	URO	(HPM) Cycle Counter
0xC02	instret	URO	(HPM) Instructions-Retired Counter
0xC03	hpmcounter3	URO	(HPM) Performance-Monitoring Counter 3

Table 13.1: Control and Status Register Map

continues on next page

Table 13.1 – continued from previous page

CCD			continued from previous page
CSR Address	Name	Privilege	Description
0xC1F	hpmcounter31	URO	(HPM) Performance-Monitoring Counter 31
0xC80	cycleh	URO	(HPM) Upper 32 bits Cycle Counter
0xC82	instreth	URO	(HPM) Upper 32 bits Instructions-Retired Counter
0xC83	hpmcounterh3	URO	(HPM) Upper 32 bits Performance-Monitoring Counter 3
	npmeouncerns	Cito	(11 11) oppor 32 one renormance monitoring counter s
0xC9F	hpmcounterh31	URO	(HPM) Upper 32 bits Performance-Monitoring Counter 31
User Custo			
0xCC0	lpstart0	URO	Hardware Loop 0 Start.
0.001	1	LIDO	Only present if COREV_PULP = 1
0xCC1	lpend0	URO	Hardware Loop 0 End.
0.000	1 .0	LIDO	Only present if COREV_PULP = 1
0xCC2	lpcount0	URO	Hardware Loop 0 Counter.
0.001		TIDO	Only present if COREV_PULP = 1
0xCC4	lpstart1	URO	Hardware Loop 1 Start.
0CC5	]	LIDO	Only present if COREV_PULP = 1
0xCC5	lpend1	URO	Hardware Loop 1 End.
0.000	7	IIDO	Only present if COREV_PULP = 1
0xCC6	lpcount1	URO	Hardware Loop 1 Counter.
0.000		IIDO	Only present if COREV_PULP = 1
0xCC8	uhartid	URO	Hardware Thread ID
0.000		IIDO	Only present if COREV_PULP = 1 & PULP_SECURE = 1
0xCC9	privlv	URO	Privilege Level Only present if COREV_PULP = 1 & PULP_SECURE = 1
Machine C	SRs		omy present in condition of the rest conditions
0x300	mstatus	MRW	Machine Status
0x301	misa	MRW	Machine ISA
0x304	mie	MRW	Machine Interrupt Enable register
0x305	mtvec	MRW	Machine Trap-Handler Base Address
0x320	mcountinhibit	MRW	(HPM) Machine Counter-Inhibit register
0x323	mhpmevent3	MRW	(HPM) Machine Performance-Monitoring Event Selector 3
	narpine verres	WIKW	(III III) Machine Terrormance Monitoring Event Selector 5
0x33F	mhpmevent31	MRW	(HPM) Machine Performance-Monitoring Event Selector 31
0x340	mscratch	MRW	Machine Scratch
0x340	mepc	MRW	Machine Exception Program Counter
0x341 0x342	mcause	MRW	Machine Trap Cause
0x342 0x343	mtval	MRW	Machine Trap Value
0x343 0x344	mip	MRW	Machine Interrupt Pending register
0x344 $0x7A0$	tselect	MRW	Trigger Select register
0x7A0 0x7A1	tdata1	MRW	Trigger Data register 1
0x7A1 0x7A2	tdata2	MRW	Trigger Data register 2
$\frac{0x7A2}{0x7A3}$	tdata3	MRW	Trigger Data register 3
$\frac{0x7A3}{0x7A4}$	tinfo	MRO	Trigger Info
$\frac{0x7A4}{0x7A8}$			
	mcontext	MRW	Machine Context register
0x7AA	scontext	MRW	Machine Context register
0x7B0	dcsr	DRW	Debug Control and Status
0x7B1	dpc	DRW	Debug PC
0x7B2	dscratch0	DRW	Debug Scratch register 0
0x7B3	dscratch1	DRW	Debug Scratch register 1

continues on next page

Table 13.1 – continued from previous page

CSR	Name	Privilege	Description
Address			
0xB00	mcycle	MRW	(HPM) Machine Cycle Counter
0xB02	minstret	MRW	(HPM) Machine Instructions-Retired Counter
0xB03	mhpmcounter3	MRW	(HPM) Machine Performance-Monitoring Counter 3
0xB1F	mhpmcounter31	MRW	(HPM) Machine Performance-Monitoring Counter 31
0xB80	mcycleh	MRW	(HPM) Upper 32 bits Machine Cycle Counter
0xB82	minstreth	MRW	(HPM) Upper 32 bits Machine Instructions-Retired Counter
0xB83	mhpmcounterh3	MRW	(HPM) Upper 32 bits Machine Performance-Monitoring
			Counter 3
0xB9F	mhpmcounterh31	MRW	(HPM) Upper 32 bits Machine Performance-Monitoring
			Counter 31
0xF11	mvendorid	MRO	Machine Vendor ID
0xF12	marchid	MRO	Machine Architecture ID
0xF13	mimpid	MRO	Machine Implementation ID
0xF14	mhartid	MRO	Hardware Thread ID

# 13.2 CSR Descriptions

What follows is a detailed definition of each of the CSRs listed above. The **Mode** column defines the access mode behavior of each bit field when accessed by the privilege level specified in Table 13.1 (or a higher privilege level):

- RO: read-only fields are not affect by CSR write instructions. Such fields either return a fixed value, or a value determined by the operation of the core.
- **RW**: **read/write** fields store the value written by CSR writes. Subsequent reads return either the previously written value or a value determined by the operation of the core.

## 13.2.1 Floating-point CSRs

#### Floating-point accrued exceptions (fflags)

CSR Address: 0x001 (only present if FPU = 1)

Reset Value: 0x0000\_0000

Bit #	Mode	Description
31:5	RO	Writes are ignored; reads return 0.
4	RW	NV - Invalid Operation
3	RW	DZ - Divide by Zero
2	RW	OF - Overflow
1	RW	UF - Underflow
0	RW	NX - Inexact

## Floating-point dynamic rounding mode (frm)

CSR Address: 0x002 (only present if FPU = 1)

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:3	RO	Writes are ignored; reads return 0.
2:0	RW	Rounding mode:
		000 = RNE
		001 = RTZ
		010 = RDN
		011 = RUP
		100 = RMM
		101 = Invalid
		110 = Invalid
		111 = DYN

## Floating-point control and status register (fcsr)

CSR Address: 0x003 (only present if FPU = 1)

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:8	RO	Reserved. Writes are ignored; reads return 0.
7:5	RW	Rounding Mode (frm)
4:0	RW	Accrued Exceptions (fflags)

## 13.2.2 Hardware Loops CSRs

## HWLoop Start Address 0/1 (lpstart0/1)

CSR Address: 0xCC0/0xCC4 (only present if COREV\_PULP = 1)

Reset Value: 0x0000\_0000

Bit #	Mode	Description
31:0	RW	Start Address of the HWLoop 0/1.

## HWLoop End Address 0/1 (lpend0/1)

CSR Address: 0xCC1/0xCC5 (only present if COREV\_PULP = 1)

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	End Address of the HWLoop 0/1.

## HWLoop Count Address 0/1 (lpcount0/1)

CSR Address: 0xCC2/0xCC6 (only present if COREV\_PULP = 1)

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	Number of iteration of HWLoop 0/1.

## 13.2.3 Other CSRs

## Machine Status (mstatus)

CSR Address: 0x300

Reset Value: 0x0000\_1800

Bit #	Mode	Description
31	RO	SD: State Dirty
		SD set to 1 if $FS = 11$ meaning Floating point State is dirty so save/restore is
		needed in case of context switch.
		Hardwired to 0 if $FPU = 0$ or $ZFINX = 1$ .
30:15	RO	Unimplemented, hardwired to 0.
14:13	RW	FS: Floating point State
		00 = Off
		01 = Initial
		10 = Clean
		11 = Dirty
		Hardwired to 0 if $FPU = 0$ or $ZFINX = 1$ .
12:11	RO	MPP: Machine Previous Priviledge mode
		Hardwired to 11 when the user mode is not enabled.
10:8	RO	Unimplemented, hardwired to 0.
7	RO	MPIE: Machine Previous Interrupt Enable
		When an exception is encountered, MPIE will be set to MIE. When the mret
		instruction is executed, the value of MPIE will be stored to MIE.
6:4	RO	Unimplemented, hardwired to 0.
3	RW	MIE: Machine Interrupt Enable
		If you want to enable interrupt handling in your exception handler, set the Inter-
		rupt Enable MIE to 1 inside your handler code.
2:0	RO	Unimplemented, hardwired to 0.

## Machine Interrupt Enable register (mie)

CSR Address: 0x304

Reset Value: 0x0000\_0000

Bit #	Mode	Description
31:16	RW	Machine Fast Interrupt Enables
		Set bit x to enable interrupt irq_i[x] (x between 16 and 31).
15:12	RO	Hardwired to 0.
11	RW	MEIE: Machine External Interrupt Enable
		If set, irq_i[11] is enabled.
10:8	RO	Hardwired to 0.
7	RW	MTIE: Machine Timer Interrupt Enable
		If set, irq_i[7] is enabled.
6:4	RO	Hardwired to 0.
3	RW	MSIE: Machine Software Interrupt Enable
		If set, irq_i[3] is enabled.
2:0	RO	Hardwired to 0.

## Machine Trap-Vector Base Address (mtvec)

CSR Address: 0x305 Reset Value: Defined

Detailed:

Bit #	Mode	Description
31:8	RW	BASE[31:8]
		The trap-handler base address, always aligned to 256 bytes.
7:2	RO	BASE[7:2]
		The trap-handler base address, always aligned to 256 bytes, i.e., mtvec[7:2] is
		always set to 0.
1	RO	MODE[1]
		0
0	RW	MODE[0]
		0 = Direct mode
		1 = Vectored mode.

The initial value of mtvec is equal to {mtvec\_addr\_i[31:8], 6'b0, 2'b01}.

When an exception or an interrupt is encountered, the core jumps to the corresponding handler using the content of the MTVEC[31:8] as base address. Only 8-byte aligned addresses are allowed. Both direct mode and vectored mode are supported.

## Machine Scratch (mscratch)

CSR Address: 0x340

Reset Value: 0x0000 0000

Detailed:

Bit #	Mode	Description
31:0	RW	Scratch value

## Machine Exception PC (mepc)

CSR Address: 0x341

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:1	RW	MEPC: Machine Exception Program Counter
0	R0	0

When an exception is encountered, the current program counter is saved in MEPC, and the core jumps to the exception address. When a mret instruction is executed, the value from MEPC replaces the current program counter.

## Machine Cause (mcause)

CSR Address: 0x342

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31	RW	<b>Interrupt:</b> This bit is set when the exception was triggered by an interrupt.
30:5	RO (0)	0
4:0	RW	Exception Code (See note below)

**NOTE**: software accesses to mcause[4:0] must be sensitive to the WLRL field specification of this CSR. For example, when mcause[31] is set, writing 0x1 to mcause[1] (Supervisor software interrupt) will result in UNDEFINED behavior.

## Machine Trap Value (mtval)

CSR Address: 0x343

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	Writes are ignored; reads return 0.

## Machine Interrupt Pending register (mip)

CSR Address: 0x344

Reset Value: 0x0000\_0000

Bit #	Mode	Description
31:16	RO	Machine Fast Interrupts Pending
		If bit x is set, interrupt irq_i[x] is pending (x between 16 and 31).
15:12	RO	Hardwired to 0.
11	RO	MEIP: Machine External Interrupt Pending
		If set, irq_i[11] is pending.
10:8	RO	Hardwired to 0.
7	RO	MTIP: Machine Timer Interrupt Pending
		If set, irq_i[7] is pending.
6:4	RO	Hardwired to 0.
3	RO	MSIP: Machine Software Interrupt Pending
		If set, irq_i[3] is pending.
2:0	RO	Hardwired to 0.

## 13.2.4 Trigger CSRs

## **Trigger Select register (tselect)**

CSR Address: 0x7A0

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	CV32E40P implements a single trigger, therefore this register will always read
		as zero.

Accessible in Debug Mode or M-Mode.

## Trigger Data register 1 (tdata1)

CSR Address: 0x7A1

Reset Value: 0x2800\_1040

Detailed:

Accessible in Debug Mode or M-Mode. Since native triggers are not supported, writes to this register from M-Mode will be ignored.

**Note:** CV32E40P only implements one type of trigger, Match Control. Most fields of this register will read as a fixed value to reflect the single mode that is supported, in particular, instruction address match as described in the Debug Specification 0.13.2 section 5.2.2 & 5.2.9. The **type**, **dmode**, **hit**, **select**, **timing**, **sizelo**, **action**, **chain**, **match**, **m**, **s**, **u**, **store** and **load** bitfields of this CSR, which are marked as R/W in Debug Specification 0.13.2, are therefore implemented as WARL bitfields (corresponding to how these bitfields will be specified in the forthcoming Debug Specification 0.14.0).

Bit #	Mode	Description
31:28	RO (0x2)	<b>type:</b> 2 = Address/Data match trigger type.
27	RO (0x1)	<b>dmode:</b> 1 = Only debug mode can write tdata registers
26:21	RO (0x0)	<b>maskmax:</b> 0 = Only exact matching supported.
20	RO (0x0)	<b>hit:</b> 0 = Hit indication not supported.
19	RO (0x0)	<b>select:</b> 0 = Only address matching is supported.
18	RO (0x0)	<b>timing:</b> 0 = Break before the instruction at the specified address.
17:16	RO (0x0)	sizelo: 0 = Match accesses of any size.
15:12	RO (0x1)	<b>action:</b> 1 = Enter debug mode on match.
11	RO (0x0)	<b>chain:</b> 0 = Chaining not supported.
10:7	RO (0x0)	<b>match:</b> 0 = Match the whole address.
6	RO (0x1)	<b>m:</b> 1 = Match in M-Mode.
5	RO (0x0)	zero.
4	RO (0x0)	s: 0 = S-Mode not supported.
3	RO (0x0)	<b>u:</b> 0 = U-Mode not supported.
2	RW	<b>execute:</b> Enable matching on instruction address.
1	RO (0x0)	store: 0 = Store address / data matching not supported.
0	RO (0x0)	<b>load:</b> 0 = Load address / data matching not supported.

## Trigger Data register 2 (tdata2)

CSR Address: 0x7A2

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	data

Accessible in Debug Mode or M-Mode. Since native triggers are not supported, writes to this register from M-Mode will be ignored. This register stores the instruction address to match against for a breakpoint trigger.

## Trigger Data register 3 (tdata3)

CSR Address: 0x7A3

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Accessible in Debug Mode or M-Mode. CV32E40P does not support the features requiring this register. Writes are ignored and reads will always return zero.

## Trigger Info (tinfo)

CSR Address: 0x7A4

Reset Value: 0x0000\_0004

Detailed:

Bit #	Mode	Description
31:16	RO	0
15:0	RO (0x4)	<b>info</b> . Only type 2 is supported.

The **info** field contains one bit for each possible *type* enumerated in *tdata1*. Bit N corresponds to type N. If the bit is set, then that type is supported by the currently selected trigger. If the currently selected trigger does not exist, this field contains 1.

Accessible in Debug Mode or M-Mode.

## **Machine Context register (mcontext)**

CSR Address: 0x7A8

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Accessible in Debug Mode or M-Mode. CV32E40P does not support the features requiring this register. Writes are ignored and reads will always return zero.

## 13.2.5 Debug CSRs

#### **Debug Control and Status (dcsr)**

CSR Address: 0x7B0

Reset Value: 0x4000\_0003

**Note:** The **ebreaks**, **ebreaku** and **prv** bitfields of this CSR are marked as R/W in Debug Specification 0.13.2. However, as CV32E40P only supports machine mode, these bitfields are implemented as WARL bitfields (corresponding to how these bitfields will be specified in the forthcoming Debug Specification 0.14.0).

Bit #	Mode	Description
31:28	RO (0x4)	<b>xdebugver:</b> returns 4 - External debug support exists as it is described in this
		document.
27:16	RO (0x0)	Reserved
15	RW	ebreakm
14	RO (0x0)	Reserved
13	RO (0x0)	ebreaks. Always 0.
12	RO (0x0)	ebreaku. Always 0.
11	RW	stepie
10	RO (0x0)	stopcount. Always 0.
9	RO (0x0)	stoptime. Always 0.
8:6	RO	cause
5	RO (0x0)	Reserved
4	RO (0x0)	mprven. Always 0.
3	RO (0x0)	nmip. Always 0.
2	RW	step
1:0	RO (0x3)	<b>prv:</b> returns the current priviledge mode

## Debug PC (dpc)

CSR Address: 0x7B1

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:1	RO	zero
0	RO	DPC

When the core enters in Debug Mode, DPC contains the virtual address of the next instruction to be executed.

## Debug Scratch register 0/1 (dscratch0/1)

CSR Address: 0x7B2/0x7B3 Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	DSCRATCH0/1

## 13.2.6 Performances counters

## Machine Counter-Inhibit register (mcountinhibit)

CSR Address: 0x320

Reset Value: 0x0000\_000D

Detailed:

Bit #	Mode	Description
31:4	RW	Dependent on number of counters implemented in design parameter
3	RW	selectors: mhpmcounter3 inhibit
2	RW	minstret inhibit
1	RO	0
0	RW	mcycle inhibit

The performance counter inhibit control register. The default value is to inhibit counters out of reset. The bit returns a read value of 0 for non implemented counters. This reset value shows the result using the default number of performance counters to be 1.

## Machine Performance Monitoring Event Selector (mhpmevent3 .. mhpmevent31)

CSR Address: 0x323 - 0x33F Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:16	RO	0
15:0	RW	selectors: Each bit represent a unique event to count

The event selector fields are further described in Performance Counters section. Non implemented counters always return a read value of 0.

#### Machine Cycle Counter (mcycle)

CSR Address: 0xB00

Reset Value: 0x0000 0000

Detailed:

Bit #	Mode	Description
31:0	RW	The lower 32 bits of the 64 bit machine mode cycle counter.

#### Machine Instructions-Retired Counter (minstret)

CSR Address: 0xB02

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	The lower 32 bits of the 64 bit machine mode instruction retired counter.

#### Machine Performance Monitoring Counter (mhpmcounter3 .. mhpmcounter31)

CSR Address: 0xB03 - 0xB1F Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	Machine performance-monitoring counter

The lower 32 bits of the 64 bit machine performance-monitoring counter(s). The number of machine performance-monitoring counters is determined by the parameter  $NUM\_MHPMCOUNTERS$  with a range from 0 to 29 (default value of 1). Non implemented counters always return a read value of 0.

## **Upper 32 bits Machine Cycle Counter (mcycleh)**

CSR Address: 0xB80

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	The upper 32 bits of the 64 bit machine mode cycle counter.

#### **Upper 32 bits Machine Instructions-Retired Counter (minstreth)**

CSR Address: 0xB82

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	The upper 32 bits of the 64 bit machine mode instruction retired counter.

### Upper 32 bits Machine Performance Monitoring Counter (mhpmcounter3h .. mhpmcounter31h)

CSR Address: 0xB83 - 0xB9F Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RW	Machine performance-monitoring counter

The upper 32 bits of the 64 bit machine performance-monitoring counter(s). The number of machine performance-monitoring counters is determined by the parameter  $NUM\_MHPMCOUNTERS$  with a range from 0 to 29 (default value of 1). Non implemented counters always return a read value of 0.

#### Cycle Counter (cycle)

CSR Address: 0xC00

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Read-only unprivileged shadow of the lower 32 bits of the 64 bit machine mode cycle counter.

#### **Instructions-Retired Counter (instret)**

CSR Address: 0xC02

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Read-only unprivileged shadow of the lower 32 bits of the 64 bit machine mode instruction retired counter.

## Performance Monitoring Counter (hpmcounter3 .. hpmcounter31)

CSR Address: 0xC03 - 0xC1F Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	

Read-only unprivileged shadow of the lower 32 bits of the 64 bit machine mode performance counter. Non implemented counters always return a read value of 0.

#### **Upper 32 bits Cycle Counter (cycleh)**

CSR Address: 0xC80

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Read-only unprivileged shadow of the upper 32 bits of the 64 bit machine mode cycle counter.

## **Upper 32 bits Instructions-Retired Counter (instreth)**

CSR Address: 0xC82

Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	

Read-only unprivileged shadow of the upper 32 bits of the 64 bit machine mode instruction retired counter.

## Upper 32 bits Performance Monitoring Counter (hpmcounter3h .. hpmcounter31h)

CSR Address: 0xC83 - 0xC9F Reset Value: 0x0000\_0000

Detailed:

Bit #	Mode	Description
31:0	RO	0

Read-only unprivileged shadow of the upper 32 bits of the 64 bit machine mode performance counter. Non implemented counters always return a read value of 0.

## 13.2.7 ID CSRs

## Machine ISA (misa)

CSR Address: 0x301 Reset Value: defined

Bit #	Mode	Description
31:30	RO (0x1)	MXL (Machine XLEN)
29:26	RO (0x0)	(Reserved)
25	RO (0x0)	Z (Reserved)
24	RO (0x0)	Y (Reserved)
23	RO	X (Non-standard extensions present)
22	RO (0x0)	W (Reserved)
21	RO (0x0)	V (Tentatively reserved for Vector extension)
20	RO (0x0)	U (User mode implemented)
19	RO (0x0)	T (Tentatively reserved for Transactional Memory extension)
18	RO (0x0)	S (Supervisor mode implemented)
17	RO (0x0)	R (Reserved)
16	RO (0x0)	Q (Quad-precision floating-point extension)
15	RO (0x0)	P (Tentatively reserved for Packed-SIMD extension)
14	RO (0x0)	O (Reserved)
13	RO (0x0)	N (User-level interrupts supported)
12	RO (0x1)	M (Integer Multiply/Divide extension)
11	RO (0x0)	L (Tentatively reserved for Decimal Floating-Point extension)
10	RO (0x0)	K (Reserved)
9	RO (0x0)	J (Tentatively reserved for Dynamically Translated Languages extension)
8	RO (0x1)	I (RV32I/64I/128I base ISA)
7	RO (0x0)	H (Hypervisor extension)
6	RO (0x0)	G (Additional standard extensions present)
5	RO	F (Single-precision floating-point extension)
4	RO (0x0)	E (RV32E base ISA)
3	RO (0x0)	<b>D</b> (Double-precision floating-point extension)
2	RO (0x1)	C (Compressed extension)
1	RO (0x0)	B (Tentatively reserved for Bit-Manipulation extension)
0	RO (0x0)	A (Atomic extension)

Writes are ignored and all bitfields in the misa CSR area read as 0 except for the following:

• **C** = 1

•  $\mathbf{F} = 1$  if FPU = 1 and ZFINX = 0

• **I** = 1

• M = 1

• X = 1 if  $COREV_PULP = 1$  or  $COREV_CLUSTER = 1$ 

• MXL = 1 (i.e. XLEN = 32)

## Machine Vendor ID (mvendorid)

CSR Address: 0xF11

Reset Value: 0x0000\_0602

Detailed:

Bit #	Mode	Description
31:7	RO	0xC. Number of continuation codes in JEDEC manufacturer ID.
6:0	RO	0x2. Final byte of JEDEC manufacturer ID, discarding the parity bit.

The mvendorid encodes the OpenHW JEDEC Manufacturer ID, which is 2 decimal (bank 13).

## Machine Architecture ID (marchid)

CSR Address: 0xF12

Reset Value: 0x0000\_0004

Detailed:

Bit #	Mode	Description
31:0	RO	Machine Architecture ID of CV32E40P is 4

## Machine Implementation ID (mimpid)

CSR Address: 0xF13

Reset Value: 0x0000\_0000

Bit #	Mode	Description
31:0	RO	0

#### Hardware Thread ID (mhartid)

CSR Address: 0xF14 Reset Value: Defined

Detailed:

Bit #	Mode	Description
31:0	RO	Hardware Thread ID hart_id_i, see Core Integration

#### **User Hardware Thread ID (uhartid)**

CSR Address: 0xCC8 (only present if COREV\_PULP = 1 and PULP\_SECURE = 1)

Reset Value: Defined

Detailed:

Bit #	Mode	Description
31:0	RO	Hardware Thread ID hart_id_i, see Core Integration

Similar to mhartid the uhartid provides the Hardware Thread ID. It differs from mhartid only in the required privilege level. On CV32E40P, as it is a machine mode only implementation, this difference is not noticeable.

## 13.2.8 Non-RISC-V CSRs

## Privilege Level (privlv)

CSR Address: 0xCC9 (only present if COREV\_PULP = 1 and PULP\_SECURE = 1)

Reset Value: 0x0000\_0003

Bit #	Mode	Description
31:2	RO	Reads as 0.
1:0	RO	Current Privilege Level
		00 = User
		01 = Supervisor
		10 = Hypervisor
		11 = Machine
		CV32E40P only supports Machine mode.

**CHAPTER** 

## **FOURTEEN**

## PERFORMANCE COUNTERS

CV32E40P implements performance counters according to the RISC-V Privileged Specification, version 1.11 (see Hardware Performance Monitor, Section 3.1.11). The performance counters are placed inside the Control and Status Registers (CSRs) and can be accessed with the CSRRW(I) and CSRRS/C(I) instructions.

CV32E40P implements the clock cycle counter mcycle(h), the retired instruction counter minstret(h), as well as the parameterizable number of event counters mhpmcounter3(h) - mhpmcounter31(h) and the corresponding event selector CSRs mhpmevent3 - mhpmevent31, and the mcountinhibit CSR to individually enable/disable the counters. mcycle(h) and minstret(h) are always available.

All counters are 64 bit wide.

The number of event counters is determined by the parameter NUM\_MHPMCOUNTERS with a range from 0 to 29 (default value of 1).

Unimplemented counters always read 0.

**Note:** All performance counters are using the gated version of clk\_i. The **wfi** instruction, the **cv.elw** instruction, and pulp\_clock\_en\_i impact the gating of clk\_i as explained in *Sleep Unit* and can therefore affect the counters.

## 14.1 Event Selector

The following events can be monitored using the performance counters of CV32E40P.

Table 14.1: Event Selector

Bit #	<b>Event Name</b>	Description
0	CYCLES	Number of cycles
1	INSTR	Number of instructions retired
2	LD_STALL	Number of load use hazards
3	JMP_STALL	Number of jump register hazards
4	IMISS	Cycles waiting for instruction fethces, excluding jumps and branches
5	LD	Number of load instructions
6	ST	Number of store instructions
7	JUMP	Number of jumps (unconditional)
8	BRANCH	Number of branches (conditional)
9	BRANCH_TAKEN	Number of branches taken (conditional)
10	COMP_INSTR	Number of compressed instructions retired
11	PIPE_STALL	Cycles from stalled pipeline
12	APU_TYPE	Numbe of type conflicts on APU/FP
13	APU_CONT	Number of contentions on APU/FP
14	APU_DEP	Number of dependency stall on APU/FP
15	APU_WB	Number of write backs on APUB/FP

The event selector CSRs mhpmevent3 - mhpmevent31 define which of these events are counted by the event counters mhpmcounter3(h) - mhpmcounter31(h). If a specific bit in an event selector CSR is set to 1, this means that events with this ID are being counted by the counter associated with that selector CSR. If an event selector CSR is 0, this means that the corresponding counter is not counting any event.

**Note:** At most 1 bit should be set in an event selector. If multiple bits are set in an event selector, then the operation of the associated counter is undefined.

# 14.2 Controlling the counters from software

By default, all available counters are disabled after reset in order to provide the lowest power consumption.

They can be individually enabled/disabled by overwriting the corresponding bit in the mcountinhibit CSR at address 0x320 as described in the RISC-V Privileged Specification, version 1.11 (see Machine Counter-Inhibit CSR, Section 3.1.13). In particular, to enable/disable mcycle(h), bit 0 must be written. For minstret(h), it is bit 2. For event counter mhpmcounterX(h), it is bit X.

The lower 32 bits of all counters can be accessed through the base register, whereas the upper 32 bits are accessed through the h-register. Reads of all these registers are non-destructive.

# 14.3 Parametrization at synthesis time

The mcycle(h) and minstret(h) counters are always available and 64 bit wide.

The number of available event counters mhpmcounterX(h) can be controlled via the NUM\_MHPMCOUNTERS parameter. By default NUM\_MHPCOUNTERS set to 1.

An increment of 1 to the NUM MHPCOUNTERS results in the addition of the following:

64 flops for mhpmcounterX

- 15 flops for *mhpmeventX*
- 1 flop for *mcountinhibit*[X]
- Adder and event enablement logic

# 14.4 Time Registers (time(h))

The user mode time(h) registers are not implemented. Any access to these registers will cause an illegal instruction trap. It is recommended that a software trap handler is implemented to detect access of these CSRs and convert that into access of the platform-defined mtime register (if implemented in the platform).

#### **EXCEPTIONS AND INTERRUPTS**

CV32E40P implements trap handling for interrupts and exceptions according to the RISC-V Privileged Specification, version 1.11. The irq\_i[31:16] interrupts are a custom extension.

When entering an interrupt/exception handler, the core sets the mepc CSR to the current program counter and saves mstatus.MIE to mstatus.MPIE. All exceptions cause the core to jump to the base address of the vector table in the mtvec CSR. Interrupts are handled in either direct mode or vectored mode depending on the value of mtvec.MODE. In direct mode the core jumps to the base address of the vector table in the mtvec CSR. In vectored mode the core jumps to the base address plus four times the interrupt ID. Upon executing an MRET instruction, the core jumps to the program counter previously saved in the mepc CSR and restores mstatus.MPIE to mstatus.MIE.

The base address of the vector table must be aligned to 256 bytes (i.e., its least significant byte must be 0x00) and can be programmed by writing to the mtvec CSR. For more information, see the *Control and Status Registers* documentation.

The core starts fetching at the address defined by boot\_addr\_i. It is assumed that the boot address is supplied via a register to avoid long paths to the instruction fetch unit.

# 15.1 Interrupt Interface

Table 15.1 describes the interrupt interface.

Table 15.1: Interrupt interface signals

Signal	Direction	Description
irq_i[31:0]	input	Level sensistive active high interrupt inputs. Not all interrupt inputs can
		be used on CV32E40P. Specifically irq_i[15:12], irq_i[10:8], irq_i[6:4]
		and irq_i[2:0] shall be tied to 0 externally as they are reserved for future
		standard use (or for cores which are not Machine mode only) in the RISC-
		V Privileged specification.
		irq_i[11], irq_i[7], and irq_i[3] correspond to the Machine External Inter-
		rupt (MEI), Machine Timer Interrupt (MTI), and Machine Software Inter-
		rupt (MSI) respectively.
		The irq_i[31:16] interrupts are a CV32E40P specific extension to the
		RISC-V Basic (a.k.a. CLINT) interrupt scheme.
irq_ack_o	output	Interrupt acknowledge
		Set to 1 for one cycle when the interrupt with ID irq_id_o[4:0] is taken.
irq_id_o[4:0]	output	Interrupt index for taken interrupt
		Only valid when irq_ack_o = 1.

# 15.2 Interrupts

The irq\_i[31:0] interrupts are controlled via the mstatus, mie and mip CSRs. CV32E40P uses the upper 16 bits of mie and mip for custom interrupts (irq\_i[31:16]), which reflects an intended custom extension in the RISC-V Basic (a.k.a. CLINT) interrupt architecture. After reset, all interrupts are disabled. To enable interrupts, both the global interrupt enable (MIE) bit in the mstatus CSR and the corresponding individual interrupt enable bit in the mie CSR need to be set. For more information, see the *Control and Status Registers* documentation.

If multiple interrupts are pending, they are handled in the fixed priority order defined by the RISC-V Privileged Specification, version 1.11 (see Machine Interrupt Registers, Section 3.1.9). The highest priority is given to the interrupt with the highest ID, except for the Machine Timer Interrupt, which has the lowest priority. So from high to low priority the interrupts are ordered as follows: irq\_i[31], irq\_i[30], ..., irq\_i[16], irq\_i[11], irq\_i[3], irq\_i[7].

All interrupt lines are level-sensitive. There are two supported mechanisms by which interrupts can be cleared at the external source.

- A software-based mechanism in which the interrupt handler signals completion of the handling routine to the interrupt source, e.g., through a memory-mapped register, which then deasserts the corresponding interrupt line.
- A hardware-based mechanism in which the irq\_ack\_o and irq\_id\_o[4:0] signals are used to clear the interrupt sourcee, e.g. by an external interrupt controller. irq\_ack\_o is a 1 clk\_i cycle pulse during which irq\_id\_o[4:0] reflects the index in irq\_id[\*] of the taken interrupt.

In Debug Mode, all interrupts are ignored independent of mstatus.MIE and the content of the mie CSR.

# 15.3 Exceptions

CV32E40P can trigger an exception due to the following exception causes:

Exception Code Description

2 Illegal instruction

3 Breakpoint

11 Environment call from M-Mode (ECALL)

Table 15.2: Exceptions

The illegal instruction exception and M-Mode ECALL instruction exceptions cannot be disabled and are always active. The core raises an illegal instruction exception for any instruction in the RISC-V privileged and unprivileged specifications that is explicitly defined as being illegal according to the ISA implemented by the core, as well as for any instruction that is left undefined in these specifications unless the instruction encoding is configured as a custom CV32E40P instruction for specific parameter settings as defined in (see *CORE-V Instruction Set Custom Extension*). For example, in case the parameter FPU is set to 0, the CV32E40P raises an illegal instruction exception for any RVF instruction or CSR instruction trying to access F CSRs. The same concerns PULP extensions everytime both parameters COREV\_PULP and CORE\_CLUSTER are set to 0 (see *Core Integration*).

# 15.4 Nested Interrupt/Exception Handling

CV32E40P does support nested interrupt/exception handling in software. The hardware automatically disables interrupts upon entering an interrupt/exception handler. Otherwise, interrupts/exceptions during the critical part of the handler, i.e. before software has saved the mepc and mstatus CSRs, would cause those CSRs to be overwritten. If desired, software can explicitly enable interrupts by setting mstatus.MIE to 1 from within the handler. However, software should only do this after saving mepc and mstatus. There is no limit on the maximum number of nested interrupts. Note that, after enabling interrupts by setting mstatus.MIE to 1, the current handler will be interrupted also by lower priority interrupts. To allow higher priority interrupts only, the handler must configure mie accordingly.

The following pseudo-code snippet visualizes how to perform nested interrupt handling in software.

```
isr_handle_nested_interrupts(id) {
     // Save mpec and mstatus to stack
2
     mepc_bak = mepc_i
     mstatus_bak = mstatus;
4
     // Save mie to stack (optional)
     mie_bak = mie;
     // Keep lower-priority interrupts disabled (optional)
     mie = mie & \sim((1 << (id + 1)) - 1);
10
11
     // Re-enable interrupts
12
     mstatus.MIE = 1;
13
     // Handle interrupt
15
     // This code block can be interrupted by other interrupts.
17
     // Restore mstatus (this disables interrupts) and mepc
19
     mstatus = mstatus_bak;
20
     mepc = mepc_bak;
21
22
     // Restore mie (optional)
     mie = mie_bak;
24
   }
```

Nesting of interrupts/exceptions in hardware is not supported.

#### SIXTEEN

#### **DEBUG & TRIGGER**

CV32E40P offers support for execution-based debug according to the RISC-V Debug Specification, version 0.13.2. The main requirements for the core are described in Chapter 4: RISC-V Debug, Chapter 5: Trigger Module, and Appendix A.2: Execution Based.

The following list shows the simplified overview of events that occur in the core when debug is requested:

- 1. Enters Debug Mode
- 2. Saves the PC to DPC
- 3. Updates the cause in the DCSR
- 4. Points the PC to the location determined by the input port dm\_haltaddr\_i
- 5. Begins executing debug control code.

Debug Mode can be entered by one of the following conditions:

- External debug event using the debug\_req\_i signal
- Trigger Module match event
- ebreak instruction when not in Debug Mode and when DCSR.EBREAKM == 1 (see *EBREAK Behavior* below)

A user wishing to perform an abstract access, whereby the user can observe or control a core's GPR (either integer of floating-point one) or CSR register from the hart, is done by invoking debug control code to move values to and from internal registers to an externally addressable Debug Module (DM). Using this execution-based debug allows for the reduction of the overall number of debug interface signals.

**Note:** Debug support in CV32E40P is only one of the components needed to build a System on Chip design with run-control debug support (think "the ability to attach GDB to a core over JTAG"). Additionally, a Debug Module and a Debug Transport Module, compliant with the RISC-V Debug Specification, are needed.

A supported open source implementation of these building blocks can be found in the RISC-V Debug Support for PULP Cores IP block.

The CV3240P also supports a Trigger Module to enable entry into Debug Mode on a trigger event with the following features:

- Number of trigger register(s): 1
- Supported trigger types: instruction address match (Match Control)

The CV32E40P will not support the optional debug features 10, 11, & 12 listed in Section 4.1 of the RISC-V Debug Specification. Specifically, a control transfer instruction's destination location being in or out of the Program Buffer and instructions depending on PC value shall **not** cause an illegal instruction.

# 16.1 Debug Interface

Signal Direction Description Request to enter Debug Mode debug\_req\_i input debug\_havereset\_o output Debug status: Core has been reset debug\_running\_o output Debug status: Core is running debug\_halted\_o Debug status: Core is halted output dm\_halt\_addr\_i[31:0] Address for debugger entry input dm\_exception\_addr\_i[31:0] Address for debugger exception entry input

Table 16.1: Debug interface signals

debug\_req\_i is the "debug interrupt", issued by the debug module when the core should enter Debug Mode. The debug\_req\_i is synchronous to clk\_i and requires a minimum assertion of one clock period to enter Debug Mode. The instruction being decoded during the same cycle that debug\_req\_i is first asserted shall not be executed before entering Debug Mode.

debug\_havereset\_o, debug\_running\_o and debug\_mode\_o signals provide the operational status of the core to the debug module. The assertion of these signals is mutually exclusive.

debug\_havereset\_o is used to signal that the CV32E40P has been reset. debug\_havereset\_o is set high during the assertion of rst\_ni. It will be cleared low a few (unspecified) cycles after rst\_ni has been deasserted and fetch\_enable\_i has been sampled high.

debug\_running\_o is used to signal that the CV32E40P is running normally.

debug\_halted\_o is used to signal that the CV32E40P is in debug mode.

dm\_halt\_addr\_i is the address where the PC jumps to for a debug entry event. When in Debug Mode, an ebreak instruction will also cause the PC to jump back to this address without affecting status registers (see *EBREAK Behavior* below).

dm\_exception\_addr\_i is the address where the PC jumps to when an exception occurs during Debug Mode. When in Debug Mode, the mret or uret instruction will also cause the PC to jump back to this address without affecting status registers.

Both dm\_halt\_addr\_i and dm\_exception\_addr\_i must be word aligned.

# 16.2 Core Debug Registers

CV32E40P implements four core debug registers, namely *Debug Control and Status (dcsr)*, *Debug PC (dpc)* and two debug scratch registers. Access to these registers in non Debug Mode results in an illegal instruction.

Several trigger registers are required to adhere to specification. The following are the most relevant: *Trigger Select register* (tselect), *Trigger Data register* 1 (tdata1), *Trigger Data register* 2 (tdata2) and *Trigger Info* (tinfo).

The TDATA1.DMODE is hardwired to a value of 1. In non Debug Mode, writes to Trigger registers are ignored and reads reflect CSR values.

# 16.3 Debug state

As specified in RISC-V Debug Specification every hart that can be selected by the Debug Module is in exactly one of four states: nonexistent, unavailable, running or halted.

The remainder of this section assumes that the CV32E40P will not be classified as nonexistent by the integrator.

The CV32E40P signals to the Debug Module whether it is running or halted via its debug\_running\_o and debug\_halted\_o pins respectively. Therefore, assuming that this core will not be integrated as a nonexistent core, the CV32E40P is classified as unavailable when neither debug\_running\_o or debug\_halted\_o is asserted. Upon rst\_ni assertion the debug state will be unavailable until some cycle(s) after rst\_ni has been deasserted and fetch\_enable\_i has been sampled high. After this point (until a next reset assertion) the core will transition between having its debug\_halted\_o or debug\_running\_o pin asserted depending whether the core is in debug mode or not. Exactly one of the debug\_havereset\_o, debug\_running\_o or debug\_halted\_o is asserted at all times.






Figure 16.1: Transition into debug running state

The key properties of the debug states are:

- The CV32E40P can remain in its unavailable state for an arbitrarily long time (depending on rst\_ni and fetch\_enable\_i).
- If debug\_req\_i is asserted after rst\_ni deassertion and before or coincident with the assertion of fetch\_enable\_i, then the CV32E40P is guaranteed to transition straight from its unavailable state into its

16.3. Debug state 73




Figure 16.2: Transition into debug halted state

halted state. If debug\_req\_i is asserted at a later point in time, then the CV32E40P might transition through the running state on its ways to the halted state.

• If debug\_req\_i is asserted during the running state, the core will eventually transition into the halted state (typically after a couple of cycles).

#### 16.4 EBREAK Behavior

The EBREAK instruction description is distributed across several RISC-V specifications: RISC-V Debug Specification, RISC-V Priveleged Specification, RISC-V ISA. The following is a summary of the behavior for three common scenarios.

#### 16.4.1 Scenario 1: Enter Exception

Executing the EBREAK instruction when the core is **not** in Debug Mode and the DCSR.EBREAKM == 0 shall result in the following actions:

- The core enters the exception handler routine located at MTVEC (Debug Mode is not entered)
- MEPC & MCAUSE are updated

To properly return from the exception, the ebreak handler will need to increment the MEPC to the next instruction. This requires querying the size of the ebreak instruction that was used to enter the exception (16 bit c.ebreak or 32 bit ebreak).

**Note:** The CV32E40P does not support MTVAL CSR register which would have saved the value of the instruction for exceptions. This may be supported on a future core.

## 16.4.2 Scenario 2 : Enter Debug Mode

Executing the EBREAK instruction when the core is **not** in Debug Mode and the DCSR.EBREAKM == 1 shall result in the following actions:

- The core enters Debug Mode and starts executing debug code located at dm\_halt\_addr\_i (exception routine not called)
- DPC & DCSR are updated

Similar to the exception scenario above, the debugger will need to increment the DPC to the next instruction before returning from Debug Mode.

**Note:** The default value of DCSR.EBREAKM is 0 and the DCSR is only accessible in Debug Mode. To enter Debug Mode from EBREAK, the user will first need to enter Debug Mode through some other means, such as from the external debug\_req\_i, and set DCSR.EBREAKM.

#### 16.4.3 Scenario 3: Exit Program Buffer & Restart Debug Code

Executing the EBREAK instruction when the core is in Debug Mode shall result in the following actions:

- The core remains in Debug Mode and execution jumps back to the beginning of the debug code located at dm\_halt\_addr\_i
- · none of the CSRs are modified

# 16.5 Interrupts during Single-Step Behavior

The CV32E40P is not compliant with the intended interpretation of the RISC-V Debug spec 0.13.2 specification when interrupts occur during Single-Steps. However, the intended behavior has been clarified a posteriori only in version 1.0.0. See https://github.com/riscv/riscv-debug-spec/issues/510. The CV32E40P executes the first instruction of the interrupt handler and retires it before re-entering in Debug Mode, which is prohibited in version 1.0.0 but not specified in 0.13.2. For details about the specific use-case, please refer to https://github.com/openhwgroup/core-v-verif/issues/904.

#### CORE-V INSTRUCTION SET CUSTOM EXTENSION

CV32E40P supports the following CORE-V ISA X Custom Extension, which can be enabled by setting COREV\_PULP == 1.

- Post-Increment load and stores, see *Post-Increment Load & Store Instructions and Register-Register Load & Store Instructions*, invoked in the tool chain with -march=rv32i\*\_xcvmem.
- Hardware Loop extension, see *Hardware Loops*, invoked in the tool chain with -march=rv32i\*\_xcvhwlp.
- ALU extensions, see ALU, which are divided into three sub-extensions:
  - bit manipulation instructions, invoked in the tool chain with -march=rv32i\*\_xcvbitmanip;
  - miscellaneous ALU instructions, invoked in the tool chain with -march=rv32i\*\_xcvalu; and
  - immediate branch instructions, invoked in the tool chain with -march=rv32i\*\_xcvbi.
- Multiply-Accumulate extensions, see Multiply-Accumulate, invoked in the tool chain with -march=rv32i\*\_xcvmac.
- Single Instruction Multiple Data (aka SIMD) extensions, see *SIMD*, invoked in the tool chain with -march=rv32i\*\_xcvsimd.

Additionally the event load instruction (**cv.elw**) is supported by setting COREV\_CLUSTER == 1, see *Event Load Instruction*. This is a separate ISA extension, invoked in the tool chain with -march=rv32i\*\_xcvelw.

If not specified, all the operands are signed and immediate values are sign-extended.

To use such instructions, you need to compile your SW with the CORE-V GCC or Clang/LLVM compiler.

**Note:** Clang/LLVM assembler will be supported by 30 June 2023, with builtin function support by 31 December 2023.

# 17.1 Post-Increment Load & Store Instructions and Register-Register Load & Store Instructions

Post-Increment load and store instructions perform a load, or a store, respectively, while at the same time incrementing the address that was used for the memory access. Since it is a post-incrementing scheme, the base address is used for the access and the modified address is written back to the register-file. There are versions of those instructions that use immediates and those that use registers as offsets. The base address always comes from a register.

The custom post-increment load & store instructions and register-register load & store instructions are only supported if  $COREV\_PULP == 1$ .

# 17.1.1 Load operations

Table 17.1: Load operations

Mnemonic	Description			
Register-Immediate Loads with	Post-Increment			
cv.lb rD, Imm(rs1!)	rD = Sext(Mem8(rs1)) $rs1 += Sext(Imm[11:0])$			
	rs1 += Sext(Imm[11:0])			
cv.lbu rD, Imm(rs1!)	rD = Zext(Mem8(rs1))			
	rs1 += Sext(Imm[11:0])			
cv.lh rD, Imm(rs1!)	rD = Sext(Mem16(rs1))			
	rs1 += Sext(Imm[11:0])			
cv.lhu rD, Imm(rs1!)	rD = Zext(Mem16(rs1))			
	rs1 += Sext(Imm[11:0])			
cv.lw rD, Imm(rs1!)	rD = Mem32(rs1)			
	rs1 += Sext(Imm[11:0])			
Register-Register Loads with P				
cv.lb rD, rs2(rs1!)	rD = Sext(Mem8(rs1))			
	rs1 += rs2			
cv.lbu rD, rs2(rs1!)	rD = Zext(Mem8(rs1))			
	rs1 += rs2			
cv.lh rD, rs2(rs1!)	rD = Sext(Mem16(rs1))			
	rs1 += rs2			
cv.lhu rD, rs2(rs1!)	rD = Zext(Mem16(rs1))			
	rs1 += rs2			
cv.lw rD, rs2(rs1!)	rD = Mem32(rs1)			
	rs1 += rs2			
Register-Register Loads				
cv.lb rD, rs2(rs1)	rD = Sext(Mem8(rs1 + rs2))			
cv.lbu rD, rs2(rs1)	rD = Zext(Mem8(rs1 + rs2))			
cv.lh rD, rs2(rs1)	rD = Sext(Mem16(rs1 + rs2))			
cv.lhu rD, rs2(rs1)	rD = Zext(Mem16(rs1 + rs2))			
cv.lw rD, rs2(rs1)	rD = Mem32(rs1 + rs2)			

# 17.1.2 Store operations

Table 17.2: Store operations

Mnemonic	Description
Register-Immediate Stores with	h Post-Increment
cv.sb rs2, Imm(rs1!)	Mem8(rs1) = rs2
	rs1 += Sext(Imm[11:0])
cv.sh rs2, Imm(rs1!)	Mem16(rs1) = rs2
	rs1 += Sext(Imm[11:0])
cv.sw rs2, Imm(rs1!)	Mem32(rs1) = rs2
	rs1 += Sext(Imm[11:0])
Register-Register Stores with I	Post-Increment
cv.sb rs2, rs3(rs1!)	Mem8(rs1) = rs2
	rs1 += rs3
cv.sh rs2, rs3(rs1!)	Mem16(rs1) = rs2
	rs1 += rs3
cv.sw rs2, rs3(rs1!)	Mem32(rs1) = rs2
	rs1 += rs3
Register-Register Stores	
cv.sb rs2, rs3(rs1)	Mem8(rs1 + rs3) = rs2
cv.sh rs2 rs3(rs1)	Mem16(rs1 + rs3) = rs2
cv.sw rs2, rs3(rs1)	Mem32(rs1 + rs3) = rs2

# 17.1.3 Encoding

Table 17.3: Post-Increment Register-Immediate Load operations encoding

31 : 20	19 : 15	14 : 12	11:7	6:0	
imm[11:0]	rs1	funct3	rD	opcode	Mnemonic
offset	base	000	dest	000 1011	cv.lb rD, Imm(rs1!)
offset	base	100	dest	000 1011	cv.lbu rD, Imm(rs1!)
offset	base	001	dest	000 1011	cv.lh rD, Imm(rs1!)
offset	base	101	dest	000 1011	cv.lhu rD, Imm(rs1!)
offset	base	010	dest	000 1011	cv.lw rD, Imm(rs1!)

Table 17.4: Post-Increment Register-Register Load operations encoding

31 : 25	24 : 20	19 : 15	14 : 12	11:7	6:0	
funct7	rs2	rs1	funct3	rD	opcode	Mnemonic
000 0000	offset	base	011	dest	010 1011	cv.lb rD, rs2(rs1!)
000 1000	offset	base	011	dest	010 1011	cv.lbu rD, rs2(rs1!)
000 0001	offset	base	011	dest	010 1011	cv.lh rD, rs2(rs1!)
000 1001	offset	base	011	dest	010 1011	cv.lhu rD, rs2(rs1!)
000 0010	offset	base	011	dest	010 1011	cv.lw rD, rs2(rs1!)

Table 17.5: Register-Register Load operations encoding

31 : 25	24 : 20	19 : 15	14 : 12	11:7	6:0	
funct7	rs2	rs1	funct3	rD	opcode	Mnemonic
000 0100	offset	base	011	dest	010 1011	cv.lb rD, rs2(rs1)
000 1100	offset	base	011	dest	010 1011	cv.lbu rD, rs2(rs1)
000 0101	offset	base	011	dest	010 1011	cv.lh rD, rs2(rs1)
000 1101	offset	base	011	dest	010 1011	cv.lhu rD, rs2(rs1)
000 0110	offset	base	011	dest	010 1011	cv.lw rD, rs2(rs1)

Table 17.6: Post-Increment Register-Immediate Store operations encoding

31 : 25	24 : 20	19 : 15	14 : 12	11:7	6:0	
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Mnemonic
offset[11:5]	src	base	000	offset[4:0]	010 1011	cv.sb rs2, Imm(rs1!)
offset[11:5]	src	base	001	offset[4:0]	010 1011	cv.sh rs2, Imm(rs1!)
offset[11:5]	src	base	010	offset[4:0]	010 1011	cv.sw rs2, Imm(rs1!)

Table 17.7: Post-Increment Register-Register Store operations encoding

31 : 25	24 : 20	19 : 15	14 : 12	11:7	6:0	
funct7	rs2	rs1	funct3	rs3	opcode	Mnemonic
001 0000	src	base	011	offset	010 1011	cv.sb rs2, rs3(rs1!)
001 0001	src	base	011	offset	010 1011	cv.sh rs2, rs3(rs1!)
001 0010	src	base	011	offse t	010 1011	cv.sw rs2, rs3(rs1!)

Table 17.8: Register-Register Store operations encoding

31 : 25	24 : 20	19 : 15	14 : 12	11:7	6:0	
funct7	rs2	rs1	funct3	rs3	opcode	Mnemonic
001 0100	src	base	011	offset	010 1011	cv.sb rs2, rs3(rs1)
001 0101	src	base	011	offset	010 1011	cv.sh rs2, rs3(rs1)
001 0110	src	base	011	offset	010 1011	cv.sw rs2, rs3(rs1)

## 17.2 Event Load Instruction

The event load instruction **cv.elw** is only supported if the COREV\_CLUSTER parameter is set to 1. The event load performs a load word and can cause the CV32E40P to enter a sleep state as explained in *PULP Cluster Extension*.

#### 17.2.1 Event Load operation

Table 17.9: Event Load operation

Mnemonic	Description
Event Load	
cv.elw rD, Imm(rs1)	rD = Mem32(Sext(Imm) + rs1)

#### 17.2.2 Encoding

Table 17.10: Event Load operation encoding

31 : 20	19 : 15	14 : 12	11:7	6:0	
imm[11:0]	rs1	funct3	rD	opcode	Mnemonic
offset	base	011	dest	000 1011	cv.elw rD, Imm(rs1)

# 17.3 Hardware Loops

The loop has to be setup before entering the loop body. For this purpose, there are two methods, either the long commands that separately set start- and end-addresses of the loop and the number of iterations, or the short command that does all of this in a single instruction. The short command has a limited range for the number of instructions contained in the loop and the loop must start in the next instruction after the setup instruction.

Hardware loop instructions and related CSRs are only supported if COREV\_PULP == 1.

Details about the hardware loop constraints are provided in CORE-V Hardware Loop Extensions.

In the following tables, the hardware loop instructions are reported. In assembly, L is referred by 0 or 1.

#### 17.3.1 Hardware Loops operations

Table 17.11: Long Hardware Loop Setup operations

Mnemonic	Description
cv.starti L, uimmL	lpstart[L] = PC + (uimmL << 2)
cv.start L, rs1	lpstart[L] = rs1
cv.endi L, uimmL	lpend[L] = PC + (uimmL << 2)
cv.end L, rs1	lpend[L] = rs1
cv.counti L, uimmL	lpcount[L] = uimmL
cv.count L, rs1	lpcount[L] = rs1

Table 17.12: Short Hardware Loop Setup operations

Mnemonic	Description						
cv.setupi L, uimmL, uimmS	lpstart[L] = PC + 4						
	lpend[L] = PC + (uimmS << 2)						
	lpcount[L] = uimmL						
cv.setup L, rs1, uimmL	lpstart[L] = PC + 4						
	lpend[L] = PC + (uimmL << 2)						
	lpcount[L] = rs1						

#### 17.3.2 Encoding

				1 1	υ	
31 : 20	19:15	14 : 12	11 : 8	7	6:0	
uimmL[11:0]	rs1	funct3	funct4	L	opcode	Mnemonic
uimmL[11:0]	00000	100	0000	L	010 1011	cv.starti L, uimmL
0000 0000 0000	src1	100	0001	L	010 1011	cv.start L, rs1
uimmL[11:0]	00000	100	0010	L	010 1011	cv.endi L, uimmL
0000 0000 0000	src1	100	0011	L	010 1011	cv.end L, rs1
uimmL[11:0]	00000	100	0100	L	010 1011	cv.counti L, uimmL
0000 0000 0000	src1	100	0101	L	010 1011	cv.count L, rs1
uimmL[11:0]	uimmS[4:0]	100	0110	L	010 1011	cv.setupi L, uimmL, uimmS
uimmL[11:0]	src1	100	0111	L	010 1011	cv.setup L, rs1, uimmL

Table 17.13: Hardware Loops operations encoding

#### 17.4 ALU

CV32E40P supports advanced ALU operations that allow to perform multiple instructions that are specified in the base instruction set in one single instruction and thus increases efficiency of the core. For example, those instructions include zero-/sign-extension instructions for 8-bit and 16-bit operands, simple bit manipulation/counting instructions and min/max/avg instructions. The ALU does also support saturating, clipping and normalizing instructions which make fixed-point arithmetic more efficient.

The custom ALU extensions are only supported if COREV\_PULP == 1.

The custom extensions to the ALU are split into several subgroups that belong together.

- Bit manipulation instructions are useful to work on single bits or groups of bits within a word, see *Bit Manipulation operations*.
- General ALU instructions try to fuse common used sequences into a single instruction and thus increase the performance of small kernels that use those sequence, see *General ALU operations*.
- Immediate branching instructions are useful to compare a register with an immediate value before taking or not a branch, see see *Immediate Branching operations*.

Extract, Insert, Clear and Set instructions have the following meaning:

- Extract Is3+1 or rs2[9:5]+1 bits from position Is2 or rs2[4:0] [and sign extend it]
- Insert Is3+1 or rs2[9:5]+1 bits at position Is2 or rs2[4:0]
- Clear Is3+1 or rs2[9:5]+1 bits at position Is2 or rs2[4:0]
- Set Is3+1 or rs2[9:5]+1 bits at position Is2 or rs2[4:0]

#### 17.4.1 Bit Reverse Instruction

This section will describe the *cv.bitrev* instruction from a bit manipulation perspective without describing it's application as part of an FFT. The bit reverse instruction will reverse bits in groupings of 1, 2 or 3 bits. The number of grouped bits is described by *Is3* as follows:

- **0** reverse single bits
- 1 reverse groups of 2 bits
- 2 reverse groups of 3 bits

The number of bits that are reversed can be controlled by *Is2*. This will specify the number of bits that will be removed by a left shift prior to the reverse operation resulting in the *32-Is2* least significant bits of the input value being reversed and the *Is2* most significant bits of the input value being thrown out.

What follows is a few examples.

In this example the input value is first shifted by 4 (*Is2*). Each individual bit is reversed. For example, bits 31 and 0 are swapped, 30 and 1, etc.

In this example the input value is first shifted by 4 (*Is2*). Each group of two bits are reversed. For example, bits 31 and 30 are swapped with 1 and 0 (retaining their position relative to each other), bits 29 and 28 are swapped with 3 and 2, etc.

```
cv.bitrev x18, x20, 2, 4 (groups of 3 bits; radix-8)
in:
      0xC64A5933 11000110010010100101100100110011
shift: 0x64A59330 01100100101001011001001100110000
     0x216B244B 00100001011010110010010001001011
out:
Swap pattern:
          D
             Ε
                F
                    G
                       Н
                           Ι
011 001 001 010 010 110 010 011 001 100 00
            G
              F E D C
```

In this last example the input value is first shifted by 4 (*Is2*). Each group of three bits are reversed. For example, bits 31, 30 and 29 are swapped with 4, 3 and 2 (retaining their position relative to each other), bits 28, 27 and 26 are swapped with 7, 6 and 5, etc. Notice in this example that bits 0 and 1 are lost and the result is shifted right by two with bits 31 and 30 being tied to zero. Also notice that when J (100) is swapped with A (011), the four most significant bits are no longer zero as in the other cases. This may not be desirable if the intention is to pack a specific number of grouped bits aligned to the least significant bit and zero extended into the result. In this case care should be taken to set *Is2* 

17.4. ALU 83

appropriately.

# 17.4.2 Bit Manipulation operations

Table 17.14: Bit Manipulation operations

Mnemonic	Description
cv.extract rD, rs1, Is3, Is2	rD = Sext(rs1[min(Is3+Is2,31):Is2])
	Note: Sign extension is done over the MSB of the extracted part.
cv.extractu rD, rs1, Is3, Is2	rD = Zext(rs1[min(Is3+Is2,31):Is2])
cv.extractr rD, rs1, rs2	rD = Sext(rs1[min(rs2[9:5]+rs2[4:0],31):rs2[4:0]))
	Note: Sign extension is done over the MSB of the extracted part.
cv.extractur rD, rs1, rs2	rD = Zext(rs1[min(rs2[9:5]+rs2[4:0],31):rs2[4:0]])
cv.insert rD, rs1, Is3, Is2	rD[min(Is3+Is2,31):Is2] = rs1[Is3-(max(Is3+Is2,31)-31):0]
	The rest of the bits of rD are untouched and keep their previous value.
	Is3 + Is2 must be < 32.
cv.insertr rD, rs1, rs2	rD[min(rs2[9:5]+rs2[4:0],31):rs2[4:0]] =
	rs1[rs2[9:5]-(max(rs2[9:5]+rs2[4:0],31)-31):0]
	The rest of the bits of rD are untouched and keep their previous value.
	Is3 + Is2 must be < 32.
cv.bclr rD, rs1, Is3, Is2	rD[min(Is3+Is2,31):Is2] bits set to 0
	The rest of the bits of rD are passed through from rs1 and are not modified.
cv.bclrr rD, rs1, rs2	rD[min(rs2[9:5]+rs2[4:0],31):rs2[4:0]] bits set to 0
	The rest of the bits of rD are passed through from rs1 and are not modified.
cv.bset rD, rs1, Is3, Is2	rD[min(Is3+Is2,31):Is2] bits set to 1
	The rest of the bits of rD are passed through from rs1 and are not modified.
cv.bsetr rD, rs1, rs2	rD[min(rs2[9:5]+rs2[4:0],31):rs2[4:0]] bits set to 1
	The rest of the bits of rD are passed through from rs1 and are not modified.
cv.ff1 rD, rs1	rD = bit position of the first bit set in rs1, starting from LSB.
	If bit 0 is set, rD will be 0. If only bit 31 is set, rD will be 31.
	If rs1 is 0, rD will be 32.
cv.fl1 rD, rs1	rD = bit position of the last bit set in rs1, starting from MSB.
	If bit 31 is set, rD will be 31. If only bit 0 is set, rD will be 0.
	If rs1 is 0, rD will be 32.
cv.clb rD, rs1	rD = count leading bits of rs1
	Number of consecutive 1's or 0's starting from MSB.
	If rs1 is 0, rD will be 0. If rs1 is different than 0, returns (number - 1).
ev.ent rD, rs1	rD = Population count of rs1
	Number of bits set in rs1.
cv.ror rD, rs1, rs2	rD = RotateRight(rs1, rs2)
cv.bitrev rD, rs1, Is3, Is2	Given an input rs1 it returns a bit reversed representation assuming
	FFT on 2^Is2 points in Radix 2^(Is3+1).
	Is3 can be either 0 (radix-2), 1 (radix-4) or 2 (radix-8).
	Note: When $Is3 = 3$ , instruction has the same bahavior as if it was 0 (radix-2).

# 17.4.3 Bit Manipulation Encoding

Table 17.15: Immediate Bit Manipulation operations encoding

31:	29 : 25	24 : 20	19	14 :	11:	6:0	
30			:	12	7		
			15				
f2	ls3[4:0]	ls2[4:0]	rs1	funct3	rD	opcode	Mnemonic
00	Luimm5[4:0]	Iuimm5[4:0]	src	000	dest	101 1011	cv.extract rD, rs1, Is3, Is2
01	Luimm5[4:0]	Iuimm5[4:0]	src	000	dest	101 1011	cv.extractu rD, rs1, Is3, Is2
10	Luimm5[4:0]	Iuimm5[4:0]	src	000	dest	101 1011	cv.insert rD, rs1, Is3, Is2
00	Luimm5[4:0]	Iuimm5[4:0]	src	001	dest	101 1011	cv.bclr rD, rs1, Is3, Is2
01	Luimm5[4:0]	Iuimm5[4:0]	src	001	dest	101 1011	cv.bset rD, rs1, Is3, Is2
11	000,	Iuimm5[4:0]	src	001	dest	101 1011	cv.bitrev rD, rs1, Is3, Is2
	Luimm2[1:0]						

Table 17.16: Register Bit Manipulation operations encoding

			_			C
31 : 25	24:20	19	14 :	11:	6:0	
		:	12	7		
		15				
funct7	rs2	rs1	funct3	rD	opcode	
001 1000	src2	src1	011	dest	010 1011	cv.extractr rD, rs1, rs2
001 1001	src2	src1	011	dest	010 1011	cv.extractur rD, rs1, rs2
001 1010	src2	src1	011	dest	010 1011	cv.insertr rD, rs1, rs2
001 1100	src2	src1	011	dest	010 1011	cv.bclrr rD, rs1, rs2
001 1101	src2	scr1	011	dest	010 1011	cv.bsetr rD, rs1, rs2
010 0000	src2	src1	011	dest	010 1011	cv.ror rD, rs1, rs2
010 0001	00000	src1	011	dest	010 1011	cv.ff1 rD, rs1
010 0010	00000	src1	011	dest	010 1011	cv.fl1 rD, rs1
010 0011	00000	src1	011	dest	010 1011	cv.clb rD, rs1
010 0100	00000	src1	011	dest	010 1011	cv.cnt rD, rs1

# 17.4.4 General ALU operations

Table 17.17: General ALU operations

Mnemonic	Description
cv.abs rD, rs1	rD = rs1 < 0 ? -rs1 : rs1
cv.slet rD, rs1, rs2	$rD = rs1 \le rs2 ? 1 : 0$
	Note: Comparison is signed.
cv.sletu rD, rs1, rs2	$rD = rs1 \le rs2 ? 1 : 0$
	Note: Comparison is unsigned.
cv.min rD, rs1, rs2	rD = rs1 < rs2 ? rs1 : rs2
	Note: Comparison is signed.
cv.minu rD, rs1, rs2	rD = rs1 < rs2 ? rs1 : rs2
	Note: Comparison is unsigned.
cv.max rD, rs1, rs2	rD = rs1 < rs2 ? rs2 : rs1
	Note: Comparison is signed.
cv.maxu rD, rs1, rs2	rD = rs1 < rs2 ? rs2 : rs1
	Note: Comparison is unsigned.

continues on next page

17.4. ALU 85

Table 17.17 – continued from previous page

Marana	Table 17.17 – continued from previous page
Mnemonic	Description Description
cv.exths rD, rs1	rD = Sext(rs1[15:0])
cv.exthz rD, rs1	rD = Zext(rs1[15:0])
cv.extbs rD, rs1	rD = Sext(rs1[7:0])
cv.extbz rD, rs1	rD = Zext(rs1[7:0])
cv.clip rD, rs1, Is2	if rs1 $\leq$ -2^(Is2-1), rD = -2^(Is2-1),
	else if rs1 >= $2^{(Is2-1)-1}$ , rD = $2^{(Is2-1)-1}$ ,
	else $rD = rs1$
	Note: If ls2 is equal to 0,
	$-2^{(Is2-1)}$ is equivalent to -1 while $(2^{(Is2-1)-1})$ is equivalent to 0.
cv.clipu rD, rs1, Is2	if $rs1 \le 0$ , $rD = 0$ ,
	else if rs1 >= $2^{(Is2-1)-1}$ , rD = $2^{(Is2-1)-1}$ ,
	else $rD = rs1$
	Note: If $ls2$ is equal to 0, $(2^{(ls2-1)-1})$ is equivalent to 0.
cv.clipr rD, rs1, rs2	if $rs1 \le -(rs2+1)$ , $rD = -(rs2+1)$ ,
	else if $rs1 \ge rs2$ , $rD = rs2$ ,
	else $rD = rs1$
cv.clipur rD, rs1, rs2	if $rs1 \le 0$ , $rD = 0$ ,
	else if $rs1 \ge rs2$ , $rD = rs2$ ,
	else $rD = rs1$
cv.addN rD, rs1, rs2, Is3	rD = (rs1 + rs2) >>> Is3
	Note: Arithmetic shift right.
	Setting Is3 to 2 replaces former cv.avg.
cv.adduN rD, rs1, rs2, Is3	rD = (rs1 + rs2) >> Is3
, , ,	Note: Logical shift right.
	Setting Is3 to 2 replaces former cv.avg.
cv.addRN rD, rs1, rs2, Is3	$rD = (rs1 + rs2 + 2^{(Is3-1)}) >>> Is3$
, , ,	Note: Arithmetic shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.adduRN rD, rs1, rs2, Is3	$rD = (rs1 + rs2 + 2^{(Is3-1)})) >> Is3$
, , ,	Note: Logical shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.subN rD, rs1, rs2, Is3	rD = (rs1 - rs2) >>> Is3
, , , , , , , , , , , , , , , , , , , ,	Note: Arithmetic shift right.
cv.subuN rD, rs1, rs2, Is3	rD = (rs1 - rs2) >> Is3
· · · · · · · · · · · · · · · · · · ·	Note: Logical shift right.
cv.subRN rD, rs1, rs2, Is3	$rD = (rs1 - rs2 + 2^{(Is3-1)}) >>> Is3$
0,134,12,132,132,132	Note: Arithmetic shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.subuRN rD, rs1, rs2, Is3	$rD = (rs1 - rs2 + 2^{(Is3-1)}) >> Is3$
2	Note: Logical shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.addNr rD, rs1, rs2	rD = (rD + rs1) >>> rs2[4:0]
5. Maria 119, 151, 154	Note: Arithmetic shift right.
cv.adduNr rD, rs1, rs2	rD = (rD + rs1) >> rs2[4:0]
Cv.audum 1D, 151, 152	Note: Logical shift right.
cv.addRNr rD, rs1, rs2	rD = $(rD + rs1 + 2^{(rs2[4:0]-1)}) >> rs2[4:0]$
Cv.auuKii 119, 181, 182	
	Note: Arithmetic shift right.
	If rs2[4:0] is equal to 0, 2^(rs2[4:0]-1) is equivalent to 0.

continues on next page

Table 17.17 – continued from previous page

Mnemonic	Description
cv.adduRNr rD, rs1, rs2	$rD = (rD + rs1 + 2^{(rs2[4:0]-1))}) >> rs2[4:0]$
	Note: Logical shift right.
	If rs2[4:0] is equal to 0, 2^(rs2[4:0]-1) is equivalent to 0.
cv.subNr rD, rs1, rs2	rD = (rD - rs1) >>> rs2[4:0]
	Note: Arithmetic shift right.
cv.subuNr rD, rs1, rs2	rD = (rD - rs1) >> rs2[4:0]
	Note: Logical shift right.
cv.subRNr rD, rs1, rs2	$rD = (rD - rs1 + 2^{(rs2[4:0]-1))} >>> rs2[4:0]$
	Note: Arithmetic shift right.
	If $rs2[4:0]$ is equal to 0, $2^{rs2[4:0]-1}$ is equivalent to 0.
cv.subuRNr rD, rs1, rs2	$rD = (rD - rs1 + 2^{(rs2[4:0]-1))}) >> rs2[4:0]$
	Note: Logical shift right.
	If rs2[4:0] is equal to 0, 2^(rs2[4:0]-1) is equivalent to 0.

# 17.4.5 General ALU Encoding

Table 17.18: General ALU operations encoding

				_	_	
31 : 25	24 : 20	19 :	14 :	11:7	6:0	
		15	12			
funct7	rs2	rs1	funct3	rD	opcode	
010 1000	00000	src1	011	dest	010 1011	cv.abs rD, rs1
010 1001	src2	src1	011	dest	010 1011	cv.slet rD, rs1, rs2
010 1010	src2	src1	011	dest	010 1011	cv.sletu rD, rs1, rs2
010 1011	src2	src1	011	dest	010 1011	cv.min rD, rs1, rs2
010 1100	src2	src1	011	dest	010 1011	cv.minu rD, rs1, rs2
010 1101	src2	src1	011	dest	010 1011	cv.max rD, rs1, rs2
010 1110	src2	src1	011	dest	010 1011	cv.maxu rD, rs1, rs2
011 0000	00000	src1	011	dest	010 1011	cv.exths rD, rs1
011 0001	00000	src1	011	dest	010 1011	cv.exthz rD, rs1
011 0010	00000	src1	011	dest	010 1011	cv.extbs rD, rs1
011 0011	00000	src1	011	dest	010 1011	cv.extbz rD, rs1

Table 17.19: General ALU operations encoding

31 : 25	24:20	19 :	14 :	11 : 7	6:0	
		15	12			
funct7	Is2[4:0]	rs1	funct3	rD	opcode	
011 1000	Iuimm5[4:0]	src1	011	dest	010 1011	cv.clip rD, rs1, Is2
011 1001	Iuimm5[4:0]	src1	011	dest	010 1011	cv.clipu rD, rs1, Is2
011 1010	src2	src1	011	dest	010 1011	cv.clipr rD, rs1, rs2
011 1011	src2	src1	011	dest	010 1011	cv.clipur rD, rs1, rs2

17.4. ALU 87

Table 17.20: General ALU ope
------------------------------

31:	29 : 25	24 : 20	19 :	14 :	11:7	6:0	
30			15	12			
f2	Is3[4:0]	rs2	rs1	funct3	rD	opcode	
00	Luimm5[4:0]	src2	src1	010	dest	101 1011	cv.addN rD, rs1, rs2, Is3
01	Luimm5[4:0]	src2	src1	010	dest	101 1011	cv.adduN rD, rs1, rs2, Is3
10	Luimm5[4:0]	src2	src1	010	dest	101 1011	cv.addRN rD, rs1, rs2, Is3
11	Luimm5[4:0]	src2	src1	010	dest	101 1011	cv.adduRN rD, rs1, rs2, Is3
00	Luimm5[4:0]	src2	src1	011	dest	101 1011	cv.subN rD, rs1, rs2, Is3
01	Luimm5[4:0]	src2	src1	011	dest	101 1011	cv.subuN rD, rs1, rs2, Is3
10	Luimm5[4:0]	src2	src1	011	dest	101 1011	cv.subRN rD, rs1, rs2, Is3
11	Luimm5[4:0]	src2	src1	011	dest	101 1011	cv.subuRN rD, rs1, rs2, Is3

Table 17.21: General ALU operations encoding

31 : 25	24 : 20	19 :	14 :	11:7	6:0	
		15	12			
funct7	Is3[4:0]	rs1	funct3	rD	opcode	
100 0000	src2	src1	011	dest	010 1011	cv.addNr rD, rs1, rs2
100 0001	src2	src1	011	dest	010 1011	cv.adduNr rD, rs1, rs
100 0010	src2	src1	011	dest	010 1011	cv.addRNr rD, rs1, rs
100 0011	src2	src1	011	dest	010 1011	cv.adduRNr rD, rs1, rs2
100 0100	src2	src1	011	dest	010 1011	cv.subNr rD, rs1, rs2
100 0101	src2	src1	011	dest	010 1011	cv.subuNr rD, rs1, rs2
100 0110	src2	src1	011	dest	010 1011	cv.subRNr rD, rs1, rs2
100 0111	src2	src1	011	dest	010 1011	cv.subuRNr rD, rs1, rs2

# 17.4.6 Immediate Branching operations

Table 17.22: Immediate Branching operations

Mnemonic	Description
cv.beqimm rs1, Imm5, Imm12	Branch to PC + (Imm12 << 1) if rs1 is equal to Imm5.
	Note: Imm5 is signed.
cv.bneimm rs1, Imm5, Imm12	Branch to PC + (Imm12 << 1) if rs1 is not equal to Imm5.
	Note: Imm5 is signed.

# 17.4.7 Immediate Branching Encoding

Table 17.23: Immediate Branching encoding

31	30 : 25	24 :	19:	14 :	11 : 8	7	6:0	
		20	15	12				
lmm12[12]	lmm12[10:5]	lmm5	rs1	funct3	lmm12	lmm12	opcode	
Imm12[12]	Imm12[10:5]	Imm5	src1	110	Imm12[4:1]	Imm12[11]	000 1011	cv.beqimm
								rs1, Imm5,
								Imm12
Imm12[12]	Imm12[10:5]	Imm5	src1	111	Imm12[4:1]	Imm12[11]	000 1011	cv.bneimm
								rs1, Imm5,
								Imm12

# 17.5 Multiply-Accumulate

 $CV32E40P\ supports\ custom\ extensions\ for\ multiply-accumulate\ and\ half-word\ multiplications\ with\ an\ optional\ post-multiplication\ shift.$ 

The custom multiply-accumulate extensions are only supported if  $COREV\_PULP == 1$ .

# 17.5.1 16-Bit x 16-Bit Multiplication operations

Table 17.24: 16-Bit Multiplication operations

Mnemonic	Description
cv.muluN rD, rs1, rs2, Is3	rD[31:0] = (Zext(rs1[15:0]) * Zext(rs2[15:0])) >> Is3
	Note: Logical shift right.
cv.mulhhuN rD, rs1, rs2, Is3	rD[31:0] = (Zext(rs1[31:16]) * Zext(rs2[31:16])) >> Is3
	Note: Logical shift right.
cv.mulsN rD, rs1, rs2, Is3	rD[31:0] = (Sext(rs1[15:0]) * Sext(rs2[15:0])) >>> Is3
	Note: Arithmetic shift right.
cv.mulhhsN rD, rs1, rs2, Is3	rD[31:0] = (Sext(rs1[31:16]) * Sext(rs2[31:16])) >>> Is3
	Note: Arithmetic shift right.
cv.muluRN rD, rs1, rs2, Is3	$rD[31:0] = (Zext(rs1[15:0]) * Zext(rs2[15:0]) + 2^{(Is3-1)}) >> Is3$
	Note: Logical shift right.
	If Is3 is equal to $0, 2^{(Is3-1)}$ is equivalent to $0$ .
cv.mulhhuRN rD, rs1, rs2, Is3	$rD[31:0] = (Zext(rs1[31:16]) * Zext(rs2[31:16]) + 2^{(Is3-1)}) >> Is3$
	Note: Logical shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.mulsRN rD, rs1, rs2, Is3	$rD[31:0] = (Sext(rs1[15:0]) * Sext(rs2[15:0]) + 2^(Is3-1)) >>> Is3$
	Note: Arithmetic shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.mulhhsRN rD, rs1, rs2, Is3	$rD[31:0] = (Sext(rs1[31:16]) * Sext(rs2[31:16]) + 2^(Is3-1)) >>> Is3$
	Note: Arithmetic shift right.
	If Is3 is equal to $0, 2^{(Is3-1)}$ is equivalent to $0$ .

# 17.5.2 16-Bit x 16-Bit Multiply-Accumulate operations

Table 17.25: 16-Bit Multiply-Accumulate operations

Mnemonic	Description
cv.macuN rD, rs1, rs2, Is3	rD[31:0] = (Zext(rs1[15:0]) * Zext(rs2[15:0]) + rD) >> Is3
	Note: Logical shift right.
cv.machhuN rD, rs1, rs2, Is3	rD[31:0] = (Zext(rs1[31:16]) * Zext(rs2[31:16]) + rD) >> Is3
	Note: Logical shift right.
cv.macsN rD, rs1, rs2, Is3	rD[31:0] = (Sext(rs1[15:0]) * Sext(rs2[15:0]) + rD) >>> Is3
	Note: Arithmetic shift right.
cv.machhsN rD, rs1, rs2, Is3	rD[31:0] = (Sext(rs1[31:16]) * Sext(rs2[31:16]) + rD) >>> Is3
	Note: Arithmetic shift right.
cv.macuRN rD, rs1, rs2, Is3	$rD[31:0] = (Zext(rs1[15:0]) * Zext(rs2[15:0]) + rD + 2^{(Is3-1)}) >> Is3$
	Note: Logical shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.machhuRN rD, rs1, rs2, Is3	$rD[31:0] = (Zext(rs1[31:16]) * Zext(rs2[31:16]) + rD + 2^{(Is3-1)}) >> Is3$
	Note: Logical shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.macsRN rD, rs1, rs2, Is3	$rD[31:0] = (Sext(rs1[15:0]) * Sext(rs2[15:0]) + rD + 2^(Is3-1)) >>> Is3$
	Note: Arithmetic shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.
cv.machhsRN rD, rs1, rs2, Is3	$rD[31:0] = (Sext(rs1[31:16]) * Sext(rs2[31:16]) + rD + 2^{(Is3-1)}) >>> Is3$
	Note: Arithmetic shift right.
	If Is3 is equal to 0, 2^(Is3-1) is equivalent to 0.

# 17.5.3 32-Bit x 32-Bit Multiply-Accumulate operations

Table 17.26: 32-Bit Multiply-Accumulate operations

Mnemonic	Description
cv.mac rD, rs1, rs2	rD = rD + rs1 * rs2
cv.msu rD, rs1, rs2	rD = rD - rs1 * rs2

# 17.5.4 Encoding

Table 17.27: 16-Bit Multiplication operations

1	1						
	6:0	11:	14:12	19:	24 :	29 : 25	31:
		7		15	20		30
	opcode	rD	funct3	rs1	rs2	Is3[4:0]	f2
cv.muluN rD, rs1, rs2, Is3	101 1011	dest	101	src1	src2	Luimm5[4:0]	00
cv.mulhhuN rD, rs1, rs2, Is3	101 1011	dest	101	src1	src2	Luimm5[4:0]	01
cv.mulsN rD, rs1, rs2, Is3	101 1011	dest	100	src1	src2	Luimm5[4:0]	00
cv.mulhhsN rD, rs1, rs2, Is3	101 1011	dest	100	src1	src2	Luimm5[4:0]	01
cv.muluRN rD, rs1, rs2, Is3	101 1011	dest	101	src1	src2	Luimm5[4:0]	10
cv.mulhhuRN rD, rs1, rs2, Is3	101 1011	dest	101	src1	src2	Luimm5[4:0]	11
cv.mulsRN rD, rs1, rs2, Is3	101 1011	dest	100	src1	src2	Luimm5[4:0]	10
cv.mulhhsRN rD, rs1, rs2, Is3	101 1011	dest	100	src1	src2	Luimm5[4:0]	11

31:	29 : 25	24 :	19:	14:12	11:	6:0	
30		20	15		7		
f2	ls3[4:0]	rs2	rs1	funct3	rD	opcode	
00	Luimm5[4:0]	src2	src1	111	dest	101 1011	cv.macuN rD, rs1, rs2, Is3
01	Luimm5[4:0]	src2	src1	111	dest	101 1011	cv.machhuN rD, rs1, rs2, Is3
00	Luimm5[4:0]	src2	src1	110	dest	101 1011	cv.macsN rD, rs1, rs2, Is3
01	Luimm5[4:0]	src2	src1	110	dest	101 1011	cv.machhsN rD, rs1, rs2, Is3
10	Luimm5[4:0]	src2	src1	111	dest	101 1011	cv.macuRN rD, rs1, rs2, Is3
11	Luimm5[4:0]	src2	src1	111	dest	101 1011	cv.machhuRN rD, rs1, rs2, Is3
10	Luimm5[4:0]	src2	src1	110	dest	101 1011	cv.macsRN rD, rs1, rs2, Is3
11	Luimm5[4:0]	src2	src1	110	dest	101 1011	cv.machhsRN rD, rs1, rs2, Is3

Table 17.28: 16-Bit Multiply-Accumulate operations

Table 17.29: 32-Bit Multiply-Accumulate operations

31 : 25	24 :	19:	14:12	11:	6:0	
	20	15		7		
funct7	rs2	rs1	funct3	rD	opcode	
100 1000	src2	src1	011	dest	010 1011	cv.mac rD, rs1, rs2
100 1001	src2	src1	011	dest	010 1011	cv.msu rD, rs1, rs2

#### 17.6 SIMD

The SIMD instructions perform operations on multiple sub-word elements at the same time. This is done by segmenting the data path into smaller parts when 8- or 16-bit operations should be performed.

The custom SIMD extensions are only supported if  $COREV_PULP == 1$ .

**Note:** See the comments at the start of *CORE-V Instruction Set Custom Extension* on availability of the compiler tool chains. Support for SIMD will be primarily through assembly code and builtin functions, with no auto-vectorization and limited other optimization. Simple auto-vectorization (add, sub...) and optimization will be evaluated once a stable GCC toolchain is available.

SIMD instructions are available in two flavors:

- 8-Bit, to perform four operations on the 4 bytes inside a 32-bit word at the same time (.b)
- 16-Bit, to perform two operations on the 2 half-words inside a 32-bit word at the same time (.h)

All the operations are rounded to the specified bidwidth as for the original RISC-V arithmetic operations. This is described by the "and" operation with a MASK. No overflow or carry-out flags are generated as for the 32-bit operations.

Additionally, there are three modes that influence the second operand:

 Normal mode, vector-vector operation. Both operands, from rs1 and rs2, are treated as vectors of bytes or halfwords.

e.g. cv.add.h x3,x2,x1 performs:

x3[31:16] = x2[31:16] + x1[31:16]x3[15: 0] = x2[15: 0] + x1[15: 0]

17.6. SIMD 91

- 2. Scalar replication mode (.sc), vector-scalar operation. Operand 1 is treated as a vector, while operand 2 is treated as a scalar and replicated two or four times to form a complete vector. The LSP is used for this purpose.
  - e.g. cv.add.sc.h x3,x2,x1 performs:

$$x3[31:16] = x2[31:16] + x1[15: 0]$$
  
 $x3[15: 0] = x2[15: 0] + x1[15: 0]$ 

3. Immediate scalar replication mode (.sci), vector-scalar operation. Operand 1 is treated as vector, while operand 2 is treated as a scalar and comes from a 6-bit immediate.

The immediate is either sign- or zero-extended depending on the operation. If not specified, the immediate is sign-extended with the exception of all cv.shuffle\* where it is always unsigned.

e.g. cv.add.sci.h x3,x2,0x2A performs:

$$x3[31:16] = x2[31:16] + 0xFFEA$$
  
 $x3[15: 0] = x2[15: 0] + 0xFFEA$ 

In the following tables, the index i ranges from 0 to 1 for 16-Bit operations and from 0 to 3 for 8-Bit operations:

- The index 0 is 15:0 for 16-Bit operations or 7:0 for 8-Bit operations.
- The index 1 is 31:16 for 16-Bit operations or 15:8 for 8-Bit operations.
- The index 2 is 23:16 for 8-Bit operations.
- The index 3 is 31:24 for 8-Bit operations.

And I5, I4, I3, I2, I1 and I0 respectively represent bits 5, 4, 3, 2, 1 and 0 of the immediate value.

# 17.6.1 SIMD ALU operations

Table 17.30: SIMD ALU operations

Mnemonic	Description
cv.add[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = (rs1[i] + op2[i]) & 0xFFFF
cv.sub[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = (rs1[i] - op2[i]) & 0xFFFF
cv.avg[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = ((rs1[i] + op2[i]) & {0xFFFF, 0xFF}) >> 1$
	Note: Arithmetic right shift.
cv.avgu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = ((rs1[i] + op2[i]) & {0xFFFF, 0xFF}) >> 1$
	Note: Logical shift right.
cv.min[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] < op2[i] ? rs1[i] : op2[i]
cv.minu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] < op2[i] ? rs1[i] : op2[i]
	Note: Immediate is zero-extended, comparison is un-
	signed.
cv.max[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] > op2[i] ? rs1[i] : op2[i]
cv.maxu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] > op2[i] ? rs1[i] : op2[i]
	Note: Immediate is zero-extended, comparison is un-
	signed.
cv.srl[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] >> op2[i]
	Note: Immediate is zero-extended, shift is logical.
cv.sra[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] >>> op2[i]
	Note: Immediate is zero-extended, shift is arithmetic.
cv.sll[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] << op2[i]
	Note: Immediate is zero-extended, shift is logical.
cv.or[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = rs1[i] \mid op2[i]$
cv.xor[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = rs1[i] \land op2[i]$
cv.and[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] & op2[i]
cv.abs{.h,.b} rD, rs1	rD[i] = rs1[i] < 0 ? -rs1[i] : rs1[i]

# **SIMD Bit Manipulation operations**

Table 17.31: SIMD Bit Manipulation operations

Mnemonic	Description
cv.extract.h rD, rs1, Imm6	rD = Sext(rs1[I0*16+15:I0*16])
cv.extract.b rD, rs1, Imm6	rD = Sext(rs1[(I1:I0)*8+7:(I1:I0)*8])
cv.extractu.h rD, rs1, Imm6	rD = Zext(rs1[I0*16+15:I0*16])
cv.extractu.b rD, rs1, Imm6	rD = Zext(rs1[(I1:I0)*8+7:(I1:I0)*8])
cv.insert.h rD, rs1, Imm6	rD[I0*16+15:I0*16] = rs1[15:0]
	Note: The rest of the bits of rD are untouched and keep
	their previous value.
cv.insert.b rD, rs1, Imm6	rD[(I1:I0)*8+7:(I1:I0)*8] = rs1[7:0]
	Note: The rest of the bits of rD are untouched and keep
	their previous value.

17.6. SIMD 93

# **SIMD Dot Product operations**

Table 17.32: SIMD Dot Product operations

Mnemonic	Description
cv.dotup[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1]
	Note: All operands are unsigned.
cv.dotup[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: All operands are unsigned.
cv.dotusp[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1]
	Note: rs1 is treated as unsigned, while op2 is treated as
	signed.
cv.dotusp[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: rs1 is treated as unsigned, while op2 is treated as
	signed.
cv.dotsp[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1]
	Note: All operands are signed.
cv.dotsp[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: All operands are signed.
cv.sdotup[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1]
	Note: All operands are unsigned.
cv.sdotup[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: All operands are unsigned.
cv.sdotusp[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1]
	Note: rs1 is treated as unsigned while op2 is treated as
	signed.
cv.sdotusp[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: rs1 is treated as unsigned while op2 is treated as
an adatani aa aali buD uai iuai Immali	signed.
cv.sdotsp[.sc,.sci].h rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1]
an adotant as sail b nD nat [nat Immed]	Note: All operands are signed.
cv.sdotsp[.sc,.sci].b rD, rs1, [rs2, Imm6]	rD = rD + rs1[0] * op2[0] + rs1[1] * op2[1] +
	rs1[2] * op2[2] + rs1[3] * op2[3]
	Note: All operands are signed.

# **SIMD Shuffle and Pack operations**

Table 17.33: SIMD Shuffle and Pack operations

Mnemonic	Description
cv.shuffle.h rD, rs1, rs2	rD[31:16] = rs1[rs2[16]*16+15:rs2[16]*16]
	rD[15:0] = rs1[rs2[0]*16+15:rs2[0]*16]
cv.shuffle.sci.h rD, rs1, Imm6	rD[31:16] = rs1[I1*16+15:I1*16]
	rD[15:0] = rs1[I0*16+15:I0*16]
cv.shuffle.b rD, rs1, rs2	rD[31:24] = rs1[rs2[25:24]*8+7:rs2[25:24]*8]
	rD[23:16] = rs1[rs2[17:16]*8+7:rs2[17:16]*8]
	rD[15:8] = rs1[rs2[9:8]*8+7:rs2[9:8]*8]
	rD[7:0] = rs1[rs2[1:0]*8+7:rs2[1:0]*8]
cv.shuffleI0.sci.b rD, rs1, Imm6	rD[31:24] = rs1[7:0]
	rD[23:16] = rs1[(I5:I4)*8+7: (I5:I4)*8]
	rD[15:8] = rs1[(I3:I2)*8+7: (I3:I2)*8]
	rD[7:0] = rs1[(I1:I0)*8+7:(I1:I0)*8]
cv.shuffleI1.sci.b rD, rs1, Imm6	rD[31:24] = rs1[15:8]
	rD[23:16] = rs1[(I5:I4)*8+7: (I5:I4)*8]
	rD[15:8] = rs1[(I3:I2)*8+7: (I3:I2)*8]
	rD[7:0] = rs1[(I1:I0)*8+7:(I1:I0)*8]
cv.shuffleI2.sci.b rD, rs1, Imm6	rD[31:24] = rs1[23:16]
	rD[23:16] = rs1[(I5:I4)*8+7: (I5:I4)*8]
	rD[15:8] = rs1[(13:12)*8+7: (13:12)*8]
	rD[7:0] = rs1[(11:I0)*8+7:(11:I0)*8]
cv.shuffleI3.sci.b rD, rs1, Imm6	rD[31:24] = rs1[31:24]
	rD[23:16] = rs1[(I5:I4)*8+7: (I5:I4)*8]
	rD[15:8] = rs1[(13:12)*8+7: (13:12)*8]
	rD[7:0] = rs1[(11:I0)*8+7:(11:I0)*8]
cv.shuffle2.h rD, rs1, rs2	rD[31:16] = ((rs2[17] == 1) ? rs1 : rD)[rs2[16]*16+15:rs2[16]*16]
	rD[15:0] = ((rs2[1] == 1) ? rs1 : rD)[rs2[0]*16+15:rs2[0]*16]
cv.shuffle2.b rD, rs1, rs2	rD[31:24] = ((rs2[26] == 1) ? rs1 : rD)[rs2[25:24]*8+7:rs2[25:24]*8]
	rD[23:16] = ((rs2[18] == 1) ? rs1 : rD)[rs2[17:16]*8+7:rs2[17:16]*8]
	rD[15:8] = ((rs2[10] == 1) ? rs1 : rD)[rs2[9:8]*8+7:rs2[9:8]*8]
	rD[7:0] = ((rs2[2] == 1) ? rs1 : rD)[rs2[1:0]*8+7:rs2[1:0]*8]
cv.pack rD, rs1, rs2	rD[31:16] = rs1[15:0]
	rD[15:0] = rs2[15:0]
cv.pack.h rD, rs1, rs2	rD[31:16] = rs1[31:16]
	rD[15:0] = rs2[31:16]
cv.packhi.b rD, rs1, rs2	rD[31:24] = rs1[7:0]
	rD[23:16] = rs2[7:0]
	Note: The rest of the bits of rD are untouched and keep their previous
	value.
cv.packlo.b rD, rs1, rs2	rD[15:8] = rs1[7:0]
	rD[7:0] = rs2[7:0]
	Note: The rest of the bits of rD are untouched and keep their previous
	value.

17.6. SIMD 95

## **SIMD ALU Encoding**

Table 17.34: SIMD ALU encoding

04 - 07	00	05	04	10 .			ALU encodir	115 
31 : 27	26	25	24 : 20	19 : 15	14 : 12	11 : 7	6:0	
funct5	F		rs2	rs1	funct3	rD	opcode	
0 0000	0	0	src2	src1	000	dest	111 1011	cv.add.h rD, rs1, rs2
0 0000	0	0	src2	src1	100	dest	111 1011	cv.add.sc.h rD, rs1, rs2
0 0000								
	0		m6[0 5:1]	src1	110	dest	111 1011	cv.add.sci.h rD, rs1, Imm6
0 0000	0	0	src2	src1	001	dest	111 1011	cv.add.b rD, rs1, rs2
0 0000	0	0	src2	src1	101	dest	111 1011	cv.add.sc.b rD, rs1, rs2
0 0000	0		m6[0 5:1]	src1	111	dest	111 1011	cv.add.sci.b rD, rs1, Imm6
0 0001	0	0	src2	src1	000	dest	111 1011	cv.sub.h rD, rs1, rs2
0 0001	0	0	src2	src1	100	dest	111 1011	cv.sub.sc.h rD, rs1, rs2
0 0001	0		m6[0 5:1]	src1	110	dest	111 1011	cv.sub.sci.h rD, rs1, Imm6
0 0001	0	0	src2	src1	001	dest	111 1011	cv.sub.b rD, rs1, rs2
0 0001	0	0	src2	src1	101	dest	111 1011	cv.sub.sc.b rD, rs1, rs2
0 0001	0		m6[0 5:1]	src1	111	dest	111 1011	cv.sub.sci.b rD, rs1, Imm6
0 0010	0	0	src2	src1	000	dest	111 1011	cv.avg.h rD, rs1, rs2
0 0010	0	0	src2	src1	100	dest	111 1011	cv.avg.sc.h rD, rs1, rs2
0 0010	0		m6[0 5:1]	src1	110	dest	111 1011	cv.avg.sci.h rD, rs1, Imm6
0 0010	0	0	src2	src1	001	dest	111 1011	cv.avg.b rD, rs1, rs2
0 0010	0	0	src2	src1	101	dest	111 1011	cv.avg.sc.b rD, rs1, rs2
0 0010	0	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.avg.sci.b rD, rs1, Imm6
0 0011	0	0	src2	src1	000	dest	111 1011	cv.avgu.h rD, rs1, rs2
0 0011	0	0	src2	src1	100	dest	111 1011	cv.avgu.sc.h rD, rs1, rs2
0 0011	0	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.avgu.sci.h rD, rs1, Imm6
0 0011	0	0	src2	src1	001	dest	111 1011	cv.avgu.b rD, rs1, rs2
0 0011	0	0	src2	src1	101	dest	111 1011	cv.avgu.sc.b rD, rs1, rs2
0 0011	0	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.avgu.sci.b rD, rs1, Imm6
0 0100	0	0	src2	src1	000	dest	111 1011	cv.min.h rD, rs1, rs2
0 0100	0	0	src2	src1	100	dest	111 1011	cv.min.sc.h rD, rs1, rs2
0 0100	0	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.min.sci.h rD, rs1, Imm6
0 0100	0	0	src2	src1	001	dest	111 1011	cv.min.b rD, rs1, rs2
0 0100	0	0	src2	src1	101	dest	111 1011	cv.min.sc.b rD, rs1, rs2
0 0100	0	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.min.sci.b rD, rs1, Imm6
0 0101	0	0	src2	src1	000	dest	111 1011	cv.minu.h rD, rs1, rs2
0 0101	0	0	src2	src1	100	dest	111 1011	cv.minu.sc.h rD, rs1, rs2
0 0101	0		m6[0 5:1]	src1	110	dest	111 1011	cv.minu.sci.h rD, rs1, Imm6
0 0101	0	0	src2	src1	001	dest	111 1011	cv.minu.b rD, rs1, rs2
0 0101	0	0	src2	src1	101	dest	111 1011	cv.minu.sc.b rD, rs1, rs2
0 0101	0		m6[0 5:1]	src1	111	dest	111 1011	cv.minu.sci.b rD, rs1, Imm6
0 0110	0	0	src2	src1	000	dest	111 1011	cv.max.h rD, rs1, rs2
0 0110	0	0	src2	src1	100	dest	111 1011	cv.max.sc.h rD, rs1, rs2
0 0110	0		m6[0 5:1]	src1	110	dest	111 1011	cv.max.sci.h rD, rs1, Imm6
0 0110	0	0	src2	src1	001	dest	111 1011	cv.max.b rD, rs1, rs2
0 0110	0	0	src2	src1	101	dest	111 1011	cv.max.sc.b rD, rs1, rs2
0 0110	0		m6[0 5:1]	src1	111	dest	111 1011	cv.max.sci.b rD, rs1, Imm6
0 0110	0	0	src2	src1	000	dest	111 1011	cv.maxu.h rD, rs1, rs2
0 0111	0	0	src2	src1	100	dest	111 1011	cv.maxu.sc.h rD, rs1, rs2
0.0111	U	U	S1C2	5101	100	uest	111 1011	Cv.maxu.sc.n 1D, 181, 182

continues on next page

Table 17.34 – continued from previous page

							d from previou	us page
31 : 27	26	25		19 :	14 :	11:7	6:0	
			20	15	12		_	
funct5	F		rs2	rs1	funct3	rD	opcode	
0 0111	0	_	m6[0 5:1]	src1	110	dest	111 1011	cv.maxu.sci.h rD, rs1, Imm6
0 0111	0	0	src2	src1	001	dest	111 1011	cv.maxu.b rD, rs1, rs2
0 0111	0	0	src2	src1	101	dest	111 1011	cv.maxu.sc.b rD, rs1, rs2
0 0111	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.maxu.sci.b rD, rs1, Imm6
0 1000	0	0	src2	src1	000	dest	111 1011	cv.srl.h rD, rs1, rs2
0 1000	0	0	src2	src1	100	dest	111 1011	cv.srl.sc.h rD, rs1, rs2
0 1000	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.srl.sci.h rD, rs1, Imm6
0 1000	0	0	src2	src1	001	dest	111 1011	cv.srl.b rD, rs1, rs2
0 1000	0	0	src2	src1	101	dest	111 1011	cv.srl.sc.b rD, rs1, rs2
0 1000	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.srl.sci.b rD, rs1, Imm6
0 1001	0	0	src2	src1	000	dest	111 1011	cv.sra.h rD, rs1, rs2
0 1001	0	0	src2	src1	100	dest	111 1011	cv.sra.sc.h rD, rs1, rs2
0 1001	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.sra.sci.h rD, rs1, Imm6
0 1001	0	0	src2	src1	001	dest	111 1011	cv.sra.b rD, rs1, rs2
0 1001	0	0	src2	src1	101	dest	111 1011	cv.sra.sc.b rD, rs1, rs2
0 1001	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.sra.sci.b rD, rs1, Imm6
0 1010	0	0	src2	src1	000	dest	111 1011	cv.sll.h rD, rs1, rs2
0 1010	0	0	src2	src1	100	dest	111 1011	cv.sll.sc.h rD, rs1, rs2
0 1010	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.sll.sci.h rD, rs1, Imm6
0 1010	0	0	src2	src1	001	dest	111 1011	cv.sll.b rD, rs1, rs2
0 1010	0	0	src2	src1	101	dest	111 1011	cv.sll.sc.b rD, rs1, rs2
0 1010	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.sll.sci.b rD, rs1, Imm6
0 1011	0	0	src2	src1	000	dest	111 1011	cv.or.h rD, rs1, rs2
0 1011	0	0	src2	src1	100	dest	111 1011	cv.or.sc.h rD, rs1, rs2
0 1011	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.or.sci.h rD, rs1, Imm6
0 1011	0	0	src2	src1	001	dest	111 1011	cv.or.b rD, rs1, rs2
0 1011	0	0	src2	src1	101	dest	111 1011	cv.or.sc.b rD, rs1, rs2
0 1011	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.or.sci.b rD, rs1, Imm6
0 1100	0	0	src2	src1	000	dest	111 1011	cv.xor.h rD, rs1, rs2
0 1100	0	0	src2	src1	100	dest	111 1011	cv.xor.sc.h rD, rs1, rs2
0 1100	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.xor.sci.h rD, rs1, Imm6
0 1100	0	0	src2	src1	001	dest	111 1011	cv.xor.b rD, rs1, rs2
0 1100	0	0	src2	src1	101	dest	111 1011	cv.xor.sc.b rD, rs1, rs2
0 1100	0		m6[0 5:1]	src1	111	dest	111 1011	cv.xor.sci.b rD, rs1, Imm6
0 1101	0	0	src2	src1	000	dest	111 1011	cv.and.h rD, rs1, rs2
0 1101	0	0	src2	src1	100	dest	111 1011	cv.and.sc.h rD, rs1, rs2
0 1101	0	-	m6[0 5:1]	src1	110	dest	111 1011	cv.and.sci.h rD, rs1, Imm6
0 1101	0	0	src2	src1	001	dest	111 1011	cv.and.b rD, rs1, rs2
0 1101	0	0	src2	src1	101	dest	111 1011	cv.and.sc.b rD, rs1, rs2
0 1101	0	-	m6[0 5:1]	src1	111	dest	111 1011	cv.and.sci.b rD, rs1, Imm6
0 1110	0	0	0	src1	000	dest	111 1011	cv.abs.h rD, rs1
0 1110	0	0	0	src1	001	dest	111 1011	cv.abs.b rD, rs1
1 0111	0	-	m6[0 5:1]	src1	000	dest	111 1011	cv.extract.h rD, rs1, Imm6
1 0111	0		m6[0 5:1]	src1	001	dest	111 1011	cv.extract.b rD, rs1, Imm6
1 0111	0		m6[0 5:1]	src1	010	dest	111 1011	cv.extractu.h rD, rs1, Imm6
1 0111	0		m6[0 5:1]	src1	011	dest	111 1011	cv.extractu.b rD, rs1, Imm6
1 0111	0		m6[0 5:1]	src1	100	dest	111 1011	cv.insert.h rD, rs1, Imm6
1 0111	U	11111	110[0]3.1]	3101	100	ucst	111 1011	continues on next page

continues on next page

17.6. SIMD 97

Table 17.34 – continued from previous page

							ed from previo	ous page
31 : 27	26	25	24 :	19 :	14 :	11:7	6:0	
			20	15	12			
funct5	F		rs2	rs1	funct3	rD	opcode	
1 0111	0	Imi	m6[0 5:1]	src1	101	dest	111 1011	cv.insert.b rD, rs1, Imm6
1 0000	0	0	src2	src1	000	dest	111 1011	cv.dotup.h rD, rs1, rs2
1 0000	0	0	src2	src1	100	dest	111 1011	cv.dotup.sc.h rD, rs1, rs2
1 0000	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.dotup.sci.h rD, rs1, Imm6
1 0000	0	0	src2	src1	001	dest	111 1011	cv.dotup.b rD, rs1, rs2
1 0000	0	0	src2	src1	101	dest	111 1011	cv.dotup.sc.b rD, rs1, rs2
1 0000	0	Imi	m6[0 5:1]	src1	111	dest	111 1011	cv.dotup.sci.b rD, rs1, Imm6
1 0001	0	0	src2	src1	000	dest	111 1011	cv.dotusp.h rD, rs1, rs2
1 0001	0	0	src2	src1	100	dest	111 1011	cv.dotusp.sc.h rD, rs1, rs2
1 0001	0	Imi	m6[0 5:1]	src1	110	dest	111 1011	cv.dotusp.sci.h rD, rs1, Imm6
1 0001	0	0	src2	src1	001	dest	111 1011	cv.dotusp.b rD, rs1, rs2
1 0001	0	0	src2	src1	101	dest	111 1011	cv.dotusp.sc.b rD, rs1, rs2
1 0001	0	Imi	n6[0 5:1]	src1	111	dest	111 1011	cv.dotusp.sci.b rD, rs1, Imm6
1 0010	0	0	src2	src1	000	dest	111 1011	cv.dotsp.h rD, rs1, rs2
1 0010	0	0	src2	src1	100	dest	111 1011	cv.dotsp.sc.h rD, rs1, rs2
1 0010	0	Imi	n6[0 5:1]	src1	110	dest	111 1011	cv.dotsp.sci.h rD, rs1, Imm6
1 0010	0	0	src2	src1	001	dest	111 1011	cv.dotsp.b rD, rs1, rs2
1 0010	0	0	src2	src1	101	dest	111 1011	cv.dotsp.sc.b rD, rs1, rs2
1 0010	0	Imi	n6[0 5:1]	src1	111	dest	111 1011	cv.dotsp.sci.b rD, rs1, Imm6
1 0011	0	0	src2	src1	000	dest	111 1011	cv.sdotup.h rD, rs1, rs2
1 0011	0	0	src2	src1	100	dest	111 1011	cv.sdotup.sc.h rD, rs1, rs2
1 0011	0	-	n6[0 5:1]	src1	110	dest	111 1011	cv.sdotup.sci.h rD, rs1, Imm6
1 0011	0	0	src2	src1	001	dest	111 1011	cv.sdotup.b rD, rs1, rs2
1 0011	0	0	src2	src1	101	dest	111 1011	cv.sdotup.sc.b rD, rs1, rs2
1 0011	0		n6[0 5:1]	src1	111	dest	111 1011	cv.sdotup.sci.b rD, rs1, Imm6
1 0100	0	0	src2	src1	000	dest	111 1011	cv.sdotusp.h rD, rs1, rs2
1 0100	0	0	src2	src1	100	dest	111 1011	cv.sdotusp.sc.h rD, rs1, rs2
1 0100	0	-	m6[0 5:1]	src1	110	dest	111 1011	cv.sdotusp.sci.h rD, rs1, Imm6
1 0100	0	0	src2	src1	001	dest	111 1011	cv.sdotusp.b rD, rs1, rs2
1 0100	0	0	src2	src1	101	dest	111 1011	cv.sdotusp.sc.b rD, rs1, rs2
1 0100	0	-	m6[0 5:1]	src1	111	dest	111 1011	cv.sdotusp.sci.b rD, rs1, Imm6
1 0101	0	0	src2	src1	000	dest	111 1011	cv.sdotsp.h rD, rs1, rs2
1 0101	0	0	src2	src1	100	dest	111 1011	cv.sdotsp.sc.h rD, rs1, rs2
1 0101	0		m6[0 5:1]	src1	110	dest	111 1011	cv.sdotsp.sci.h rD, rs1, Imm6
1 0101	0	0	src2	src1	001	dest	111 1011	cv.sdotsp.b rD, rs1, rs2
1 0101	0	0	src2	src1	101	dest	111 1011	cv.sdotsp.sc.b rD, rs1, rs2
1 0101	0	-	n6[0 5:1]	src1	111	dest	111 1011	cv.sdotsp.sci.b rD, rs1, Imm6
1 1000	0	0	src2	src1	000	dest	111 1011	cv.shuffle.h rD, rs1, rs2
1 1000	0		n6[0 5:1]	src1	110	dest	111 1011	cv.shuffle.sci.h rD, rs1, Is2
1 1000	0	0	src2	src1	001	dest	111 1011	cv.shuffle.b rD, rs1, rs2
1 1000	0		m6[0 5:1]		111	dest	111 1011	cv.shuffleI0.sci.b rD, rs1, Is2
1 1000	0		n6[0 5:1]	src1	111	dest	111 1011	cv.shuffleI1.sci.b rD, rs1, Imm6
	_						111 1011	cv.shuffle12.sci.b rD, rs1, Imm6
1 1010	0		m6[0 5:1]	src1	111	dest		
1 1011	0		m6[0 5:1]	src1	111	dest	111 1011	cv.shuffleI3.sci.b rD, rs1, Imm6
1 1100	0	0	src2	src1	000	dest	111 1011	cv.shuffle2.h rD, rs1, rs2
1 1100	0	0	src2	src1	001	dest	111 1011	cv.shuffle2.b rD, rs1, rs2
1 1110	0	0	src2	src1	000	dest	111 1011	cv.pack rD, rs1, rs2

continues on next page

Table 17.51 Continued from provided page											
31 : 27	26	25	24 :	19 :	14 :	11:7	11:7 6:0				
			20	15	12						
funct5	F		rs2	rs1	funct3	rD	opcode				
1 1110	0	1	src2	src1	000	dest	111 1011	cv.pack.h rD, rs1, rs2			
1 1111	0	1	src2	src1	001	dest	111 1011	cv.packhi.b rD, rs1, rs2			
1 1111	0	0	src2	src1	001	dest	111 1011	cv.packlo.b rD, rs1, rs2			

Table 17.34 - continued from previous page

## 17.6.2 SIMD Comparison operations

SIMD comparisons are done on individual bytes (.b) or half-words (.h), depending on the chosen mode. If the comparison result is true, all bits in the corresponding byte/half-word are set to 1. If the comparison result is false, all bits are set to 0.

The default mode (no .sc, .sci) compares the lowest byte/half-word of the first operand with the lowest byte/half-word of the second operand, and so on. If the mode is set to scalar replication (.sc), always the lowest byte/half-word of the second operand is used for comparisons, thus instead of a vector comparison a scalar comparison is performed. In the immediate scalar replication mode (.sci), the immediate given to the instruction is used for the comparison.

Mnemonic	Description
cv.cmpeq[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] == op2 ? '1 : '0
cv.cmpne[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] != op2 ? '1 : '0
cv.cmpgt[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] > op2 ? '1 : '0
cv.cmpge[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] >= op2 ? '1 : '0
cv.cmplt[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] < op2 ? '1 : '0
cv.cmple[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = rs1[i] \le op2 ? '1 : '0$
cv.cmpgtu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] > op2 ? '1 : '0
	Note: Unsigned comparison.
cv.cmpgeu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] >= op2 ? '1 : '0
	Note: Unsigned comparison.
cv.cmpltu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	rD[i] = rs1[i] < op2 ? '1 : '0
	Note: Unsigned comparison.
cv.cmpleu[.sc,.sci]{.h,.b} rD, rs1, [rs2, Imm6]	$rD[i] = rs1[i] \le op2? '1: '0$
	Note: Unsigned comparison.

Table 17.35: SIMD Comparison operations

# 17.6.3 SIMD Comparison Encoding

31 : 27	26	25	24 :	19 :	14 :	11:7	6:0				
			20	15	12						
funct5	F		rs2	rs1	funct3	rD	opcode				
0 0000	1	0	src2	src1	000	dest	111 1011	cv.cmpeq.h rD, rs1, rs2			
0 0000	1	0	src2	src1	100	dest	111 1011	cv.cmpeq.sc.h rD, rs1, rs2			
0 0000	1	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpeq.sci.h rD, rs1, Imm6			
0 0000	1	0	src2	src1	001	dest	111 1011	cv.cmpeq.b rD, rs1, rs2			
0 0000	1	0	src2	src1	101	dest	111 1011	cv.cmpeq.sc.b rD, rs1, rs2			
0 0000	1	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpeq.sci.b rD, rs1, Imm6			
0 0001	1	0	src2	src1	000	dest	111 1011	cv.cmpne.h rD, rs1, rs2			

Table 17.36: SIMD Comparison encoding

continues on next page

17.6. SIMD 99

Table 17.36 – continued from previous page

	, ,						ed from previo	ous page
31 : 27	26	25		19 :	14 :	11:7	6:0	
			20	15	12			
funct5	F		rs2	rs1	funct3	rD	opcode	
0 0001	1	0	src2	src1	100	dest	111 1011	cv.cmpne.sc.h rD, rs1, rs2
0 0001	1	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpne.sci.h rD, rs1, Imm6
0 0001	1	0	src2	src1	001	dest	111 1011	cv.cmpne.b rD, rs1, rs2
0 0001	1	0	src2	src1	101	dest	111 1011	cv.cmpne.sc.b rD, rs1, rs2
0 0001	1	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpne.sci.b rD, rs1, Imm6
0 0010	1	0	src2	src1	000	dest	111 1011	cv.cmpgt.h rD, rs1, rs2
0 0010	1	0	src2	src1	100	dest	111 1011	cv.cmpgt.sc.h rD, rs1, rs2
0 0010	1	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpgt.sci.h rD, rs1, Imm6
0 0010	1	0	src2	src1	001	dest	111 1011	cv.cmpgt.b rD, rs1, rs2
0 0010	1	0	src2	src1	101	dest	111 1011	cv.cmpgt.sc.b rD, rs1, rs2
0 0010	1	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpgt.sci.b rD, rs1, Imm6
0 0011	1	0	src2	src1	000	dest	111 1011	cv.cmpge.h rD, rs1, rs2
0 0011	1	0	src2	src1	100	dest	111 1011	cv.cmpge.sc.h rD, rs1, rs2
0 0011	1	-	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpge.sci.h rD, rs1, Imm6
0 0011	1	0	src2	src1	001	dest	111 1011	cv.cmpge.b rD, rs1, rs2
0 0011	1	0	src2	src1	101	dest	111 1011	cv.cmpge.sc.b rD, rs1, rs2
0 0011	1	-	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpge.sci.b rD, rs1, Imm6
0 0100	1	0	src2	src1	000	dest	111 1011	cv.cmplt.h rD, rs1, rs2
0 0100	1	0	src2	src1	100	dest	111 1011	cv.cmplt.sc.h rD, rs1, rs2
0 0100	1	-	m6[0 5:1]	src1	110	dest	111 1011	cv.cmplt.sci.h rD, rs1, Imm6
0 0100	1	0	src2	src1	001	dest	111 1011	cv.cmplt.b rD, rs1, rs2
0 0100	1	0	src2	src1	101	dest	111 1011	cv.cmplt.sc.b rD, rs1, rs2
0 0100	1	-	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpt.sci.b rD, rs1, Imm6
0 0100	1	0	src2	src1	000	dest	111 1011	cv.cmple.h rD, rs1, rs2
0 0101	1	0	src2	src1	100	dest	111 1011	cv.cmple.sr.h rD, rs1, rs2
0 0101	1	-	m6[0 5:1]	src1	110	dest	111 1011	cv.cmple.sci.h rD, rs1, Imm6
0 0101	1	0	src2	src1	001	dest	111 1011	cv.cmple.b rD, rs1, rs2
0 0101	1	0	src2	src1	101	dest	111 1011	cv.cmple.sc.b rD, rs1, rs2
0 0101	1		m6[0 5:1]		111	dest	111 1011	cv.cmple.sci.b rD, rs1, Is2
0 0110		0	src2	src1	000		111 1011	cv.cmpgtu.h rD, rs1, rs2
	1			src1		dest		13
0 0110	1	0	src2	src1	100	dest	111 1011	cv.cmpgtu.sc.h rD, rs1, rs2
0 0110	1		m6[0 5:1]	src1	110	dest	111 1011	cv.cmpgtu.sci.h rD, rs1, Imm6
0 0110	1	0	src2	src1	001	dest	111 1011	cv.cmpgtu.b rD, rs1, rs2
0 0110	1	0	src2	src1	101	dest	111 1011	cv.cmpgtu.sc.b rD, rs1, rs2
0 0110	1		m6[0 5:1]	src1	111	dest	111 1011	cv.cmpgtu.sci.b rD, rs1, Imm6
0 0111	1	0	src2	src1	000	dest	111 1011	cv.cmpgeu.h rD, rs1, rs2
0 0111	1	0	src2	src1	100	dest	111 1011	cv.cmpgeu.sc.h rD, rs1, rs2
0 0111	1		m6[0 5:1]	src1	110	dest	111 1011	cv.cmpgeu.sci.h rD, rs1, Imm6
0 0111	1	0	src2	src1	001	dest	111 1011	cv.cmpgeu.b rD, rs1, rs2
0 0111	1	0	src2	src1	101	dest	111 1011	cv.cmpgeu.sc.b rD, rs1, rs2
0 0111	1		m6[0 5:1]	src1	111	dest	111 1011	cv.cmpgeu.sci.b rD, rs1, Imm6
0 1000	1	0	src2	src1	000	dest	111 1011	cv.cmpltu.h rD, rs1, rs2
0 1000	1	0	src2	src1	100	dest	111 1011	cv.cmpltu.sc.h rD, rs1, rs2
0 1000	1	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpltu.sci.h rD, rs1, Imm6
0 1000	1	0	src2	src1	001	dest	111 1011	cv.cmpltu.b rD, rs1, rs2
0 1000	1	0	src2	src1	101	dest	111 1011	cv.cmpltu.sc.b rD, rs1, rs2
0 1000	1	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpltu.sci.b rD, rs1, Imm6

continues on next page

	rable 17100 continued nom provided page											
31 : 27	26	25	24 :	19 :	14 :	11:7	6:0					
			20	15	12							
funct5	F		rs2	rs1	funct3	rD	opcode					
0 1001	1	0	src2	src1	000	dest	111 1011	cv.cmpleu.h rD, rs1, rs2				
0 1001	1	0	src2	src1	100	dest	111 1011	cv.cmpleu.sc.h rD, rs1, rs2				
0 1001	1	Im	m6[0 5:1]	src1	110	dest	111 1011	cv.cmpleu.sci.h rD, rs1, Imm6				
0 1001	1	0	src2	src1	001	dest	111 1011	cv.cmpleu.b rD, rs1, rs2				
0 1001	1	0	src2	src1	101	dest	111 1011	cv.cmpleu.sc.b rD, rs1, rs2				
0 1001	1	Im	m6[0 5:1]	src1	111	dest	111 1011	cv.cmpleu.sci.b rD, rs1, Imm6				

Table 17.36 - continued from previous page

#### 17.6.4 SIMD Complex-number operations

SIMD Complex-number operations are extra instructions that uses the packed-SIMD extentions to represent Complex-numbers. These extentions use only the half-words mode and only operand in registers. A number  $C = \{Re, Im\}$  is represented as a vector of two 16-Bits signed numbers. C[0] is the real part [15:0], C[1] is the imaginary part [31:16]. Such operations are subtraction of 2 complexes with post rotation by -j, the complex and conjugate, complex multiplications and complex additions/substractions. The complex multiplications are performed in two separate instructions, one to compute the real part, and one to compute the imaginary part.

As for all the other SIMD instructions, no flags are raised and CSR register are unmodified. No carry, overflow is generated. Instructions are rounded up as the mask & 0xFFFF explicits.

Mnemonic	Description
cv.cplxmul.r{/,.div2,.div4,.div8}	rD[1] = rD[1]
	$rD[0] = (rs1[0]*rs2[0] - rs1[1]*rs2[1]) >> \{15,16,17,18\}$
	Note: Arithmetic shift right.
cv.cplxmul.i{/,.div2,.div4,.div8}	$rD[1] = (rs1[0]*rs2[1] + rs1[1]*rs2[0]) >> \{15,16,17,18\}$
	rD[0] = rD[0]
	Note: Arithmetic shift right.
cv.cplxconj	rD[1] = -rs1[1]
	rD[0] = rs1[0]
cv.subrotmj{/,.div2,.div4,.div8}	$rD[1] = ((rs2[0] - rs1[0]) & 0xFFFF) >> \{0,1,2,3\}$
	$rD[0] = ((rs1[1] - rs2[1]) & 0xFFFF) >> \{0,1,2,3\}$
	Note: Arithmetic shift right.
cv.add{.div2,.div4,.div8}	$rD[1] = ((rs1[1] + rs2[1]) & 0xFFFF) >> \{1,2,3\}$
	$rD[0] = ((rs1[0] + rs2[0]) \& 0xFFFF) >> \{1,2,3\}$
	Note: Arithmetic shift right.
cv.sub{.div2,.div4,.div8}	$rD[1] = ((rs1[1] - rs2[1]) \& 0xFFFF) >> \{1,2,3\}$
	$rD[0] = ((rs1[0] - rs2[0]) & 0xFFFF) >> \{1,2,3\}$
	Note: Arithmetic shift right.

Table 17.37: SIMD Complex-number operations

17.6. SIMD 101

# 17.6.5 SIMD Complex-numbers Encoding

Table 17.38: SIMD ALU encoding

31 : 27	26	25	24 :	19 :	14 :	11:7	6:0	
			20	15	12			
funct5	F		rs2	rs1	funct3	rD	opcode	
0 1010	1	0	src2	src1	000	dest	111 1011	cv.cplxmul.r rD, rs1, rs2
0 1010	1	0	src2	src1	010	dest	111 1011	cv.cplxmul.r.div2 rD, rs1, rs2
0 1010	1	0	src2	src1	100	dest	111 1011	cv.cplxmul.r.div4 rD, rs1, rs2
0 1010	1	0	src2	src1	110	dest	111 1011	cv.cplxmul.r.div8 rD, rs1, rs2
0 1010	1	1	src2	src1	000	dest	111 1011	cv.cplxmul.i rD, rs1, rs2
0 1010	1	1	src2	src1	010	dest	111 1011	cv.cplxmul.i.div2 rD, rs1, rs2
0 1010	1	1	src2	src1	100	dest	111 1011	cv.cplxmul.i.div4 rD, rs1, rs2
0 1010	1	1	src2	src1	110	dest	111 1011	cv.cplxmul.i.div8 rD, rs1, rs2
0 1011	1	0	00000	src1	000	dest	111 1011	cv.cplxconj rD, rs1
0 1100	1	0	src2	src1	000	dest	111 1011	cv.subrotmj rD, rs1, rs2
0 1100	1	0	src2	src1	010	dest	111 1011	cv.subrotmj.div2 rD, rs1, rs2
0 1100	1	0	src2	src1	100	dest	111 1011	cv.subrotmj.div4 rD, rs1, rs2
0 1100	1	0	src2	src1	110	dest	111 1011	cv.subrotmj.div8 rD, rs1, rs2
0 1101	1	0	src2	src1	010	dest	111 1011	cv.add.div2 rD, rs1, rs2
0 1101	1	0	src2	src1	100	dest	111 1011	cv.add.div4 rD, rs1, rs2
0 1101	1	0	src2	src1	110	dest	111 1011	cv.add.div8 rD, rs1, rs2
0 1110	1	0	src2	src1	010	dest	111 1011	cv.sub.div2 rD, rs1, rs2
0 1110	1	0	src2	src1	100	dest	111 1011	cv.sub.div4 rD, rs1, rs2
0 1110	1	0	src2	src1	110	dest	111 1011	cv.sub.div8 rD, rs1, rs2

#### **CORE VERSIONS AND RTL FREEZE RULES**

The CV32E40P is defined by the marchid and mimpid tuple. The tuple identify which sets of parameters have been verified by OpenHW Group, and once RTL Freeze is achieved, no further non-logically equivalent changes are allowed on that set of parameters.

The RTL Freeze version of the core is indentified by a GitHub tag with the format  $cv32e40p\_vMAJOR.MINOR.PATCH$  (e.g.  $cv32e40p\_v1.0.0$ ). In addition, the release date is reported in the documentation.

# 18.1 What happens after RTL Freeze?

#### 18.1.1 RTL changes on verified parameters

Minor changes to the RTL on a frozen parameter set (e.g., nicer RTL code, clearer RTL code, etc) are allowed if, and only if, they are logically equivalent to the frozen (tagged) version of the core. This is guaranteed by a CI flow that checks that pull requests are logically equivalent to a specific tag of the core as explained here. For example, suppose we re-write "better" a portion of the ALU that affects the frozen set of parameters of the version cv32e40p\_v1.0.0, for instance, the adder. In that case, the proposed changes are compared with the code based on cv32e40p\_v1.0.0, and if they are logically equivalent, they are accepted. Otherwise, they are rejected. See below for more case scenarios.

#### 18.1.2 A bug is found

If a bug is found that affect the already frozen parameter set, the RTL changes required to fix such bug are non-logically equivalent by definition. Therefore, the RTL changes are applied only on a different mimpid value and the bug and the fix must be documented. These changes are visible by software as the mimpid has a different value. Every bug or set of bugs found must be followed by another RTL Freeze release and a new GitHub tag.

#### 18.1.3 RTL changes on non-verified yet parameters

If changes affecting the core on a non-frozen parameter set are required, as for example, to fix bugs found in the communication to the FPU (e.g., affecting the core only if FPU=1), or to change the ISA Extensions decoding of PULP instructions (e.g., affecting the core only if PULP\_XPULP=1), then such changes must remain logically equivalent for the already frozen set of parameters (except for the required mimpid update), and they must be applied on a different mimpid value. They can be non-logically equivalent to a non-frozen set of parameters. These changes are visible by software as the mimpid has a different value. Once the new set of parameters is verified and achieved the sign-off for RTL freeze, a new GitHub tag and version of the core is released.

#### 18.1.4 PPA optimizations and new features

Non-logically equivalent PPA optimizations and new features are not allowed on a given set of RTL frozen parameters (e.g., a faster divider). If PPA optimizations are logically-equivalent instead, they can be applied without changing the mimpid value (as such changes are not visible in software). However, a new GitHub tag should be release and changes documented.

Figure 18.1 shows the aforementioned rules.




Figure 18.1: Versions control of CV32E40P

# 18.2 Non-backward compatibility

For cv32e40p\_v2.0.0, some modifications have been done on cv32e40p\_top and cv32e40p\_core parameters names.

It is worth mentioning that if the core in its v1 version was/is instantiated without parameters setting, backward compatibility is still correct as all parameters default values are set to v1 values.

#### 18.2.1 Parameters

As RTL has been updated to fully support ratified RISC-V Zfinx, old PULP\_ZFINX parameter has been renamed ZFINX in all design and verification files.

To differentiate v1 to v2 encoding of PULP instructions, old PULP\_XPULP and PULP\_CLUSTER parameters have been renamed COREV\_PULP and COREV\_CLUSTER in all design and verification files.

To easily change FPU instructions latencies, 2 new parameters have been added, FPU\_ADDMUL\_LAT for Addition/Multiplication lane and FPU\_OTHERS\_LAT for the other instructions (move, conversion, comparison...).

## 18.3 Released core versions

The verified parameter sets of the core, their implementation version, GitHub tags, and dates are reported here.

#### 18.3.1 cv32e40p\_v1.0.0

Git Tag	Tagged By	Date	Reason for Release	Comment
cv32e40p_v1.0.0	Arjan Bink	2020-12-10	RTL Freeze	

For this release mimpid value is fixed and is equal to 0.

It refers to the CV32E40P core verified with the following parameters:

Name	Value
FPU	0
PULP_ZFINX	0
PULP_XPULP	0
PULP_CLUSTER	0
NUM_MHPMCOUNTERS	1

The list of open (waived) issues at the time of applying the cv32e40p\_v1.0.0 tag can be found at:

- https://github.com/openhwgroup/programs/blob/7a72508c90484a7835590a97038eb9dd53bd8c32/milestones/CV32E40P/RTL\_Freeze\_v1.0.0/Design\_openissues.md
- https://github.com/openhwgroup/programs/blob/7a72508c90484a7835590a97038eb9dd53bd8c32/milestones/ CV32E40P/RTL\_Freeze\_v1.0.0/Verification\_openissues.md
- $\bullet \ https://github.com/openhwgroup/programs/blob/7a72508c90484a7835590a97038eb9dd53bd8c32/milestones/CV32E40P/RTL\_Freeze\_v1.0.0/Documentation\_openissues.md$

#### 18.3.2 cv32e40p\_v2.0.0

Git Tag	Tagged By	Date	Reason for Release	Comment
cv32e40p_v2.0.0			RTL Freeze	

For this release mimpid value is depending of parameters value.

#### mimpid = 0

When parameters are set with the exact same values than for cv32e40p\_v1.0.0 release then mimpid value is equal to 0.

Name	Value
FPU	0
ZFINX	0
COREV_PULP	0
COREV_CLUSTER	0
NUM MHPMCOUNTERS	1

#### mimpid = 1

When one parameter is set with a different value than for  $cv32e40p\_v1.0.0$  release then mimpid value is equal to 1.

This means either FPU, ZFINX, COREV\_PULP or COREV\_CLUSTER is set to 1. Or  $NUM\_MHPMCOUNTERS$  is set to a value greater than 1.

#### **CHAPTER**

#### **NINETEEN**

#### **GLOSSARY**

- ALU: Arithmetic/Logic Unit
- ASIC: Application-Specific Integrated Circuit
- Byte: 8-bit data item
- CPU: Central Processing Unit, processor
- CSR: Control and Status Register
- **Custom extension**: Non-Standard extension to the RISC-V base instruction set (RISC-V Instruction Set Manual, Volume I: User-Level ISA)
- EX: Instruction Execute
- FPGA: Field Programmable Gate Array
- FPU: Floating Point Unit
- Halfword: 16-bit data item
- Halfword aligned address: An address is halfword aligned if it is divisible by 2
- ID: Instruction Decode
- **IF**: Instruction Fetch (*Instruction Fetch*)
- ISA: Instruction Set Architecture
- **KGE**: kilo gate equivalents (NAND2)
- LSU: Load Store Unit (Load-Store-Unit (LSU))
- M-Mode: Machine Mode (RISC-V Instruction Set Manual, Volume II: Privileged Architecture)
- OBI: Open Bus Interface
- PC: Program Counter
- PULP platform: Parallel Ultra Low Power Platform (<a href="https://pulp-platform.org">https://pulp-platform.org</a>)
- RV32C: RISC-V Compressed (C extension)
- **RV32F**: RISC-V Floating Point (F extension)
- SIMD: Single Instruction/Multiple Data
- **Standard extension**: Standard extension to the RISC-V base instruction set (RISC-V Instruction Set Manual, Volume I: User-Level ISA)
- WARL: Write Any Values, Reads Legal Values
- WB: Write Back of instruction results

#### CV32E40P User Manual

- WLRL: Write/Read Only Legal Values
- Word: 32-bit data item
- Word aligned address: An address is word aligned if it is divisible by 4
- WPRI: Reserved Writes Preserve Values, Reads Ignore Values