

OpenHW Group

Proven Processor IP

UVM Agents in CORE-V-VERIF

Mike Thompson

mike@openhwgroup.org



Objectives



- These slides are one of a set of presentations designed to provided an overview of the CORE-V-VERIF SV/UVM environment:
 - Understanding the ENV architecture.

 - Writing and Running Testcases
- Goals of these presentations:
 - Communicate the current state of CORE-V-VERIF.
 - Create consensus around standardized specifications, architecture and implementation of UVM Agents used in CORE-V-VERIF.
 - Ultimately this should lead to written coding standards.



Credits



- Thanks to the following members of the OpenHW Group for their significant contributions to this effort:
 - Steve Richmond, Silicon Labs
 - David Poulin, Datum Technology Corporation





UVM Agents in CORE-V-VERIF



UVM Agents in CORE-V-VERIF



- Starting in late 2021, new Agents in CORE-V-VERIF should be generated from a set of code templates:
 - This is not (yet) a strictly enforced rule.
- An objective of this presentation is to communicate the structure of these templates.
- Value of templating:
 - Create a common "developer experience".
 - Adherence to CORE-V-VERIF coding guidelines:
 - In GitHub at core-v-verif/docs/CodingStyleGuidelines.md



Use of the Templates




- On GitHub: Datum-Technology-Corporation/mio_ip_base
 - A set of UVM code generators from the *Moore.io* IP project.
- Easiest way to use this is with the new-agent Make target:
 - \$ cd \$CORE-V-VERIF/cv32e40p/sim/uvmt
 - \$ make new-agent
 - You will be prompted for agent-name, etc.
 - A compilable shell of for agent_name will be generated in \$CORE-V-VERIF/lib/uvm_agents/uvma_<agent_name>
 - Includes example instantiation and sequence
 - Grep for TODO to find points where agent-specific code must be added.







- Recognizable UVM Agent:
 - Compiles "out-of-the box" (does not do anything).
- Unique features:
 - Context object.
 - Driver and Monitor use interface modports (these modports must be implemented by the SV Interface).
- Common structure:
 - Can lead to lots of unimplemented classes (e.g. loggers)





Example Agent: UVMA_OBI_MEMORY



- This Agent will be used as a working example throughout this presentation.
- The UVMA_OBI_MEMORY agent was developed as a replacement for the "mm ram" SystemVerilog module used by CV32E40P:
 - Improves re-use across projects.
 - Improved control and randomization of OBI cycle timing.
 - Added support for OBI v1.2.
 - Easy to add new virtual peripherals.
 - Currently used by CV32E40P, CV32E40X and CV32E40S and planned to be used by CV32E20.
- If you understand the architecture and implementation of obi_mem_agt, you'll
 understand much about the architecture and implementation of core-v-verif.



UVMA_OBI_MEMORY File Structure



```
ib/uvm_agents/uvma_obi memory
  docs
  examples
  README.md
      COMDS
      uvma obi memory 1p2 assert.sv
      uvma obi memory assert.sv
      uvma obi memory constants.sv
      uvma obi memory if chkr.sv
      uvma obi memory if.sv
      uvma obi memory macros.sv
      uvma_obi_memory pkg.flist
      uvma obi memory pkg.flist.xsim
      uvma obi memory pkg.sv
      uvma obi memory tdefs.sv
```

- Structure of the uvma_obi_memory was generated using a template:
 - Template is intended to be fully generic and is based on the structure of agents in the UVM library.
 - ip.yml directory has been depreciated.
 - Code structure under src directory:
 - src/comps: environment "components" (e.g. agent, driver)
 - src/obj: component objects (e.g. cfg)
 - src/seq: sequence library for the agent
 - uvm_*.sv: pkg files, tdefs, macros, etc.
 - Directory structure is captured in the README.md
 - Implementation details should be added by Contributor.





CORE-V

- Two files in the src directory define the Agent in a way that makes it easy to add to the environment:
 - src/uvma_<name>_pkg.flist:
 The FLIST is the manifest for the package.
 - src/uvma_<name>_pkg.sv: ______
 The package file `includes all the required sources for the package.

```
// Directories
+incdir+${DV_UVMA_OBI_MEMORY_PATH}/src
+incdir+${DV_UVMA_OBI_MEMORY_PATH}/src/comps
+incdir+${DV_UVMA_OBI_MEMORY_PATH}/src/obj
+incdir+${DV_UVMA_OBI_MEMORY_PATH}/src/seq
// Files
${DV_UVMA_OBI_MEMORY_PATH}/src/uvma_obi_memory_pkg.sv
```

```
nclude "uvma obi memorv macros.sv"
include "uvma obi memory if.sv"
include "uvma obi memory assert.sv"
package uvma obi memory pkg;
 import uvm pkg
  `include "uvma obi memory constants.sv"
  include "uvma obi memory tdefs.sv"
  include "uvma obi memory cfg.sv"
  include "uvma obi memory cntxt.sv"
  include "uvma obi memory mon trn.sv"
  `include "uvma obi memory base seq item.sv"
  `include "uvma obi memory mstr seg item.sv"
  include "uvma obi memory slv seq item.sv"
  `include "uvma obi memory agent.sv"
  `include "uvma obi memory mon.sv'
  include "uvma obi memory sgr.sv"
  include "uvma obi memory seq item logger.sv"
  `include "uvma obi memory seg lib.sv"
 dpackage : uvma obi memory pkg
```



Adding Agent to your ENV

Define shell variable to point to the agent in mk/uvmt/uvmt.mk

Add Agent manifest to TB manifest:
 e.g.: cv32e40x/tb/uvmt/uvmt_cv32e40x.flist

```
CORE-V
```

```
= $(CORE V VERIF)/$(CV CORE LC)/tb/uvmt
                               = $(CORE V VERIF)/$(CV CORE LC)/env/uvme
                               = $(CORE V VERIF)/lib/uvm libs/uvml hrtbt
cport DV UVML HRTBT PATH
                              = $(CORE V VERIF)/lib/uvm agents/uvma core cntrl
                               = $(CORE V VERIF)/lib/uvm agents/uvma isacov
xport DV UVMA RVFI PATH
                               = $(CORE V VERIF)/lib/uvm agents/uvma rvfi
                               = $(CORE V VERIF)/lib/uvm agents/uvma rvvi
     DV UVMA RVVI OVPSIM PATH = $(CORE V VERIF)/lib/uvm agents/uvma rvvi ovpsim
xport DV UVMA CLKNRST PATH
                               = $(CORE V VERIF)/lib/uvm agents/uvma clknrst
                               = $(CORE V VERIF)/lib/uvm agents/uvma interrupt
port DV UVMA DEBUG PATH
                               = $(CORE V VERIF)/lib/uvm agents/uvma debug
xport DV UVMA OBI MEMORY PATH
                              = $(CORE V VERIF)/lib/uvm agents/uvma obi memory
xport DV UVMA FENCEI PATH
                               = $(CORE V VERIF)/lib/uvm agents/uvma fencei
                               = $(CORE V VERIF)/lib/uvm libs/uvml trn
xport DV UVML TRN PATH
xport DV UVML LOGS PATH
                               = $(CORE V VERIF)/lib/uvm libs/uvml logs
export DV UVML SB PATH
                               = $(CORE V VERIF)/lib/uvm libs/uvml sb
coort DV UVML MEM PATH
                               = $(CORE V VERIF)/lib/uvm libs/uvml mem
```

```
// Agents
-f ${DV UVMA CORE CNTRL PATH}/uvma core cntrl pkg.flis
-f ${DV UVMA OBI MEMORY PATH}/src/uvma obi memory pkg
-f ${DV UVMA RVFI PATH}/uvma rvfi pkg.flist
-f ${DV UVMA RVVI PATH}/uvma rvvi pkg.flist
-f ${DV UVMA ISACOV PATH}/uvma isacov pkg.flist
-f ${DV UVMA CLKNRST PATH}/uvma clknrst pkg.flist
-f ${DV UVMA INTERRUPT PATH}/uvma interrupt pkg.flist
-f ${DV UVMA DEBUG PATH}/uvma debug pkg.flist
-f ${DV UVMA RVVI OVPSIM PATH}/uvma rvvi ovpsim pkg.f
```



Architecture of a UVM Agent in core-v-verif



- In core-v-verif, agents are recognizable UVM Agents with some unique implementation details:
 - Structure is driven by templated code generation:
 - Lots of "boilerplate" code.
 - Agents are "as dumb as possible":
 - Intelligence is in (virtual) sequences.
 - Maximizes reuse potential of Agents.
 - Agents have both a <u>configuration</u> and a <u>context</u> data member:
 - Cfg is familiar to most UVM developers.
 - Cntxt contains VIFs and all state variables of agent, important for reset and sequences.



External Dependencies



- SystemVerilog Interfaces:
 - Each Interface used by a CORE-V-VERIF Agent is assumed to support modports for specific uses:
 - mstr_mp: used by Driver to drive request transactions onto the bus.
 - slv_mp: used by Driver to fetch response transactions off the bus.
 - monitor_mp: used by Monitor to record all transactions on the bus.
- Sequence Items:
 - Distinct uvm_sequence_item for request and response transactions.




OBI_MEMORY_AGENT in CV32E40X ENV



- Two instances of obi_memory_agent:
 - Instruction bus (read only)
 - Data bus (read/write)
- Agent Context has OBI VIF member which is set() in the test bench and get() in the agent.
- Environment context members:
 - VIFs for debug, interrupt and status.
 - Sparse memory model for all memory segments (instruction, data, debug, etc.)
- As much as is practical, operation of agents is determined by sequences.
 - Agents are "as dumb as possible".







UVM Agent Implementation Details



Template-Driven Implementation



- https://github.com/Datum-Technology-Corporation/mio_ip_base
 - A set of XML templates for UVM components.
 - Eclipse-based SystemVerilog code generator.
- UVMA_OBI_MEMORY will be used as a working example of the code generated from these templates.



Sequence Items



- A UVM Agent processes and generates uvm_sequence_items:
 - An Agent is useless without these, so code them first!
- The template-generated sequence items are mostly empty:
 - Sequence items are very specific to the Agent that uses them.
- Coding Guideline: code a unique sequence item for each of a Request or a Response transaction.
- Sequence items will be in lib/uvm_agent/uvma_<agt_name>/src/seq.



uvma_obi_memory_agent.sv



- Templated implementation:
 - Members are objects, components, analysis ports.
 - Methods to implement typical run-flow.
- Templated code allows for standardized naming conventions.
- To implement your Agent:
 - Create the sequence items.
 - Implement the predefined methods in the agent class.
 - Implement required virtual sequences.



```
class uvma obi memory agent c extends uvm agent;
  uvma obi memory cfg c
  uvma obi memory cntxt c cntxt;
  uvma obi memory drv c
                                      driver;
  uvma obi memory mon c
                                      monitor;
  uvma obi memory sqr c
                                      sequencer;
  uvma obi memory cov model c
                                      cov model:
  uvma obi memory seg item logger c
                                     seq item logger;
  uvma obi memory mon trn logger c
                                     mon trn logger;
  uvm analysis port#(uvma obi memory mstr seq item c) drv mstr ap;
  uvm analysis port#(uvma obi memory slv seq item c )
                                                        drv slv ap ;
  uvm analysis port#(uvma obi memory mon trn c
                                                        mon ap
   `uvm component utils begin(uvma obi memory agent c)
      `uvm field object(cfg , UVM DEFAULT)
      `uvm field object(cntxt, UVM DEFAULT)
   `uvm component utils end
  extern function new(string name="uvma obi memory agent", uvm component parent=null)
  extern virtual function void build phase(uvm phase phase);
  extern virtual function void connect phase(uvm phase phase);
  extern function void get and set cfg();
  extern function void get and set cntxt();
  extern function void retrieve vif();
  extern function void create components();
  extern function void connect sequencer and driver();
  extern function void connect rsp path();
  extern function void connect analysis ports();
  extern function void connect cov model():
  extern function void connect trn loggers();
endclass : uvma obi memory agent c
```

Configuration



- As you would expect, cfg and cntxt objects are Agent-specific:
 - Templates are mostly a shell with boiler-plate code for "typical" members (e.g. enabled) and soft constraints for their values.
- Cfg for uvma_obi_memory is quite complex with random members for OBI version, field widths, latencies and error injection:
 - Also requires associated constraints and control methods.



Agent Context



- The cntxt is a novel approach for encapsulation:
 - The cfg object is "Agent specific".
 - The cntxt object is "Environment specific".
- A common member of an Agent's cntxt is a handle to a RAL model.
 - Note: we do not use the RAL in core-v-verif.
- uvma_obi_memory cntxt has members for these environment specific items:
 - Virtual Interface for an OBI bus
 - Core memory handle
 - Reset state (pre-reset, in-reset, post-reset)



Driver and Monitor



- The driver and monitor components of an Agent do the "grunt" work:
 - Guideline: keep these components as stupid as possible.
- As you would expect, most of this code is human-generated:
 - Template provides a framework for responding to the run-flow, but little else.
- Heads Up! There are no virtual interfaces in these components:
 - The VIFs are members of the Context object.



Run Flow



- The driver and monitor templates support members and methods for generic handling of reset:
 - Can be used to implement middle-of-simulation reset scenarios.
 - Most of the real work of a driver/monitor happens in post_reset().

```
task uvma obi memory drv c::run phase(uvm phase phase);
  super.run phase(phase);
  if (cfg.enabled && cfg.is active) begin
     fork
         begin : chan a
            forever begin
               drv slv gnt();
         end
         begin : chan r
            forever begin
               case (cntxt.reset state)
                  UVMA OBI MEMORY RESET STATE PRE RESET : drv pre reset
                  UVMA OBI MEMORY RESET STATE IN RESET : drv in reset
                  UVMA OBI MEMORY RESET STATE POST RESET: drv post reset();
                 default: `uvm fatal("OBI MEMORY DRV", $sformatf("Invalid reset state: %0d", cntxt.reset state))
               endcase
            end
        end
      join none
endtask : run phase
```



Interfaces, Clocking Blocks and Modports



- The templates for the driver and monitor assume the existence of specifically named modports:
 - See "Structure of a UVM Agent" slide in this document.
- The template will generate a shell with all of these clocking blocks and modport predefined:
 - The implementation is still human generated.
 - Once you've seen one, you've seen 'em all.



Sequences and Virtual Sequences



- The "real work" of the Agent is controlled by one or more virtual sequences.
- Agent-specific sequences are optional:
 - Filename will begin with uvma_
 - Location will be in lib/uvm_agent/uvma<agt_name>/src/seq.

- These are properties of the Environment, not the Agent:
 - Filename will begin with uvme_
 - Location will be in <core_name>/env/uvme/vseq.



UVMA_OBI_MEMORY Seqs and VSeqs



- The obi_memory agent has a set of base sequence_items and sequences.
 - These should be used as the base class for your sequence_items and/or sequences.
 - Need a new one? Create a pull-request!
- The above are used as the base of the various sequences used in the CV32E40 environments:
 - Firmware preload
 - Memory slave
 - Virtual Peripherals.
- Note that memory master sequences exist, but have not been tested.
 - CV32E40* cores are bus masters, not slaves.

```
uvma obi memory/
bin/
docs/
examples/
src/
  comps/
  obi/
  seq/
     uvma obi memory base seq.sv
     uvma obi memory base seg item.sv
     uvma obi memory fw preload seq.sv
     uvma obi memory mstr base seq.sv
     uvma obi memory mstr seq item.sv
     uvma obi memory seq lib.sv
     uvma obi memory slv base seq.sv
     uvma obi memory slv seq.sv
     uvma obi memory slv seq item.sv
     uvma obi memory storage slv seg.sv
     uvma obi memory vp base seq.sv
     uvma obi memory vp cycle counter seq.sv
     uvma obi memory vp debug control seq.sv
     uvma obi memory vp directed slv resp seq.sv
     uvma obi memory vp interrupt timer seq.sv
     uvma obi memory vp rand num seq.sv
     uvma obi memory vp sig writer seq.sv
     uvma obi memory vp virtual printer seq.sv
```







- Templates include a shell for both transaction and sequence item logging to stdout.
 - Not required leave them alone if you don't want a logger.
- Implementing a custom logger is trivial:
 - Implement the write function in uvma_<your_agent>_mon_trn.sv
 - write is empty by default.

```
virtual function void write(uvma obi memory mon trn c t);
  string format header str lpl = "%15s | %6s | %2s | %8s | %4s | %8s";
  string format header str 1p2 = "%15s | %6s | %2s | %8s | %4s | %8s | %2s | %2s
  string log msg;
  log msg = $sformatf("%15s | %6s | %2s | %08x | %1x | %8s",
                       $sformatf("%t", $time),
                       cfg.mon logger name,
                       t.access type == UVMA OBI MEMORY ACCESS READ ? "R" : "W",
                       t.get data str());
  if (cfg.version == UVMA OBI MEMORY VERSION 1P2) begin
     log msg = $sformatf("%s | %2x | %1x | %2x | %3s",
                          t.prot
                          t.atop
                          t.err ? "ERR" : "OK");
     if (cfg.auser width > 0)
        log msg = $sformatf("%s
                                       %1x", log msg, t.auser);
     if (cfg.wuser width > 0)
        log msg = $sformatf("%s |
                                       %1x", log msg, t.wuser);
     if (cfg.ruser width > 0)
        log msg = $sformatf("%s |
                                       %1x", log msg, t.ruser);
  fwrite(log msg);
```





Working with UVM Agents in CORE-V-VERIF



UVM Basics



 The following slides assume you are at least somewhat familiar with the structure of a UVM environment.

- In particular, you should know:
 - A p_sequencer is a pointer to a sequencer (exists if you have registered the sequence to the sequencer).
 - The 'uvm do() macros will run a sequence on a sequencer.



Naming Nomenclature in CORE-V-VERIF



- In CORE-V-VERIF we like long file and class names. :-)
- File and Class names should match:
 - Class name has a "_c" suffix.
- Files with a "uvma_" prefix are UVM Agents:
 - Found in core-v-verif/lib/uvm_agents
 - Should *not* be core-specific.
- Files with a "uvme_<core>_" prefix are core-specific UVM environment components:
 - Found in core-v-verif/<core>/env/uvme
 - Typically core-specific sequences, agents, etc.



The view from the top: uvm_test

- All testcases extend from uvm_test:
 - In the CV32E40X, almost all testing is handled by one UVM test: uvmt_cv32e40x_firmware_test_c, which extends from uvmt_cv32e40x_base_test_c.
 - The base test has a "vsequencer" member of type uvme_cv32e40x_vsqr_c.
 - Like most component objects in core-v-verif, the vsequencer has a configuration (cfg) and context (cntxt) members.
 - The most interesting members of the vsequencer are the handles to all the Agent sequencers.
- The testcase's sequencers are the key to the UVM environment's behaviour.



```
uvm_test

uvmt_cv32e40x_base_test_c

uvmt_cv32e40x_firmware_test_c
```

```
class uvme_cv32e40x_vsqr_c extends uvm_sequencer#(
    .REQ(uvm_sequence_item),
    .RSP(uvm_sequence_item)
;

// Objects
uvme_cv32e40x_cfg_c cfg;
uvme_cv32e40x_cntxt_c cntxt;

// Sequencer handles
uvma_clknrst_sqr_c clknrst_sequencer;
uvma_interrupt_sqr_c interrupt_sequencer;
uvma_debug_sqr_c debug_sequencer;
uvma_obi_memory_sqr_c obi_memory_instr_sequencer;
uvma_obi_memory_sqr_c obi_memory_data_sequencer;
```



The Simplest Example: clknrst



- In core-v-verif, the clknrst Agent is used to generate clock and reset.
- The key to understanding an Agent is to understand the sequence_item it works with:
 - An Agent's driver maps sequence_items onto the wire protocol of a bus.
 - An Agent's monitor maps the wire protocol onto a sequence_item.
- The uvma_clknrst_seq_item_c sequence_item used by the clknrst Agent has four random members:
 - action: start_clk, stop_clk, assert_reset, restart_clk
 - initial_value: 0, 1 or X
 - clk_period
 - rst_deassert_period

- We can create a library of clknrst sequences, comprised of one or more sequence_items.
 - A UVM testcase applies these sequences to the agent's sequencer.







In CV32E40X, the base test (uvmt_cv32e40x_base_test_c) starts
the clock and reset using the poorly named reset_vseq:

```
task uvmt_cv32e40x_base_test_c::reset_phase(uvm_phase phase);
super.reset_phase(phase);
phase.raise_objection(this);
env_cntxt.core_cntrl_cntxt.core_cntrl_vif.load_instr_mem = 1'bX; // Using 'X to signal uvmt_cv32e40x_dut
    `uvm_info("BASE_TEST", $sformatf("Starting reset virtual sequence:\n%s", reset_vseq.sprint()), UVM_NONE)
    reset_vseq.start(vsequencer);
    uvm_info("BASE_TEST", $sformatf("Finished reset virtual sequence:\n%s", reset_vseq.sprint()), UVM_NONE)
    phase.drop_objection(this);
endtask : reset_phase
```



uvme_cv32e40x_reset_vseq_c



 This is a terrible name for the vseq because it actually executes a reset and then starts the clock:

```
task uvme cv32e40x reset vseq c::body();
  uvma clknrst seq item c clk start req;
  uvma clknrst seq item c reset assrt req;
  cntxt.clknrst cntxt.vif.clk = 0;
   `uvm info("RST VSEQ", $sformatf("Asserting reset for %Ot", (rst deassert period * 1ps)), UVM LOW)
   `uvm do on with(reset assrt reg, p sequencer.clknrst sequencer, {
                         == UVMA CLKNRST SEO ITEM ACTION ASSERT RESET;
                         == UVMA CLKNRST SEQ ITEM INITIAL VALUE 1
     initial value
     rst deassert period == local::rst deassert period;
   `uvm info("RST VSEQ", $sformatf("Done reset, waiting %0t for DUT to stabilize", (post rst wait * lps)), UVM LOW)
   #(post rst wait * 1ps);
   `uvm info("RST VSEQ", $sformatf("Starting clock with period of %0t", (cfg.sys clk period * 1ps)), UVM LOW)
   `uvm do on with(clk start req, p sequencer.clknrst sequencer, {
                   == UVMA CLKNRST SEQ ITEM ACTION START CLK;
     initial value == UVMA CLKNRST SEQ ITEM INITIAL VALUE 0;
     clk period == cfg.sys clk period;
endtask : body
```

Look at uvma_clknrst_drv_c::drv_req() to see how the driver turns a sequence item into clock and reset signalling.



A Complex Example: obi_memory_agent



Run-time configuration

- OBI: Open Bus Interface. An AMBA-like bus protocol.
- The CV32E40 cores support a read-only OBI for instruction fetch and a separate read-write OBI for load/store memories.
 - CV32E40P uses version 1.0 of the OBI spec.
 - CV32E40X and E40S use version 1.2




OBI_MEMORY_AGENT in CV32E40X ENV



- Two instances of obi_memory_agent:
 - Instruction bus (read only)
 - Data bus (read/write)
- Agent Context has OBI VIF member which is set() in the test bench and get() in the agent.
- Environment context members:
 - VIFs for debug, interrupt and status.
 - Sparse memory model for all memory segments (instruction, data, debug, etc.)
- As much as is practical, operation of agents is determined by sequences.
 - Agents are "as dumb as possible".









- Two identical instances of the agent.
- Agent does not "know" how it will be used:
 - This intelligence is in the run-time configuration and sequences.

```
class uvme cv32e40x env c extends uvm env;
   uvme cv32e40x cfg c
                          cfq;
   uvme cv32e40x cntxt c cntxt;
   uvme cv32e40x cov model c cov model;
   uvme cv32e40x prd c
                              predictor;
   uvme cv32e40x sb c
                              sb;
   uvme cv32e40x core sb c
                              core sb;
   uvme cv32e40x buserr sb c
                              buserr sb;
   uvme cv32e40x vsqr c
                              vsequencer;
   uvma cv32e40x core cntrl agent c core cntrl agent;
   uvma isacov agent c#(ILEN, XLEN)
                                    isacov agent;
   uvma clknrst agent c
                                     clknrst agent;
   uvma interrupt agent c
                                     interrupt agent;
   uvma debug agent c
                                     debug agent
                                     obi memory instr agent;
   uvma obi memory agent c
   uvma obi memory agent c
                                     obi memory data agent
   uvma rvii agent c#(ILEN,XLEN)
                                    rvfi agent;
   uvma rvvi agent c#(ILEN,XLEN)
                                     rvvi agent;
   uvma fencei agent c
                                     fencei agent;
   uvma pma agent c#(ILEN,XLEN)
                                     pma agent;
```



Common Memory for I & D



 The Environment has a global context which contains a sparse memory model.

```
function void uvme cv32e40x env c:(build phase(uvm phase phase);
  super.build phase(phase);
  void'(uvm config db#(uvme cv32e40x cfg c)::get(this, "", "cfg", cfg));
  if (!cfg) begin
      uvm fatal("CFG", "Configuration handle is null")
   end
  else begin
      'uvm info("CFG", $sformatf("Found configuration handle:\n%s", cfg.sprint()), UVM DEBUG)
   end
  if (cfg.enabled) begin
     void'(uvm config db#(uvme cv32e40x cntxt c)::get(this, "", "cntxt", cntxt));
     if (!cntxt) begin
         'uvm info("CNTXT", "Context handle is null; creating.", UVM DEBUG)
        cntxt = uvme cv32e40x cntxt c::type id::create("cntxt");
     cntxt.obi memory instr cntxt.mem = cntxt.mem;
      cntxt.obi memory data cntxt.mem = cntxt.mem;
```







- The instr_agent runs both a "fw_preload" and a "instr_slv" sequence.
- The data_agent runs a "data_slv_seq" that support memory reads and writes.

```
task uvme cv32e40x env c::run phase(uvm phase phase);
  uvma obi memory fw preload seg c fw preload seg;
  uvma obi memory slv seg c
                                    instr slv seq;
  uvma obi memory slv seg c
                                   data slv seq;
  if (cfg.is active) begin
        begin : spawn obi instr fw preload thread
           fw preload seq = uvma obi memory fw preload seq c::type id::create("fw preload seq"
           void'(fw preload seg.randomize());
           fw preload seq.start(obi memory instr agent.sequencer);
        begin : obi instr slv thread
           instr slv seq = uvma obi memory slv seq c::type id::create("instr slv seq");
           void'(instr slv seq.randomize());
           instr slv seq.start(obi memory instr agent.sequencer);
        begin : obi data slv thread
           data slv seq = uvma obi memory slv seq c::type id::create("data slv seq");
           install vp register seqs(data slv seq);
           void'(data slv seg.randomize());
           data slv seq.start(obi memory data agent.sequencer);
        end
      join none
endtask : run phase
```







 fw_preload_seq simply reads the pre-compiled fixware (hex file) into the environment's context memory.

```
task uvma_obi_memory_fw_preload_seq_c::body();
   if ($value$plusargs("firmware=%s", fw_file_path)) begin
      cntxt.mem.readmemh(fw_file_path);
   end
endtask : body
```

- slv_seq is a little more complex:
 - spawn_vp_sequences();
 - Fetch and process sequence_items from the Agent's monitor.
 - do_response() is a local method which checks for bus errors and then performs memory read/write operation.



Registering the Virtual Peripherals



- Recall uvme_cv32e40x_env_c::install_vp_register_seqs() from two slides ago...
- This method "registers" each Virtual Peripheral's sequence with the data_slv_seq:
 - Simple checks for casting and sanity.
 - Sets start address.
 - Pushes the sequence onto a queue.
- This sets up spawn_vp_sequences() to iterate over the queue of registered sequences, starting each one.



register_vp_vseq()



 Below is a simplified implementation of uvma_obi_memory_slv_seq_c::register_vp_vseq().

```
function uvma obi memory vp base seq c uvma obi memory slv seq c::register vp vseq(string name,
                                                                                   bit[31:0] start address,
                                                                                   uvm object wrapper seq type);
  uvma obi memory vp base seq c vp seq;
  if (!$cast(vp seq, seq type.create object(name))) begin
      `uvm fatal("OBIVPVSEQ", $sformatf("Could not cast seq type of type name: %s to a uvma obi memory vp base seq c type"
                                       seq type.get type name()))
  end
  vp seq.start address = start address;
  vp seq q.push back(vp seq);
  return vp seq;
endfunction : register vp vseq
```



spawn_vp_sequences()



 uvma_obi_memory_slv_seq_c::spawn_vp_sequences() iterates over the queue of registered sequences, starting each one.



Implementing a Virtual Peripheral



- uvma_obi_memory has a library of virtual peripherals implemented as virtual sequences.
- Any of these can be registered and run in any environment that uses the obi_memory Agent.

```
uvma obi memory/
bin/
docs/
 examples/
* src/
  comps/
  ▶ obi
  ▼ seq/
     uvma obi memory base seq.sv
      uvma obi memory base seq item.sv
      uvma obi memory fw preload seq.sv
      uvma obi memory mstr base seq.sv
      uvma obi memory mstr seq item.sv
      uvma obi memory seq lib.sv
      uvma obi memory slv base seq.sv
      uvma obi memory slv seq.sv
      uvma obi memory slv seq item.sv
      uvma obi memory storage slv seg.sv
      uvma obi memory vp base seq.sv
      uvma obi memory vp cycle counter seq.sv
      uvma obi memory vp debug control seq.sv
      uvma obi memory vp directed slv resp seq.sv
      uvma obi memory vp interrupt timer seq.sv
      uvma obi memory vp rand num seq.sv
      uvma obi memory vp sig writer seq.sv
      uvma obi memory vp virtual printer seq.sv
```



Implementing a Virtual Peripheral



- To create your own environment-specific Virtual Peripheral for the OBI Agent:
 - The source file should be in core-v-verif/<core>/env/uvme/vseq.
 - Sequence should extend from uvma_obi_memory_vp_base_seq_c.
 - Implement vp_body().

```
task uvme_cv32e40x_vp_fencei_tamper_seq_c::vp_body(uvma_obi_memory_mon_trn_c mon_trn);
uvma_obi_memory_slv_seq_item_c slv_rsp;

`uvm_create(slv_rsp)
slv_rsp.orig_trn = mon_trn;
slv_rsp.err = 1'b0;

if (mon_trn.access_type == UVMA_OBI_MEMORY_ACCESS_WRITE) begin
    case (get_vp_index(mon_trn))
    0: enabled = | mon_trn.data;
    1: addr = mon_trn.data;
    2: data = mon_trn.data;
    endcase
end

add_r_fields(mon_trn, slv_rsp);
slv_rsp.set_sequencer(p_sequencer);
`uvm_send(slv_rsp)
endtask : vp_body
```





Thank You

