

CV32E40* FEATURES AND PARAMETERS

Revision History

Revision	Date	Author	Comment
v1.0_draft00	12/17/2019	A.Bink	<ul style="list-style-type: none">Initial Revision
v1.0_draft01	01/03/2019	A.Bink	<ul style="list-style-type: none">Fixed referencesHW Loop now Tentative (was No) for CV32E40PSIMD now Yes (was TBD) for CV32E40P
v1.0_draft02	01/08/2019	A.Bink	<ul style="list-style-type: none">Made separation between (not yet specified) RISC-V Zfinx and (existing) PULP Zfinx.Changed PULP Zfinx to Tentative (was TBD).Changed Hardware Loop to Optional (was Tentative).Changed Pulp cluster itf to Tentative (was No).Changed CLINT extension to Yes (was TBD).Split original Table 2 content into new Table 2 (CV32E40P only) and Table 3 (CV32E40 only) and added more details on how former RI5CY parameters will be handled.

Table of contents

1	References	5
2	Introduction.....	6
3	Features & parameters.....	7
4	Xpulp extensions	12
4.1	Post-incrementing load & store.....	12
4.2	Hardware loop	12
4.3	Bit manipulation	12
4.4	General ALU operations	13
4.5	Immediate branching instructions	13
4.6	Multiply-Accumulate.....	14
4.7	SIMD (renamed from 'Vectorial' to avoid confusion).....	14

List of tables

Table 1 Proposed Feature List	8
Table 2 Proposed Parameter List for CV32E40P	10
Table 3 Proposed Parameter List for CV32E40	10

1 References

Reference ID	Reference Title	Comment/Location
[RV_UNPRIVILEGED_ISA]	The RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20190608-Base-Ratified	https://riscv.org/specifications/
[RV_PRIVILEGED_ISA]	The RISC-V Instruction Set Manual Volume II: Privileged Architecture. Document Version 20190608-Priv-MSU-Ratified	https://riscv.org/specifications/privileged-isa/
[RV_DEBUG]	RISC-V External Debug Support Version 0.13.2	https://riscv.org/specifications/debug-specification/
[RI5CY_USER_MANUAL]	RI5CY: User Manual. August 2019. Revision 4.1	https://github.com/pulp-platform/riscv/blob/master/doc/user_manual.doc
[RVI]	RISC-V Interface specification	
[CLIC]	RISC-V Core-Local Interrupt Controller (CLIC) Version 0.9-draft-20191208	https://github.com/riscv/riscv-fast-interrupt/blob/master/clic.adoc

2 Introduction

This document describes the proposed (high-level) features and parameters of the CV32E40P and CV32E40 OpenHW RISC-V cores.

The goal of the document is to come to a common understanding of the supported and not-supported features as well as the parameter (combinations) that are required to be verified.

The (initially) **proposed feature and parameter list for CV32E40P is a rather aggressive cut-down when compared to RISCY**. The primary reason for that is to align this CPU (and its verification) with the **OpenHW BHAG, which has a proposed tape-out date of July 2020 (TBD)**.

3 Features & parameters

Table 1 shows the features that are under discussion for CV32E40P and CV32E40. For each feature the following options are possible:

- **Yes**

Feature will be unconditionally implemented and verified (within the BHAG timeframe)

- **No**

Feature will not be implemented. Compiler/assembler will not use the feature.

If the feature is currently a parameter (i.e. on RI5CY), then the parameter either needs to be removed from the top level RTL module or it needs to be made a localparam. Typically the RTL code will however remain as this will aid the design of CV32E40 in the future.

- **Optional**

Feature inclusion depends on a hardware/RTL parameter. **If the feature involves compiler/assembler support, then the compiler/assembler should be configurable (via a command line option) to include/exclude the feature as well.** Optional features are fully verified within the BHAG timeframe (for both inclusion and exclusion of a feature). Note that optional features expand the verification space as normally all option combinations need to be verified.

- **Tentative**

Feature inclusion depends on a hardware/RTL parameter. If the feature involves compiler/assembler support, then the compiler/assembler should be configurable (via a command line option) to include/exclude the feature. Tentative features are considered low priority and are allowed to be partially verified (they are the first features for which verification can be skipped if so demanded by the BHAG schedule). The '0' (i.e. absence) setting of a tentative feature does need to be verified within the BHAG timeframe.

It is the intention that tentative feature will 'migrate' to become optional features after the BHAG timeframe (implying that all allowed parameter settings will become fully verified).

- **TBD**

Not decided yet.

Table 1 Proposed Feature List

Feature	RI5CY	CV32E40P	CV32E40	Documentation
Base instruction set plus standard instruction extensions				
RV32I	Yes	Yes	Yes	RV32I v2.1 ([RV_UNPRIVILEGED_ISA])
Zifencei extension	Yes	Yes	Yes	Zifencei extension v2.0 ([RV_UNPRIVILEGED_ISA])
Zicsr extension	Yes	Yes	Yes	Zicsr extension v2.0 ([RV_UNPRIVILEGED_ISA])
M extension	Yes	Yes	Yes	M extension v2.0 ([RV_UNPRIVILEGED_ISA])
F extension	Optional	Tentative	Optional	F extension v2.2 ([RV_UNPRIVILEGED_ISA])
Zfinx extension ¹⁵	No	No	Optional	Not standardized yet
C extension	Yes	Yes	Yes	C extension v2.0 ([RV_UNPRIVILEGED_ISA])
B extension	No	No	Yes	TBD ([RV_UNPRIVILEGED_ISA])
P extension	No	No	Yes	TBD ([RV_UNPRIVILEGED_ISA])
N extension	No	No	No	Not standardized yet
Counters extension	No	Yes ⁹	Yes ⁹	([RV_UNPRIVILEGED_ISA])
Privileged spec				
User mode	Optional	No	Yes	([RV_PRIVILEGED_ISA])
PMP	Optional ^{1,4}	No	Yes ⁵	
Xpulp instruction extensions				
Post-increment load/store	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
Hardware Loop	Yes	Optional ⁶	No ⁶	[RI5CY_USER_MANUAL]
Bit Manipulation	Yes	Yes	No ⁷	[RI5CY_USER_MANUAL]
General ALU	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
Immediate branching	Yes	Yes	Yes	[RI5CY_USER_MANUAL]
SIMD	Yes	Yes	No ⁸	[RI5CY_USER_MANUAL]
Custom circuitry				
RI5CY performance counters	Yes	No ¹⁰	No ¹⁰	[RI5CY_USER_MANUAL]
Advanced Processing Unit itf	Yes	No	Yes	
128-bit wide Instruction Bus itf	Optional	No	No	
RI5CY interrupt scheme ²	Yes	No	No	
PULP cluster itf	Yes	Tentative	No	
Sleep interface	No	Yes	Yes	https://github.com/pulp-platform/riscv/issues/131
PULP Zfinx ¹⁵	Optional	Tentative	No ¹⁶	
Future extensions				
Stack overflow protection	No	No	Yes	https://github.com/pulp-platform/riscv/issues/183
Interrupts				
CLINT	No	Yes	No	
CLINT extension (MIP2, MIE2)	No	Yes	No	
CLIC	No	No	Yes	Version TBD ([CLIC])
Debug & Trace				
Debug	Yes ¹⁴	Yes ¹⁴	Yes ¹⁴	Version 0.13.2 ([RV_DEBUG])
Trigger module ¹²	No	Yes	Yes	Version 0.13.2 ([RV_DEBUG])
Trace	No	No	Yes	Version TBD ()
RVI-compliant interface¹¹				
RVI Instruction Bus interface	No ³	Yes	Yes	([RVI])
RVI Data Bus interface	No ³	Yes	Yes	([RVI])
¹ In RI5CY the User mode and PMP options are tied together. It should however be possible to have a PMP on a CPU without User mode. ² RI5CY proprietary interrupt scheme including secure interrupt. Proposal is to replace this by standard CLINT or CLIC. ³ RI5CY would be compliant if https://github.com/pulp-platform/riscv/issues/126 , https://github.com/pulp-platform/riscv/issues/127 , https://github.com/pulp-platform/riscv/issues/128 are solved.				

- ⁴ RI5CY PMP does not support MPRV and LOCK.
- ⁵ PMP version is TBD. Support for MPRV and LOCK is TBD.
- ⁶ Hardware Loops increase the interrupt latency. It is not yet clear yet if/how Hardware Looping can work together with trace in the future.
- ⁷ To be replaced by RISC-V standard B extension.
- ⁸ To be replaced by RISC-V standard P extension.
- ⁹ Interface to and configurability of additional hardware performance counters (hpmcounter3(h)-hpmcounter31(h) is TBD.
- ¹⁰ Will be replaced by RISC-V standard counters extension plus TBD interface.
- ¹¹ RVI stands for RISC-V (Bus) Interface. It is an interface with the same pinout as currently used on RI5CY, but with additional rules/constraints to make it a better fit for high-performance implementations and to allow efficient (external) adapters to AMBA protocols.
- ¹² The Trigger module is an optional part of the [RV_DEBUG] specification, but it is essential when debugging code from ROM. Most importantly it provides hardware breakpoint functionality which is considered a must-have.
- ¹³ We are okay with excluding SIMD in order to ease the BHAG related verification schedule.
- ¹⁴ We are proposing to only implement/verify the abstract access and not the (also optional) program buffer.
- ¹⁵ The RISC-V Zfinx extension has not been specified yet. It can therefore not (yet) be judged whether the existing RI5CY implementation is compatible or not. For now the (future) RISC-V and the (current) PULP variant of Zfinx will therefore be assumed to be different features.
- ¹⁶ To be replaced by RISC-V standard Zfinx extension (if this differs at all from PULP Zfinx).

Table 2 and Table 3 show whether specific RTL parameters are present or not. **Note that if a parameter is not included it does not mean that the related feature is not present; it just means that the feature is not optional/tentative.** For example, CV32E40 is proposed to unconditionally include a PMP, so USE_PMP is no longer needed as a parameter.

Table 2 Proposed Parameter List for CV32E40P

Parameter	CV32E40P parameter?	Comment
RI5CY parameter		
N_EXT_PERF_COUNTERS	No (make localparam, value 0)	ext_perf_counters_i will be removed from top level interface (and internally tied to 'b0)
INSTR_RDATA_WIDTH	No (make localparam, value 32)	
PULP_SECURE	No (make localparam, value 0)	User mode never included. sec_lvl_o will be removed from top level interface. irq_seq_i will be removed from top level interface (and internally tied to 'b0).
N_PMP_ENTRIES	No (make localparam, value 16)	
USE_PMP	No (make localparam, value 0)	PMP never included
PULP_CLUSTER	Yes	BHAG silicon has parameter set to 0; only setting 0 will be verified in BHAG timeframe.
FPU	Yes	BHAG silicon has parameter set to 0; only setting 0 will be verified in BHAG timeframe.
PULP_ZFINX ¹	Yes	BHAG silicon has parameter set to 0; only setting 0 will be verified in BHAG timeframe.
FP_DIVSQRT	No (make localparam, value FPU)	BHAG silicon has localparam indirectly set to 0; only 0 will be verified in BHAG timeframe.
SHARED_FP	No (make localparam, value 0)	
SHARED_DSP_MULT	No (make localparam, value 0)	
SHARED_INT_MULT	No (make localparam, value 0)	
SHARED_INT_DIV	No (make localparam, value 0)	
SHARED_FP_DIVSQRT	No (make localparam, value 0)	
WAPUTYPE	No (make localparam, value 0)	apu_* ports will be removed from top level interface apu_*_i signals will internally be tied to 'b0
APU_NARGS_CPU	No (make localparam, value 3)	
APU_WOP_CPU	No (make localparam, value 6)	
APU_NDSFLAGS_CPU	No (make localparam, value 15)	
APU_NUSFLAGS_CPU	No (make localparam, value 5)	
DM_HALTADDRESS	Yes	
New parameter (non-RI5CY)		
HW_LOOP	Yes	BHAG silicon has parameter set to 1; both settings 0 and 1 will be verified in BHAG timeframe.
¹ Renamed from Zfinx to PULP_ZFINX.		

Table 3 Proposed Parameter List for CV32E40

Parameter	CV32E40 parameter?	Comment
RI5CY parameter		
N_EXT_PERF_COUNTERS	No (make localparam, value 0)	
INSTR_RDATA_WIDTH	No (make localparam, value 32)	
PULP_SECURE	No (make localparam, value 1)	User mode always included
N_PMP_ENTRIES	Yes	
USE_PMP	No (make localparam, value 1)	PMP always included
PULP_CLUSTER	TBD	
FPU	Yes	

PULP_ZFINX ¹	No	Replaced by ZFINX parameter
FP_DIVSQRT	No (make localparam, value FPU)	
SHARED_FP	TBD	
SHARED_DSP_MULT	TBD	
SHARED_INT_MULT	TBD	
SHARED_INT_DIV	TBD	
SHARED_FP_DIVSQRT	TBD	
WAPUTYPE	TBD	
APU_NARGS_CPU	TBD	
APU_WOP_CPU	TBD	
APU_NDSFLAGS_CPU	TBD	
APU_NUSFLAGS_CPU	TBD	
DM_HALTADDRESS	Yes	
New parameter (non-RI5CY)		
ZFINX	Yes	Replaces PULP_ZFINX
HW_LOOP	TBD	
¹ Renamed from Zfinx to PULP_ZFINX.		

4 Xpulp extensions

This chapter lists the Xpulp instructions from [RI5CY_USER_MANUAL]. The reason to repeat them here is to discuss their grouping. E.g. some of the *general ALU instructions* (e.g. *min*, *max*) should maybe be categorized as bit manipulation instructions. For CV32E40P the grouping is not really relevant; for CV32E40 the grouping becomes relevant as the current proposal is to exclude the Xpulp *bit manipulation* and *SIMD* extensions in favor of the standard RISC-V *B* and *P* extensions.

4.1 Post-incrementing load & store

- Register-Immediate Loads with Post-Increment
 - p.lb rD, Imm(rs1!)
 - p.lbu rD, Imm(rs1!)
 - p.lh rD, Imm(rs1!)
 - p.lhu rD, Imm(rs1!)
 - p.lw rD, Imm(rs1!)
- Register-Register Loads with Post-Increment
 - p.lb rD, rs2(rs1!)
 - p.lbu rD, rs2(rs1!)
 - p.lh rD, rs2(rs1!)
 - p.lhu rD, rs2(rs1!)
 - p.lw rD, rs2(rs1!)
- Register-Register Loads
 - p.lb rD, rs2(rs1)
 - p.lbu rD, rs2(rs1)
 - p.lh rD, rs2(rs1)
 - p.lhu rD, rs2(rs1)
 - p.lw rD, rs2(rs1)
- Register-Immediate Stores with Post-Increment
 - p.sb rs2, Imm(rs1!)
 - p.sh rs2, Imm(rs1!)
 - p.sw rs2, Imm(rs1!)
- Register-Register Stores with Post-Increment
 - p.sb rs2, rs3(rs1!)
 - p.sh rs2, rs3(rs1!)
 - p.sw rs2, rs3(rs1!)
- Register-Register Stores
 - p.sb rs2, rs3(rs1)
 - p.sh rs2, rs3(rs1)
 - p.sw rs2, rs3(rs1)

4.2 Hardware loop

- Long Hardware Loop Setup instructions
 - lp.starti L, uimmL
 - lp.endi L, uimmL
 - lp.count L, rs1
 - lp.counti L, uimmL
- Short Hardware Loop Setup Instructions
 - lp.setup L, rs1, uimmL
 - lp.setupi L, uimmL, uimmS

4.3 Bit manipulation

- Bit manipulation instructions
 - p.extract rD, rs1, ls3, ls2
 - p.extractu rD, rs1, ls3, ls2
 - p.extractr rD, rs1, rs2
 - p.extractur rD, rs1, rs2
 - p.insert rD, rs1, ls3, ls2
 - p.insertu rD, rs1, rs2
 - p.bclr rD, rs1, ls3, ls2
 - p.bclrr rD, rs1, rs2
 - p.bset rD, rs1, ls3, ls2
 - p.bsetu rD, rs1, rs2
 - p.ff1 rD, rs1
 - p.fl1 rD, rs1
 - p.clb rD, rs1
 - p.cnt rD, rs1
 - p.ror rD, rs1, rs2

4.4 General ALU operations

- General ALU operations
 - p.abs rD, rs1
 - p.slet rD, rs1, rs2
 - p.sletu rD, rs1, rs2
 - p.min rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
 - p.minu rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
 - p.max rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
 - p.maxu rD, rs1, rs2 (TBD: move to Bit Manipulation group?)
 - p.exths rD, rs1
 - p.exthz rD, rs1
 - p.extbs rD, rs1
 - p.extbz rD, rs1
 - p.clip rD, rs1, ls2
 - p.clipr rD, rs1, rs2
 - p.clipu rD, rs1, ls2
 - p.clipur rD, rs1, rs2
 - p.addN rD, rs1, rs2, ls3
 - p.adduN rD, rs1, rs2, ls3
 - p.addRN rD, rs1, rs2, ls3
 - p.adduRN rD, rs1, rs2, ls3
 - p.addNr rD, rs1, rs2
 - p.adduNr rD, rs1, rs2
 - p.addRNR rD, rs1, rs2
 - p.adduRNR rD, rs1, rs2
 - p.subN rD, rs1, rs2, ls3
 - p.subuN rD, rs1, rs2, ls3
 - p.subRN rD, rs1, rs2, ls3
 - p.subuRN rD, rs1, rs2, ls3
 - p.subNr rD, rs1, rs2
 - p.subuNr rD, rs1, rs2
 - p.subRNR rD, rs1, rs2
 - p.subuRNR rD, rs1, rs2

4.5 Immediate branching instructions

- Immediate branching instructions
 - p.beqimm rs1, Imm5, Imm12
 - p.bneimm rs1, Imm5, Imm12

4.6 Multiply-Accumulate

- 32-Bit x 32-Bit Multiplication Operations
 - p.mac rD, rs1, rs2
 - p.msu rD, rs1, rs2
- 16-Bit x 16-Bit Multiplication
 - p.muls rD, rs1, rs2
 - p.mulhhs rD, rs1, rs2
 - p.mulsN rD, rs1, rs2, ls3
 - p.mulhhsN rD, rs1, rs2, ls3
 - p.mulsRN rD, rs1, rs2, ls3
 - p.mulhhsRN rD, rs1, rs2, ls3
 - p.mulu rD, rs1, rs2
 - p.mulhhu rD, rs1, rs2
 - p.muluN rD, rs1, rs2, ls3
 - p.mulhhuN rD, rs1, rs2, ls3
 - p.muluRN rD, rs1, rs2, ls3
 - p.mulhhuRN rD, rs1, rs2, ls3
- 16-Bit x 16-Bit Multiply-Accumulate
 - p.macsN rD, rs1, rs2, ls3
 - p.machhsN rD, rs1, rs2, ls3
 - p.macsRN rD, rs1, rs2, ls3
 - p.machhsRN rD, rs1, rs2, ls3
 - p.macuN rD, rs1, rs2, ls3
 - p.machhuN rD, rs1, rs2, ls3
 - p.macuRN rD, rs1, rs2, ls3
 - p.machhuRN rD, rs1, rs2, ls3

4.7 SIMD (renamed from ‘Vectorial’ to avoid confusion)

- General ALU Instructions
 - pv.add[.sc,.sci]{.h,.b}
 - pv.sub[.sc,.sci]{.h,.b}
 - pv.avg[.sc,.sci]{.h,.b}
 - pv.avgu[.sc,.sci]{.h,.b}
 - pv.min[.sc,.sci]{.h,.b}
 - pv.minu[.sc,.sci]{.h,.b}
 - pv.max[.sc,.sci]{.h,.b}
 - pv.maxu[.sc,.sci]{.h,.b}
 - pv.srl[.sc,.sci]{.h,.b}
 - pv.sra[.sc,.sci]{.h,.b}
 - pv.sll[.sc,.sci]{.h,.b}
 - pv.or[.sc,.sci]{.h,.b}
 - pv.xor[.sc,.sci]{.h,.b}
 - pv.and[.sc,.sci]{.h,.b}
 - pv.abs{.h,.b}
 - pv.extract.h
 - pv.extract.b
 - pv.extractu.h
 - pv.extractu.b

- pv.insert.h
 - pv.insert.b
- Dot Product Instructions
 - pv.dotup[.sc,.sci].h
 - pv.dotup[.sc,.sci].b
 - pv.dotusp[.sc,.sci].h
 - pv.dotusp[.sc,.sci].b
 - pv.dotsp[.sc,.sci].h
 - pv.dotsp[.sc,.sci].b
 - pv.sdotup[.sc,.sci].h
 - pv.sdotup[.sc,.sci].b
 - pv.sdotusp[.sc,.sci].h
 - pv.sdotusp[.sc,.sci].b
 - pv.sdotsp[.sc,.sci].h
 - pv.sdotsp[.sc,.sci].b
- Shuffle and Pack Instructions
 - pv.shuffle.h
 - pv.shuffle.sci.h
 - pv.shuffle.b
 - pv.shufflel0.sci.b
 - pv.shufflel1.sci.b
 - pv.shufflel2.sci.b
 - pv.shufflel3.sci.b
 - pv.shuffle2.h
 - pv.shuffle2.b
 - pv.pack.h (TBD: move to Bit Manipulation group?)
 - pv.packhi.b
 - pv.packlo.b
- Vectorial Comparison Operations
 - pv.cmpeq[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpne[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpgt[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpge[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmplt[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmple[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpgtu[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpgeu[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpltu[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}
 - pv.cmpleu[.sc,.sci]{.h,.b} rD, rs1, {rs2, Imm6}