



CORES TG - November 8 2021

Arjan Bink

Jérôme Quevremont

Davide Schiavone



Agenda

CORE-V*

- CV32E40Pv2 status
- CV32E40X / CV32E40S status
- CVA6 status
- RISC-V profiles







CV32E40Pv2 status

Pascal Gouédo



CV32E40Pv2



- Plan
 - All tasks list until TRL-5 (Specifications, Design, Verification, Implementation trials) created, quoted and reviewed with Davide, Mike and Duncan
 - Between 14 and 20 m.M (w/o risk factor) with 60-70 % on verification

© OpenHW Group

- Resources and Schedule
 - Target is to start in January 2022 and to finish in June/September 2022







CV32E40X / CV32E40S status

Øystein Knauserud



CV32E40X



- NMI/LSU bus error support
 - DSCR.nmip
- Fence.i handshake
- Performance counter events implemented
- Timing optimization
 - minstret and related counters
 - IF stage/alignment buffer
- irq_ack_o and irq_id_o removed
- Write buffer implementation near complete
 - PMA update: Only data writes will be bufferable
- Updates for RISC-V Privileged spec v1.12 and RISC-V Debug v1.0.0

© OpenHW Group

Bugfixes and github issues



CV32E40X – core-v-xif



- Core-v-xif implementation started
 - Commit, issue and result
 - Timing constraints
- New contributor: Michael Platzer (Technische Universität Wien)
 - "Vicuna" Vector coprocessor (https://github.com/vproc/vicuna)



CV32E40S



- Weekly merges from E40X repository
- RVFI updates for user mode and PMP
- Register file ECC
- Alert outputs (major and minor)
- User mode controller integration
 - Privilege level and hazards
- Updates for RISC-V Privileged spec v1.12 and RISC-V Debug v1.0.0

© OpenHW Group

Bugfixes and github issues



OneSpin status



- CV32E40X has been reported to be passing OneSpin checks
- Way of working and progress still considered a bottleneck
 - Need insight in performed checks
 - Need setup for various CV32E40X configurations
 - Need setup for various CV32E40S configurations
 - Need (near daily) reports







CVA6 status

Jérôme Quévremont



© OpenHW Group

CVA6: current activity



- Specification (<u>link</u>)
 - Google Docs → ReadTheDocs ongoing
 - OVPSim questionnaire reviewed
- CV-X-IF: taking part in specs with CV32E40X
- Design:
 - Complete CV32A6 available in https://github.com/openhwgroup/cv a6
 - Speed up CV32A6:
 - Kintex 7 FPGA: 66 → 99 MHz
 - 3 modifications around MMU+PMP
 - Upcoming: more optimizations
 - Investigating divider speedup (nb of cycles divided by ~3)

Verification:

- Implemented CSR access tests based on YAML description
- Opportunity to share fpnew verification with CV2E40Pv2

• SW:

- FreeRTOS: progressing
- Updated Linux 32b and 64b available in https://github.com/openhwgroup/cv a6-sdk
- LLVM activity







RISC-V Profiles

Jérôme Quévremont



© OpenHW Group

12

CORE-V roadmap and profiles



- OpenHW TV episode broadcast on November 8th
 - https://newsroom.eclipse.org/news/announcements/register-openhw-tv-s2e08-core-v-cores-risc-v-profiles-november-8
- RISC-V references:
 - https://docs.google.com/spreadsheets/d/1A40dfm0nnn2tgKIhdi3UYQ1GBr8iRiV2edFowvgp7E/edit#gid=951478947
 - https://docs.google.com/document/d/1iawUS0zi43bJnDdkr6Hf1pTSj ABzFO1MrhQ94FluT9M/edit




May 2020

Decoding profile names



RVA20[USM]64

RVM20M32





May 2020 14

Contradictory information?



| extension name - best guess | ratification package name | RVI | 20 | | | 20 (ily) | 64 | | RVI | M20 |) | R | VA2 on | 22 (6 ly) | 64 | | RVI | M22 | 2 | | RV | A23 | 3 | | RVN | //2 3 | 3 |
|--------------------------------|---------------------------|---|------------|---|---|--------------|---------------------|------|-----|-----|------------|------|-----------|--------------|------------|------|-----|-----|------------|------|----|-----|---------------------|------|-----|--------------|---------------------|
| | | m - mandatory, s - supported optional, u - unsupported optional, i - incompatible, x ratified at the date of the profile n - not applicable | | | | | | е, х | - n | ot | | | | | | | | | | | | | | | | | |
| | | RVI32 is only applicable to RVM and RVI profiles | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | Mode | | | | | Mode | | | | Mode | | | | Mode | | | | Mode | | | | Mode | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | рагавенега | c | S | М | p a r a m e t e r s | C | S | М | parameters | 0 | w | М | parameters | C | S | М | parameters | U | S | М | p a r a m e t e r s | U | Ø | M | p a r a m e t e r s |
| | RVI32 | m | | m | m | m | D | m | m | m | | m | m | m | | m | m | m | | | | | | | | | |
| I | RVI64 | m | | m | m | m | | m | m | m | | m | m | m | | m | m | m | | | | | | | | | |
| M | М | s | | m | m | m | | s | s | s | | m | m | m | | s | s | s | | | | | | | | | |

→ Take the next slide with a pinch of salt



© OpenHW Group May 2020 15

Tentative RISC-V Profile Mapping



16

| CORE-V | RISC-V Profile | Comment | | | | | | | | |
|------------------------|----------------|-----------------------|--|--|--|--|--|--|--|--|
| CV64A6 | RVA20[USM]64 | At full configuration | | | | | | | | |
| CV32A6 | RVM20[USM]32 | At full configuration | | | | | | | | |
| CV32A5 | RVM20[USM]32 | At full configuration | | | | | | | | |
| CV32E40P CV32E40Pv2 | RVM20M32 | | | | | | | | | |
| CV32E40X | RVM20M32 | | | | | | | | | |
| CV32E40S | RVM20[UM]32 | | | | | | | | | |
| CV32E41P | RVM20M32 | | | | | | | | | |
| CV32E20 | RVM20M32 | | | | | | | | | |

Information provided as is without any warranty.



© OpenHW Group October 2021



Thank you!

