



# Ongoing Integration of CVA6 in CORE-V-Verif

mike@openhwgroup.org

2022-02-15

#### Introduction


- A bit of background information about CORE-V-VERIF:
  - CV32E40P was the first core integrated into CORE-V-VERIF:
    - It started life as the RI5CY "core" testbench.
    - The core testbench was used as the testbench module for the UVM environment.
    - Addition of UVM components and capabilities was added step-by-step.
    - Today, the "core testbench" is no longer used in the UVM environment.
  - The other "E40 cores" were integrated into the UVM environment from the start:
    - New requirements from the E40X and E40S DVplans are driving continued evolution of CORE-V-VERIF.
- Which CORE-V-VERIF features currently in use by the E40 cores should be integrated into the CVA6 environment?

#### Some Suggestions

- Mike's ideas for CORE-V-VERIF features that may be applicable to CVA6:
  - DVplans!!!
  - Memory, Interrupt and Debug Agents.
  - Common Configuration Class.
  - Test-program Definitions.
  - Modular Makefile structure.
  - On-the-fly Step-and-Compare of PC, GPRs and CSRs between RTL and Spike.
  - ISACOV: functional coverage model for the RISC-V ISA.
- Concepts that CORE-V-VERIF does not yet support that may be useful for CVA6:
  - Handcar API for Spike.
  - Virtual Memory Scoreboard.
- Other verification topics to consider:
  - Verification Checklists (definition of what "verification complete" means).
  - Code coverage strategy (what types, how will exclusions be handled, etc.).

#### OBI MEMORY AGENT in CV32E40P ENV

- Two instances of obi\_memory\_agent:
  - Instruction bus (read only)
  - Data bus (read/write)
- Agent Context has OBI VIF member which is set() in the test bench and get() in the agent.
- Environment context members:
  - VIFs for debug, interrupt and status.
  - Sparse memory model for all memory segments (instruction, data, debug, etc.)
- As much as is practical, operation of agents is determined by sequences.
  - Agents are "as dumb as possible".




### Common Environment Configuration Class

- ISA support (extensions, modes)
- Common switches
- ISS, scoreboard enabled, CSR scoreboard checks
- Common parameters
- Common bootstrap pins

\$(CORE-V-VERIF)/cv32e40x/env/uvm e/uvme\_cv32e40x\_cfg.sv

```
rand bit
                              scoreboarding enabled;
                              disable all csr checks;
bit [CSR MASK WL-1:0]
                              disable csr check mask;
rand bit
                              cov model enabled:
rand bit
                              trn log enabled:
// ISS configuration
                              use iss;
                              iss control file = "ovpsim.ic";
// RISC-V ISA Configuration
rand corev mxl t
                              xlen;
rand int unsigned
                              ilen:
rand bit
                              ext i supported;
rand bit
                              ext a supported;
                              ext m supported;
rand bit
rand bit
                              ext c supported;
rand bit
                              ext b supported:
rand bit
                              ext p supported;
rand bit
                              ext v supported;
rand bit
                              ext f supported;
                              ext d supported;
rand bit
rand bit
                              ext zifencei supported;
rand bit
                              ext zicsri supported;
rand bit
                              mode s supported:
rand bit
                              mode u supported;
rand bit
                              pmp supported;
rand bit
                              debug supported;
rand bit
                              unaligned access supported;
rand bit
                              unaligned access amo supported;
// Mask of CSR addresses that are not supported in this core
// post randomize() will adjust this based on extension and mode support
bit [CSR MASK WL 1 0]
                              unsupported csr mask;
// Common parameters
                              num mhpmcounters;
uvma core cntrl pma region c pma regions[];
// Common bootstrap addresses
// The valid bits should be constrained if the bootstrap signal is not valid for this core configuration
rand bit [HART ID WL 1:0]
                              hart id:
rand bit [MAX XLEN-1:0]
                              boot addr:
rand bit
                              boot addr valid;
rand bit [MAX XLEN-1:0]
                              mtvec addr;
rand bit
                              mtvec addr valid:
rand bit [MAX XLEN 1:0]
                              dm halt addr:
rand bit
                              dm halt addr valid:
rand bit [MAX XLEN-1:0]
                              dm exception addr;
rand bit
                              dm exception addr valid;
rand bit [MAX XLEN 1 0]
                              nmi addr:
rand bit
                              nmi addr valid;
```

#### Common Test-program and Testcase Configuration



#### Common Test-program and Testcase Configuration

```
# Test definition YAML for corev-dv test generator
# corev-dv generator test
name: corev rand interrupt
uvm test: corev instr base test
description: >
    RISCV-DV generated random interrupt tests
plusargs: >
   +start idx=0
   +instr cnt=10000
    +num of sub program=5
    +directed instr 0=riscv load store rand instr stream,4
    +directed instr 1=riscv loop instr,4
    +directed instr 2=riscv hazard instr stream,4
    +directed instr 3=riscv load store hazard instr stream,4
    +no fence=1
    +enable interrupt=1
    +randomize csr=1
    +boot mode=m
    +no csr instr=1
```

```
# Test definition YAML for random interrupt test
# corev-dv generator test
name: corev_rand_interrupt <RUN_INDEX>
uvm_test: uvmt_cv32_firmware_test_c
description: >
    Random interrupt generator test
plusargs: >
    +gen_irq_noise
```

#### Regression Management

- YAML test list format
- Python utility to validates and convert from YAML to proprietary format
  - e.g. Metrics JSON

```
# YAML file to specify a regression testlist
# Header
list: smoke
description: Basic smoke regression test
# List of builds
builds:
  uvmt cv32:
    # required: the make command to create the build
    cmd: make corev-dv
# List of tests
tests:
  hello-world:
    # required is required, specifies either uvmt cv32 or core
    build: uvmt cv32
    # required: human-readable description of the test
    description: UVM Hello World Test
    # require: make command for the test
    cmd: make hello-world
    # optional: number of simulations to run defaults to 1
    num: 2
    # optional: defaults to empty, skip a simulator (dsim, xrun, vsim, vcs)
    skip sim: [xrun, vcs]
  riscv break test θ:
    build: uvmt cv32
    description: Static riscv-dv break test
    cmd: make custom CUSTOM PROG=riscv break test 0
    # Set number of runs and fixed seeds
    num: 3
```


#### **Modular Makefiles**

CORE-V-VERIE/

- Common Infrastructure across all cores
- Core-specific Repository control
- Simulator-specific make targets and rules.

```
+--- mk/
      +--- Common.mk
                                           # Common variables and targets
      +--- uvmt/
            +--- uvmt.mk
                                           # Simulation makefile (includes ../Common.mk and simulator-specific
            +--- vcs.mk
                                           # Synopsys VCS
            +--- vsim.mk
                                          # Mentor Questa
            +--- dsim.mk
                                           # Metrics dsim
                                          # Cadance Xcelium
            +--- xrun.mk
            +--- riviera.mk
                                           # Aldec Riviera-PRO
            +--- <other simulators>.mk
+--- cva6/
       +--- sim/
             +--- ExternalRepos.mk
                                            # URLs, hashes to external repos (RTL, riscv-dv, etc.)
             +--- uvmt/
                     +--- Makefile
                                            # includes ../ExternalRepos.mk, ../../mk/uvmt/uvmt.mk
```

#### Handcar API for Spike



#### ISA Functional Coverage

- A unified coverage agent has been developed for RV32:
  - Used by all CV32E4-class cores.
- See

\$(CORE-V-VERIF)/lib/uvm agents/uvma isacov/cov/uvma isacov cov model.sv

#### What Does "CVA6 Verification Complete" mean?

• The time to define this is *now* - before detailed verification starts.

Category	Item	Sign-off Criteria	Owner	Status
Verification Planning	Top-level Verification Plan	Top-level plan is complete	mike@openhwgroup.org	This is complete. It is the so-called Verification Strategy in core-v-docs.
	Per-functional Category Verification Plan	Completed, reviewed and up-issued per review	mike@openhwgroup.org	Detailed status available in core-v-docs.
	Testbench Cross-reference	Each item in Vplan cross-ref'ed to testcase and/or coverage	mike@openhwgroup.org	75%: - debug Vplan cross-referenced - ISA Vplans cross-referenced - need to cross-reference interrupts
Code Coverage	Block/Statement Coverage	All Blocks covered	steve.richmond@silabs.com	99.84% (Missing 2 lines of illegal instruction decode of the p.clip PULP instruction in non-PULP mode
	100% Conditional Coverage	All conditions covered	steve.richmond@silabs.com	100%
Functional Coverage	All cover-points attributed to a Vplan item	Human review	mike@openhwgroup.org	75% (see above)
	All cover properties attributed to a Vplan iten	m Human review	mike@openhwgroup.org	75%
	Cover-point coverage	100%	steve.richmond@silabs.com	Holes related to instruction crosses
	Cover-property coverage	100%	steve.richmond@silabs.com	100%%
Regression	Compliance Test Suite	All RISC-V Compliance tests run and passing	mike@openhwgroup.org	Complete.
	CORE-specific Test Suite	All tests run and passing	mike@openhwgroup.org	Largely complete: see previous slides on regression failures





## Thank You