




CORES TG – June 3 2024

Arjan Bink

Jérôme Quevremont

Davide Schiavone

Attendance



Agenda

- CV32E40Pv2 status (Pascal Gouédo)
- CVA6 – Configuration management (Zbigniew Chamski)

Request from Duncan Bees

- “can we start putting individual project reports/slide updates into their own subdirectory?”
 - programs/TGs/cores-task-group/cve20
 - programs/TGs/cores-task-group/cva6
 - programs/TGs/cores-task-group/cv32e40p
 - Etc.



CV32E40Pv2 status

Pascal Gouédo

Yoann Pruvost

Bee Nee Lim



OPENHW GROUP
— PROVEN PROCESSOR IP —

© OpenHW Group

May 6, 2024


Configuring CVA6: from SV to Yaml

Zbigniew CHAMSKI
Jerôme LE NOIR
Gilles MALFREYT
Abdessamii
OUKALRAZQOU

www.thalesgroup.com

2024-06-03

Context



- 32-bit: CV32A6*X, CV32A6_embedded, CV32A6_im[a][f][c]_{sv0,sv32}, CV32A6_ima_sv32_fpga
- 64-bit: CV64A6_imafdc[h][v]_sv39_{hpdcache,openpiton,polara,wb}

Challenges



- Variety of configurations (16+ in total): XLEN, supported privilege levels, extensions
- Maintainability/readability of configurations
 - Hidden vs. explicit information (hardcoded choices, implicit values)
- Consistency of each configuration
 - Presence and semantics of CSRs and CSR fields
- “Single” entry point for processable configuration info
 - Three components: ISA, CSRs, platform properties
- Aim: Common source for configuration files
 - RTL
 - Spike
 - CSR design documentation and tests
 - Test suites
- Out of scope (for now): Annotated ISA documentation

Leverage community work: riscv-config



- Endorsed by RISC-V Int'l. (<https://github.com/riscv-software-src/riscv-config>)
 - **Stated purposes:**
 - *describe implementation configurations*
 - *select and configure tests of RISCOF*
 - **Input (yaml)** : ISA + list of matching std CSRs, custom CSR descriptions, limited platform information
 - **Actions:**
 - Check **consistency** of ISA and CSR information and **compatibility** with RISC-V ISA specs (unpriv and priv)
 - Fill **implied** information about CSRs
 - **Output (yaml)**: ISA + CSR descriptions extended with implied info and guaranteed to match RISC-V ISA spec
- Advantages and shortcomings (at first glance)
 - (+) Outputs a fairly complete description of CSRs, including properties implied by the RISC-V ISA specs
 - (+) Endorsed by RISC-V Int'l.
 - (-) Missing information at platform/system level: memory layout and properties, peripherals (presence, mem mapping)...
 - (-) Documentation issues (ReadTheDocs out of date, doc not easy to regenerate locally)

Example 1: Added CSR info



```
hart_ids: [0]
hart0: &hart0
  ISA: RV32IMCZicsr_Zicntr_Zifencei
  User_Spec_Version: '2.3'
  supported_xlen: [32]
  physical_addr_sz: 32
  pmp_granularity: 5
  misa:
    reset-val: 0x40001104
    rv32:
      accessible: true
      mxl:
        implemented: true
        type:
          warl:
            dependency_fields: []
            legal:
              - mxl[1:0] in [0x1]
            wr_illegal:
              - unchanged
  extensions:
    implemented: true
    type:
      warl:
        dependency_fields: []
        legal:
          - extensions[25:0] in [0x00000000:0x3FFFFFFF]
        wr_illegal:
```

```
hart_ids: [0]
< hart0:
  ISA: RV32IMCZicsr_Zicntr_Zifencei
  User_Spec_Version: '2.3'
  supported_xlen: ←
    - 32
  physical_addr_sz: 32
  pmp_granularity: 5
  misa:
    reset-val: 0x40001104
    rv32:
      accessible: true
      mxl:
        implemented: true
        type:
          warl:
            dependency_fields: []
            legal:
              - mxl[1:0] in [0x1]
            wr_illegal:
              - unchanged
    ← description: Encodes the native base integer ISA width.
      shadow:
        shadow_type: rw
        msb: 31
        lsb: 30
  extensions:
    implemented: true
```



Example 2: Overspecification (SIE) vs. implicit property (MIE)

mstatus: false

reset-val: 0x0
rv32:
accessible: true
uie:
implemented: false
sie:
implemented: false
type:
wrlrl: [0:1]

mie:
implemented: true
upie:
implemented: false
spie:
implemented: false
type:
wrlrl: [0:1]

mpie:
implemented: true

spp:
implemented: false
type:
wrlrl: [0:1]

mpp:
implemented: true
type:
warl:

mstatus:
reset-val: 0x0
rv32:
accessible: true
uie:

implemented: false
description: Stores the state of the user mode interrupts.
shadow:
shadow_type: rw
msb: 0
lsb: 0

sie:
implemented: false
description: Stores the state of the supervisor mode interrupts.
shadow:
shadow_type: rw
msb: 1
lsb: 1



mie:
implemented: true
description: Stores the state of the machine mode interrupts.
shadow:
shadow_type: rw
msb: 3
lsb: 3
type:
wrlrl:
- 0:1

File layout (after CVA6 PR #2160 merge)



- vendor/riscv/riscv-config: Vendorized riscv-config tree (v3.18.1)

> Project-side additions



Tasks ahead



- riscv-config
 - *Review and fix* the input spec files, use CV32A65X as carrier example
 - Extend *platform information*
 - Memory layout and properties
 - Platform components: CLIC/PLIC, mappings of peripherals... MAYBE correlate with/extract from Device Tree information??
 - Add *user-specified constraints*
 - Example: No D extension if XLEN == 32
 - Hooks available in **riscv-config**
- gen_from_riscv_config
 - Improvements to *ISA and CSR documentation* (may require enhancements to **riscv-config**)
 - Generation of *Spike Yaml parameter file*
 - Config-driven *test generation and control* (e.g., 'no **sbreak** tests if **S** mode not present')
 - *RTL parameters...*



Thank you

www.thalesgroup.com

Thank you!