SFU SOFT-PROCESSOR DEVELOPMENT

Eric Matthews
PhD Candidate


School of Engineering Science Simon Fraser University Canada





TAIGA OVERVIEW RV321[M][A]

- FPGA-Optimized
- Highly Configurable
- High Performance
 - Single-Issue
 - Parallel Execution Units
 - Variable Latency
- High Performance/LUT
- 1st Class Custom
 Instruction Support







CUSTOM INSTRUCTION SUPPORT

- Fixed execution unit interface
- Variable-latency support
- Out-of-order execution support
 - inter and intra-unit
- Scalable to at least 8 custom execution units
- Taiga micro-architecture allows execution units to be fully utilized





PERFORMANCE

• Dhrystone: 1.63 DMIPS/MHz

• Coremark: 2.66/MHz


• Embench: 1.08 speed/MHz

Zedboard:

1948 LUTs, 1129 FFs, 125 MHz

2.5x Fmax of CV32E40P

 Highest performance of existing soft-processors








CURRENT STATUS AND ONGOING WORK

Current Status

- Passes RV32IM compliance tests
- Makefile-based Verilator simulation
- Includes documentation and examples
- Platform support (picolibc) for Xilinx FPGAs

Ongoing Work

- Initial testing of privileged ISA (1.11)
- Optimization for Intel FPGAs
- FPU support





FUTURE WORK AND OPENHW ADOPTION

Future Work

- Complete debug integration (currently we have a working JTAG OpenOCD interface for Xilinx FPGAs)
- More detailed verification (including formal verification)
- Compressed and bit manipulation instruction support
- Multi-issue, improved branch prediction, speculative execution

OpenHW Adoption

- Expands OpenHW's competitiveness to FPGAs
- Increased exposure and potential for increased verification and collaboration



REFERENCE SLIDE



- Decoupled pipeline stages
 - 2-cycle fetch
- Fetch-to-Retire: Minimum 5-cycles (ALU)
 - Issue, Execute, and Writeback stages can overlap
- ID-based instruction tracking
- Register renaming
- Buffering between Fetch and Decode
- Support for multiple memory sources



