

Sunflower Simulator Manual

sunflower-1.1-beta.1

Phillip Stanley-Marbell

Eindhoven, The Netherlands.

Contents

1	Overview and Installation	1
	1.1 Overview	1
	1.2 Licensing	4
	1.3 Conventions	4
2	Installation	7
	2.1 Installation	7
	2.2 Obtaining the source via the Mercurial revision control system	8
	2.3 Building the simulator and cross-compilers	9
	2.4 Compiling the simulator	9
	2.5 Compiling the compiler	10
3	Getting Started	13
	3.1 Compiling applications	13
	3.2 Running the simulator	13

vi CONTENTS

4	Modeling processing elements	19
	4.1 Processing Devices	19
5	Power Estimation, Electrochemical Cells, and Voltage Regulators	23
	5.1 Computation Power Estimation	23
	5.2 Non-ideal Power Sources and Voltage Regulators	25
6	Interconnect and Network Modeling	29
	6.1 Instantiating communication media: the NETNEWSEG command	30
	6.2 Instantiating network interfaces: the NETNODENEWIFC command	31
	6.3 Saving and loading network traces: NETSEG2FILE and FILE2NETSEG	31
	6.4 Configuring network media signal propagation properties	32
	6.5 Example	32
7	Fault Modeling	35
	7.1 Modeling Failures	36
8	Environment Models	37
	8.1 Node Location, Orientation and Trajectory Definition	38
	8.2 Defining Signal Sources, and Signal Interactions/Interference	38
9	Stochastic processes in simulation models	41
	9.1 Generating Random Values from different Distributions	41
	9.2 Arbitrary discrete distributions	42
	9.3 Configuration Constants and Implementation Variables	42
10	OInput and Output File Formats	45
	10.1The configuration file conf/setup.conf	45
	10.2The configuration files sim/config.*	47
	10.3The configuration files sim/config.*	47

CONT	ENTS	vii
10.4Architecture Specification Files		48
10.5Simulator output log files, sunflower.out		48
10.6Platform-independent simulator compilation options file, config.h		49
10.7 section:configh		49
10.8Signal Source Sample Values File		49
10.9Signal Source Trajectory File		50
10.10Vode Location Trajectory File		50
10.1 Network Trace Log File		50
11 Cross-Compilation Toolchain		53
11.10verview		53
11.2Miscellaneous Notes and Pointers		53
12Loading and running a single application		55
12.1Simple Example: A C language bubble sort implementation		55
12.2Running the compiled bubble sort application		56
13Extended Example		61
13.10verview		61
13.2A Software-Defined Radio Application		61
13.3Interaction between applications and low-level machine state		63
13.4Implementation of Software Radio Application		69
13.5 System architecture setup for software radio application		71
Appendix A Frequently Answered Questions		77
A.1 Frequently answered questions		77
Appendix B Source files		99
B.1 Implementation Overview		99

viii CONTENTS

Appendix C Commands C.1 Simulator Command Set	115 <i>115</i>
Topic Index	135
References	143

I Overview and Installation

1.1 OVERVIEW

Sunflower is an execution-driven full-system simulation framework, intended for use in the modeling and study of single and multi-processor embedded systems and the environments in which they are deployed. Examples of systems that can be modeled with the Sunflower simulation framework are illustrated in Figure 1.1.

The possible components of a model to be simulated by the Sunflower framework are illustrated in Figure 1.2. A *system architecture description file (ADF)* defines the components that make up the system, and the interconnections between them, such as the components in Figure 1.1. A simple system might define a single processor, a battery and a voltage regulator, in its system architecture description file; at the minimum, a system will contain at least one processing element (i.e., a processor or microcontroller) as all simulations are execution driven, and thus central to the evolution of time is the passage of clock cycles on one or more processors. Multiple processors may be instantiated in a given modeled system, and these processors may be linked together using either shared memory or explicit communication over interconnect links (message passing). Associated with each instantiated processor is an exe-

2




Fig. 1.1 Example uses of the Sunflower simulation framework.

cutable program to be loaded into the memory of the processing element. The programs are the output of compilation and linking with an appropriate cross-compiler tool-chain for the processor architectures modeled by the simulation environment (Chapter 11).

The Sunflower simulation framework is intended for microarchitectural and system architecture exploration of embedded computing systems. An important aspect of embedded computing systems is the environments in which they are *embedded*, and the signals and phenomena that evolve over time in these environments. These may be electromagnetic modulated signals, sounds, temperature, or even the collective changes in these resulting from the motion of the system under study. The Sunflower simulation framework enables the definition and simulation of signals in the environs of modeled systems, the evolution in time, motion and interactions (constructive and destructive interference) between these signals, as well as the motion and directional orientation of the systems themselves. Modeling of signals in the environment of systems is achieved through the input of a signal sample value file (SVF) as well as a signal trajectory file (STF). These inputs to the simulation framework enable the definition of arbitrary signals and their evolution in time and location. A similar input file, the node




Fig. 1.2 Inputs and outputs to simulation environment.

location input file (LIF), defines the location, directional orientation and motion of nodes. The detailed specifications of these input files are discussed further in Chapter 10.

Together, the aforementioned inputs and configuration files define a system to be modeled by the Sunflower framework. The simulation of such a system proceeds by the cycle-by-cycle modeling of the instantiated processors within the systems, alongside the modeling of the evolution of signals in their environments, communications between systems, and so forth. The

4 OVERVIEW AND INSTALLATION

"output" of a simulation is dependent on the intent of the user of the system. At a minimum, each simulation results in a summary of machine state that is logged to a simulation output file (SOF), whose format and contents are detailed in Chapter 10. Other values that may be of interest may include captured network traffic traces (the file format for which is discussed in Chapter 10), traces of values taken on by source-level variables in the programs being executed over the modeled processors, and the statistics of values taken on by various internal counters in the simulation framework.

The Sunflower simulator is part of a larger suite of hardware and software tools intended for the design and exploration of networks of resource-constrained and failure-prone systems. The suite includes hardware platforms ranging from a energy-scavenging embedded system platform, to a 24-processor embedded multiprocessor, and a handheld portable computing device. These hardware platforms may be modeled within the simulation framework, and measurements taken on the platforms may similarly be used to calibrate properties of the simulation.

This manual is intended to provide an overview of the usage, as well as the design and implementation of the Sunflower simulation framework. The next chapter details the installation of the simulation framework, including binary-only GUI and command-line interfaces, as well as compiling the implementation of the simulator from its source.

1.2 LICENSING

The simulator is distributed under a modified BSD license, which permits, in summary, the free copying of the source, for both commercial and non-commercial purposes, as long as the authors are credited, and the license terms are maintained. More information on the terms of the BSD license can be obtained from http://www.opensource.org/licenses/bsd-license.php.

1.3 CONVENTIONS

Input at a shell command prompt, absolute and relative paths and file names, are typeset in a typewriter typeface.

Simulator commands are shown in a shaded text region, (with the name of the relevant manual section in parenthesis, hyper-linked, to the relevant section in the manual page appendix

in this document) and with "keyboard icon", such as off $\leq (C.1.79)$ and help $\leq (C.1.43)$ for the commands to turn the simulator off and to obtain on-line help directly from the simulator. Aggregates of commands and their parameters, such as the command to issue to obtain information on all commands beginning with the prefix "net", man net " are similarly displayed but not hyper-linked. Commands which are specific to a given processor architecture, i.e., assembly language commands, are shown in bold upper case, e.g., MOV.L. In-line references to variables, and data structures from the simulator implementation are shown shaded with an icon of a "paper stack", such as Engine I to refer to the Engine data structure in the simulator implementation. Likewise, inline references to the source implementation of the benchmarks supplied with the simulator are shown shaded with a "weight-lifter" icon, such as startup() Treferring to the startup() function that most of the benchmarks implement. References to the simulator configuration parameters are similarly shown shaded, with a single "sheet" icon, such as SF_SIMLOG | for the simulator logging configuration file parameter. Actual references to files in the simulator distribution (simulator source implementation files, configuration files, or benchmark files) are shown shaded with a "paper folder" icon, such as sim/Makefile for the Makefile in the directory sim from the root of the simulator source tree. The references are hyper-linked to the online source repository of the last revision of the simulator distribution for which the manual is valid. Commands to be issued at an operating system shell are shown shaded with a "blinking letter" icon, e.g., make * for a reference to typing make at a shell command prompt.

Blocks of text relevant to the above categories are shown shaded, with the same icon scheme. Thus, for example, a snippet of a shell session transcript is shown as

```
[precision:~] pip% pwd
/Users/pip
[precision:~] pip%
```

Important information is shown with an exclamation mark in the margin, and should not be ignored!

1.3.1 A note on simulator command names

The names of the simulator commands often share a common prefix, denoting the type of command. Thus, for example, commands relating the configuring networks generally begin with **net**, such as the **netnewseg** \leq (C.1.60), **netcorrel** \leq (C.1.58) and

6 OVERVIEW AND INSTALLATION

netdebug \subseteq (C.1.59) commands. Thus, to obtain a list of commands related to a given topic, one may enter **man net*** \subseteq at the simulator command prompt.

2 Installation

2.1 INSTALLATION

The Sunflower simulation framework can be obtained as pre-compiled binaries, or in source form. This chapter describes installation from the source, as the pre-compiled binaries need no further configuration.

The source archive for the simulation framework can be obtained from:

http://www.sflr.org

via the "Simulator/Hg Source Repository" section of the web page. This download is approximately 60 MB, and includes the source for the simulator, benchmark suites, and pre-compiled benchmarks. The source for the GCC cross-compiler and its associated packages (Binutils, Newlib) are not included, but instructions are provided for the specific steps to perform to download the necessary archives from the web.

For example, to uncompress and extract the archive bzipped version of the archive:

```
bunzip2 sunflower-1.0-release-source-beta.3.tar.bz2
tar -xvf sunflower-1.0-release-source-beta.3.tar
```

Some web browsers or download clients will automatically uncompress the archive upon download, and this might result in a file with an extension such as ".tar.bz2.tar", which is already uncompressed and can be extracted with the tar utility. consult your system manuals or system administrator if you have trouble figuring out how to uncompress the archive. Uncompressing the archive should create a directory, sunflower-1.0-release-source-beta.3/. All paths to files and directories in this manual will be specified relative to the root of the distribution, unless the relative location is deemed obvious from the context.

2.2 OBTAINING THE SOURCE VIA THE MERCURIAL REVISION CONTROL SYSTEM

The simulator can also be obtained via anonymous access to a Mercurial (Hg) repository. The simulator may be checked out of the Mercurial repository by:

```
a:
        hg clone http://hg.sflr.org/sunflowersim
```

The directory tools/source contains template directories into which the appropriate versions of the tools should be unpacked. For example, at the time of writing, the cross compilation tool sources required are:

```
a:
shell$ ls sunflowersim-read-only/tools/source/
binutils-2.16.1
                       gcc-4.1.1
                                   newlib-1.9.0
shell$
```

All the appropriate Makefiles and build steps to build the cross-compilers from these particular sources are already in place, and no further configuration other than extracting the sources for the packages into the appropriate directories is necessary.

2.3 BUILDING THE SIMULATOR AND CROSS-COMPILERS

The simulator, compiler build and applications, all rely on a single configuration file, conf/setup.conf. You will need to modify the first line of this file to reflect your installation location. For example, if the simulator source is unpacked into the directory /home/luser/sunflower-1.0-release-source-beta.3, and your host operating system is OpenBSD 3.1 running on an Intel system, then the first few lines of conf/setup.conf will look like the following:

```
## Filename: conf/setup.conf
##
        You will want to change the following to suit your setup:
##
##
SUNFLOWERROOT
                         = /home/luser/sunflower-1.0-release-source-beta.3
HOST
                = i686-unknown-openbsd3.1
TARGET
                = superH
TARGET-ARCH
               = sh-coff
TARGET-ARCH-FLAGS = -DeEK32
##
##
       You do not necessarily need to change this stuff:
                = $(SUNFLOWERROOT)/tools/source/gcc-3.2.3/gcc/ginclude/
GCCINCLUDEDIR
PREFIX
                = (TOOLS)/(TARGET)
```

The configuration string for the HOST field is easiest obtained by executing 'gcc -v', and is a string in the format *machine_architecture-vendor_name-operating_system*, e.g., i686-pc-linux-gnu (generic Linux) or i686-unknown-openbsd3.1 (OpenBSD) or ppc-unknown-darwin (MacOS X on a PowerPC processor).

2.4 COMPILING THE SIMULATOR

Once you have correctly edited the SUNFLOWERROOT and HOST fields of the configuration file, you should be able to build the simulator. The simulator source resides in the directory sim/ from the root of the distribution. For OpenBSD, Darwin/OSX, Linux and Solaris, you should be able to compile the simulator by just typing 'make OSTYPE=xyz MACHTYPE=abc', where xyz is one of "darwin", "OpenBSD", "linux" or "solaris", and abc is one of i386, ppc,

sparc, for the eponymous systems. On many systems, the environment variables OSTYPE and MACHTYPE are already set, and the above steps may be redundant. For other host platforms, copy the file config.posix to a file whose name is config.OSTYPE-MACHTYPE, where OSTYPE is the value of the environment variable \$OSTYPE, or an appropriately chosen system type if the environment variable is not set, likewise MACHTYPE. You might need to edit the config.\$OSTYPE-\$MACHTYPE; the format and fields of the config.\$OSTYPE-\$MACHTYPE file are detailed in Chapter 10 (file formats), in Section 10.3. Experienced Unix users should find any necessary changes to the configuration file straightforward.

For performance reasons, the simulator implementation uses a few techniques which depend on the byte-order of the host machine (i.e. little- or big-endian). There is a flag in the config.OSTYPE file which must be set to reflect the architecture of the host machine. For little-endian host architectures (e.g., Intel x86 processors), the flag is SF_L_ENDIAN and for big-endian machines such as SPARC the flag should be set to SF_B_ENDIAN.

Portions of the source and headers for the simulator build are generated by a set of shell scripts: mkhelp, mkmantex, mkopstr-hitachi-sh and mkopstr-ti-msp430. These scripts depend on the presence of an installation of the Gnu version of awk. Gnu awk will likely be present on most systems. On systems where it is not, it should be easy to install. For example, on MacOS, it can be installed via fink. The path to the Gnu awk is one of the variables in the config. \$OSTYPE-\$MACHTYPE file.

2.5 COMPILING THE COMPILER

Once you have the simulator built, you may now proceed to compiling the cross-compiler. In order for you to use the compiler (GCC) to generate code for the target architectures (Hitachi SH and TI MSP430), you must compile GCC, configured to generate code for the appropriate target. Such a version of GCC is referred to as a *cross compiler*, as it runs on one target architecture (e.g. OpenBSD x86) and generates code for another (e.g. Hitachi SH, no OS).

Building a cross compiler can be a tedious process, however, a significant amount of work has been done already for you, so building GCC from the sources provided is simple. From the root of the Sunflower distribution, just type **make cross** : This will build the cross-compiler for the default target architecture (Hitachi SH), as defined in the **conf/setup.conf** file. Building the cross compiler for the MSP430 architecture is currently not integrated into the distribution's Makefiles, as it requires a patched version of GCC.

The build process for building the cross compiler assumes you have access to the gnu version of Make (gmake) in your path. On systems where this is not present, it can be easily installed. The necessary Makefiles have already been put in place to configure and build Binutils (the binary utility tool-suite that GCC depends on for assembling and linking), then GCC itself, and finally to use the freshly compiled GCC to build the standard libraries against which your programs will be linked (Newlib).

The compilation process will take a while, on the order of 30 minutes. Once it completes, you should have several files in the automatically created tools/bin directory of the Sunflower root:

```
devilbunny /tmp/sunflower-1.0-release-source-beta.3> ls
Makefile conf sim sys tools tools-lib

devilbunny /tmp/sunflower-1.0-release-source-beta.3> ls tools/bin
sh-coff-addr2line sh-coff-g77 sh-coff-objcopy sh-coff-strings
sh-coff-ar sh-coff-gasp sh-coff-objdump sh-coff-strip
sh-coff-as sh-coff-gcc sh-coff-protoize sh-coff-unprotoize
sh-coff-c++ sh-coff-gprof sh-coff-ranlib
sh-coff-c++filt sh-coff-ld sh-coff-readelf
sh-coff-g++ sh-coff-nm sh-coff-size
```

The central configuration file previously described references these binaries for building applications to run over the simulator, so for the most part, you do not have to remember where they are or reference them directly for that matter.

3 Getting Started

3.1 COMPILING APPLICATIONS

A few example applications are provided with the simulator, and these reside in benchmarks/source/ \nearrow . The directory benchmarks/source/bubblesort \nearrow contains the source for the *bubblesort* example presented in Chapter 12.

Each example application under benchmarks/source/ contains a Makefile. To construct applications of your own, it you might want to copy the entire contents of one of these directories to a new one, and make modifications as necessary.

3.2 RUNNING THE SIMULATOR

When the simulator builds successfully, a binary, 'sf', should be produced. You should be able to run it by typing ./sf. The simulator can be scripted by providing it a *simulator command file* or *architecture specification file* as standard input or as its sole argument.

```
devilbunny superH/exp5> ../myrmigki
Myrmigki version Myrmigki-09-14-2002-16:09:56
Copyright (C) 1999-2002 P. Stanley-Marbell
This software is provided with ABSOLUTELY NO WARRANTY

New node created with node ID 0
MISSPENALTY=100
Cache initialised with zero size
done with cacheinit...
done with resetcpu...
Priming Decode Cache...done.
Initialising random number generator with seed 73650...

[ID=0 of 1][PC=0x8000000][3.30E+00V, 6.00E+01MHz] ■
```

Fig. **3.1** The interactive command interface for the Sunflower simulator.

The simulator has an interactive interface. Starting the simulator instantiates a single processor, and attaches the interactive interface to it (see Figure 3.1). Commands typed at the interface are with respect to the currently attached processor. From the command interface, a user will typically issue commands to create new processors, new network interconnection links, load compiled binaries into the memory of instantiated processors, switch on or off a processor, etc. Rather than type in all the commands needed to setup a typical simulation from the command interface, a user may place all the necessary commands in a file and use the $|\cos E(C.1.50)|$ command to load it in.

3.2.1 Simulator Command Language

Commands entered at the simulator command prompt are generally used to setup and control simulations, probe the state of simulated processors and interconnection links etc. For example, given a C-language program compiled for one of the target architectures, the binary can be loaded into a processor node using the **srecl** \leq (C.1.138) command. Once the binary has been loaded into memory, the **run** \leq (C.1.106) command is issued to activate the processor to which it was loaded, and the **on** \leq (C.1.80) command issued to set the simulator

running. At any time, the **off** \leq (C.1.79) command may be issued to pause the simulation. Other commands of common interest include **ni** \leq (C.1.71) for querying the number of instructions executed to date, **showclk** \leq (C.1.132) for seeing the current number of elapsed clock cycles and current global simulation time and **c** \leq (C.1.18) for seeing the current cache access statistics if a cache has been instantiated.

The command interface executes as a separate thread from the simulation engine. Thus entering any command at the command prompt brings you directly back to the prompt, while the command executes.

Central to the use of the command interface is the concept of *attachment to a processor*. Multiple interconnected or independent processors may be instantiated at the command interface (using the **newnode** \leq (C.1.70) command). At any given moment, the command interface is *associated* with a particular processor instance. Thus, for example, you can initiate execution on an instantiated processor, and then issue commands to probe the state of the processor while it executes (in the background). Commands for probing machine state include the **dumpregs** \leq (C.1.32) command for displaying the contents of the register file.




Fig. 3.2 The help command lists all the available commands. More information on a particular command may be obtained with the man command.




Fig. 3.3 Using the built-in manual pages. Shown here is the manual entry for the setfreq command.

In addition to such commands for controlling execution, the command interface also acts as an assembler for the architecture of the processor instance to which it is connected, thus any valid assembler mnemonic may be entered at the command line. For example, entering MOV #4, R5 at the command interface attached to a Hitachi SH processor instance, will set the contents of register R5 of currently attached processor to the value 4.

Example simulation configuration files are included with the most of the benchmarks, e.g., benchmarks/source/swradio/swr.m ? . By convention, simulator configuration files have the suffix ".m". To get a quick feel for the command language, browse through such simulator configuration files, and match the commands therein to entries in the appendix. The help (C.1.43) command lists all available commands (see Figure 3.2, and entering man commandname will provide a brief summary of the action of the command, as illustrated in Figure 3.3




Fig. 3.4 Illustration of the simulator GUI, on Windows (top) and MacOS (bottom).

3.2.2 The Simulator User Interface

The simulation framework provides two interfaces — an interactive text-based command interface, and a graphical user interface (GUI), illustrated in Figure 3.4. In addition to the facilities provided by the text-based interface, the graphical interface serves as the glue-logic for implementing facilities for distributing simulations over multiple host workstations [5].

18 GETTING STARTED


Both the text-based and graphical interface provide extensive on-line help facilities for all the built-in commands. Sets of commands, e.g., for setting up a processor network and its environment models, may be placed in files and loaded into the simulator at runtime.

4 Modeling processing elements


Processing nodes: CPU core, on-chip cache, various on-chip peripherals, off-chip memory, RS-232 serial communications interface and a network interface controller. Each processing node may further have several network interfaces instantiated, and each of these connected to an interconnection link. The processing nodes may be configured to run at different operating voltages (and hence frequencies), main memory size, cache size etc., and may also be configured for different probabilities of random failure.

4.1 PROCESSING DEVICES

At the core of the simulation framework is the modeling of instruction execution. Modeling applications at the level of detail of the simulation of the execution of their compiled code, makes it possible to employ the simulation framework as a debugging platform for actual prototypes. It also makes it possible to determine important interactions between the requirements of computation, communication and reliability, and the effects of these constraints on power consumption.



- : Structures modeled at bit-level, enabling monitoring of signal transition activity and logic upset modeling
- (a) Default configuration of the modeled, 32-bit architecture, employing the Renesas SH ISA.



- : Structures modeled at bit-level, enabling signal transition activity and logic upset modeling
- (b) Default configuration of the modeled 16-bit architecture, employing the TI MSP430 ISA.

Fig. 4.1 Default configuration of the modeled microarchitectures.

The simulation framework includes two different architectural models, one for the Hitachi SH architecture, based on the Hitachi SH3 SH7708 (Figure 4.1(a)), and the other of the TI MSP430 architecture(Figure 4.1(b)). Support for new architectures requires primarily the addition of code for implementing instruction decode and execution. The modeling of on-chip structures such as interrupt generation, caches, memory interfaces and some standard peripherals such as a network interface is shared across the different architectures.

The Hitachi SH3 model includes detailed modeling of the CPU core, on-chip cache and onchip peripherals such as an RS-232 UART. It incorporates multiple complementary means of estimating the energy cost of application software, including an empirical instruction level power model and circuit activity estimation. The instruction-level power model functions by assigning to each instruction executed, an energy dissipation based on empirically measured values, scaled if necessary for a given operating voltage and frequency, as the model supports dynamic scaling of both operating voltage and frequency. Employing this simple energy estimation scheme enables fast simulation, which is critical since the framework is often used to simulate such platforms consisting of tens of processing devices. Although simple, the employed instruction level power estimation has been shown to be within 6.5% of measured values for the hardware it models [7]. The instruction-level power model can be augmented with a circuit transition activity estimation, which reports, for each simulation cycle, the signal transition activity on the address and data buses, in the register file, the program counter and pipeline registers. The SH3 core model provides 6 levels of detailed simulation, enabling a tradeoff between power estimation accuracy and simulation speed [7]. The energy estimation facilities, as well as the modeling of batteries and voltage regulators, is described in more detail in Chapter 5.

The TI MSP430 architecture model provides functional simulation of the processor and its peripherals for the MSP430F11 series of microcontrollers. Unlike the SH3 model, it currently provides only functional modeling of the modeled microcontroller, to enable applications compiled for a prototype system to be modeled and debugged in the simulation framework. The implementation of the MSP430 model is currently not fully integrated into the public source distribution.

5 Power Estimation, Electrochemical Cells, and Voltage Regulators

Energy consumption, average power dissipation and battery lifetime play an increasingly important role as *metrics* of system performance, in addition to traditional metric objectives such as various interpretations of timeliness (communication and computation throughput, peroperation and end-to-end latency, and so on). Energy, power, and battery lifetime are not always related in simple ways (knowing one does not always imply the other).

In a modeling framework targeted at application domains where these metrics are of importance, it is thus desirable to enable their accurate modeling. The Sunflower simulator enables the estimation of instantaneous power dissipation of computation (processors) and communication (network interfaces), as well as the modeling of the behavior of battery subsystems.

5.1 COMPUTATION POWER ESTIMATION

The simulator incorporates three complementary means of estimating energy cost of application software — an empirical instruction-level power model similar to [10], circuit activity estimation, and a coarse-grained mode-based power model.

The instruction-level power model employs a table of measured average current drains for each instruction in the ISA, using this lookup table during simulation to estimate the average power dissipation during each clock cycle, given the present (possibly-scaled) operating voltage and frequency. When either the operating voltage or frequency is changed via the $\mathbf{setvdd} \subseteq (C.1.129)$ or $\mathbf{setfreq} \subseteq (C.1.114)$ commands, the other is updated based on the CMOS gate delay equation:

$$delay = (k \cdot Vdd)/(Vdd - Vt)^{\alpha}, \tag{5.1}$$

where the operating frequency is the reciprocal of delay, and Vdd is the operating voltage. The variables k, Vt, and α can be set via the commands **setscalek** \leq (C.1.124) **setscalevt** \leq (C.1.125) and **setscalealpha** \leq (C.1.123). The default values are set to enforce a linear relation between operating frequency and operating voltage. If such behavior is not desired, the values of the delay equation variables should be set appropriately by the user of the simulator. Due to the non-algebraic relation between Vdd and delay, while the delay is easily calculated for a given choice of operating voltage, the solution of Vdd for given values of delay (i.e., setting the operating voltage given a requested setting of operating frequency), is not straightforward. The approach taken in the simulator implementation is to restrict the values of $\alpha = 0.5, 0.6, \ldots, 1.9, 2.0$, and the simulator only permits using those pre-determined values of α when scaling frequency.

The second alternative means of estimating (dynamic) power dissipation for a given execution window is through the use of circuit activity estimation. The simulator models several structural aspects of the processor architecture, such as the pipeline latches, register file read and write ports, address and data buses. The structures for both modeled ISAs which are modeled structurally were shown previously in Figure 4.1(a) and Figure 4.1(b). Monitoring the number of signal transitions on these structures enable qualitative comparison between the expected dynamic power dissipation while executing different applications, or while employing different system architecture configurations. This modeling facility however does not provide a direct readout of power dissipation, as the simulation framework does not incorporate any notion of the design- and fabrication-technology dependent capacitances. The output of the $ps \subseteq (C.1.92)$ command reports the dynamic signal transition count to-date, and it is also reported in the simulator output log file (sunflower.out), generated at the completion of simulation or at any point via the $dumpall \subseteq (C.1.29)$ (alias $d\subseteq (C.1.26)$) command.

While most of the facilities of the simulator are enabled via commands at runtime, facilities which may slow down simulation and may not be needed by casual users must be enabled at compile time in the sim/config.h configuration file, whose format is described in more detail in Section 10.2. For example, the flag SF_BATT therein enables modeling of the bat-




Fig. 5.1 Organization of battery subsystem. The voltage regulator (DC-DC converter) is required to obtain a constant voltage to power electronics, due to dependence of battery cell terminal voltage on battery state of charge.

tery, while the flag SF_BITFLIP_ANALYSIS a enables the circuit activity estimation modeling.

The third facility for power estimation is a coarse-grained mode-based power estimation facility, which uses configuration-specified fixed power dissipations for the processor active and idle modes. These mode power dissipations are set via the **forceavgpwr** \leq (C.1.41) command, which takes two arguments, the active and idle mode power dissipations. Using this power estimation facility bypasses the instruction-level power estimation, but it may be used in conjunction with the circuit activity estimation.

5.2 NON-IDEAL POWER SOURCES AND VOLTAGE REGULATORS

Each processing node must be attached to a source of energy. The first order effects of discharge rate, voltage regulator efficiency, etc., are modeled, and battery dependent characteristics such as the dependence of the battery terminal voltage on state of charge, and the DC-DC converter efficiency curve may be supplied by the user. The default battery parameters are for a Panasonic CGR18 family Lithium Ion battery. The default voltage regulator characteristics are those for a Dallas Semiconductor/MAXIM MAX1653.

5.2.1 Battery Subsystem

The simulator includes a detailed discrete-time battery modeling engine based on [2]. In brief, the model takes into account properties of battery cells, such as dependence of battery terminal voltage on the *state of charge (SOC)* of a battery, dependence of usable capacity on discharge rate, and dependence on the rate of change of current over time. In order to provide

a constant voltage to the powered electronics in the face of variation in battery terminal voltage over time, a *voltage regulator* (DC-DC converter) provides voltage stabilization, at the cost of a loss due to inherent inefficiencies in the conversion. A simple organization of a battery powered system is shown in Figure 5.1 to illustrate this further.




Fig. **5.2** Variation of battery cell terminal voltage over time for a nominal current draw of 150,mA from outside the battery subsystem.

In order to model different types and sizes of batteries and voltage regulators, the model (and its implementation in the simulator) uses lookup tables (LUTs) and additional constants to capture empirical characteristics of specific batteries. The default battery characteristics employed in our implementation, are those for a lithium ion cell from the Panasonic CGR18 family. The supplied models in the simulator distribution, which may be loaded during a given simulation configuration, currently include models for the Panasonic CGP345010, Panasonic CGP345010g, Panasonic CGR17500 and Panasonic CGR18650HM. The voltage regulator characteristics employed are those for a Dallas Semiconductor/Maxim MAX1653 device. Additional supplied models that may be loaded at simulation time are for the TI TPS61070, TI TPS61071, TI TPS6110x and TI TPS6113x voltage regulators. User lookup tables may be loaded into the simulator to mimic other device's characteristics, for both the battery cell or other kinds of energy storage devices such as supercapacitors, and other voltage regulators.




Fig. **5.3** Variation of components of battery model with time for a nominal current draw of 150 mA from outside the battery subsystem.

Figure 5.2 shows the dependence of battery terminal voltage with time for a nominal discharge rate of 150 mA. The data in Figure 5.2 also includes the effect of voltage regulation, and depicts the lumped behavior of the battery cell if the entire battery subsystem were attached to electronics that had a constant current draw of 150 mA.

Battery self-discharge is modeled by specifying a battery leakage current, which can be changed from its defaults via the **battileak** \subseteq (C.1.6) command. The other components of the battery properties are illustrated in Figure 5.3. The parameters of interest in this work are V_r , a measure of the rate of discharge, V_{rate} , a low-pass filtered version of V_r , and V_{lost} , which models the dependence of battery terminal voltage on the magnitude of V_{rate} for a particular battery type (from a lookup table). Lastly, V_C models the instantaneous state of charge, taking in to consideration V_{lost} .

The battery low-pass filter capacitance and resistance can be set via the **battef** \leq (C.1.3) and **battrf** \leq (C.1.9) commands. The points on the battery discharge profile lookup table can be set via **battvbattlut** \leq (C.1.11) and **battvbattlutnentries** \leq (C.1.12) commands, while the points on the voltage regulator efficiency curve can be set via the **battetalut** \leq (C.1.4) and

battetalutnentries \leq (C.1.5) commands. The battery voltage sag as a function of drain current is specified via the **battvlostlut** \leq (C.1.13) and **battvlostlutnentries** \leq (C.1.14) commands. The battery nominal current draw associated with these lookup tables can be set by the **battinominal** \leq (C.1.7) command.

6 Interconnect and Network Modeling

Flexible modeling of interconnect networks in the Sunflower simulator is facilitated by an interconnect architecture made up of two components — *network interfaces* and *communication media* (also henceforth referred to as *network media*, *network segments*, *network links* or *communication links*). The communication media are the models of the actual interconnect links, and have properties such as the ability to permit single- or multi-access communication, communication bit rates, signal deterioration along the length (for wires) or area (for wireless channels) of the communication link, and so on. Separate from these communication media models, are models of the interfaces between the modeled processors and the communication medium. In the Hitachi SH processor model, a new standard hardware peripheral has been added to the system architecture, a multi-channel network interface, of which multiple communication interfaces may be instantiated. Each such communication interface on a single processor may be connected to a different communication medium, enabling the creation of arbitrary interconnect topologies between modeled computing systems.

Figure 6.1 illustrates the organization of an example network. The figure depicts an example network comprising nine nodes, connected in a topology consisting of 5 disjoint communication media. Some of the nodes, e.g., 2, 5, 7, and 8 have multiple network interfaces, and are




Fig. 6.1 Modeling of communication networks is separated into the modeling of *network interfaces*, connected to *communication media* to form communication topologies.

attached to multiple media through these interfaces. Some media, e.g., \mathbf{b} and \mathbf{c} are "multidrop" or shared links, while others (\mathbf{a} , \mathbf{d} and \mathbf{e}), are point-to-point.

Like other groups of commands related to the same functionality, commands related to the modeling of interconnect networks generally begin with the same prefix, in this case, **net**. The commands related to interconnect networks include **netcorrel** \leq (C.1.58), **netdebug** \leq (C.1.59), **netnewseg** \leq (C.1.60), **netnodenewifc** \leq (C.1.61), **netseg2file** \leq (C.1.62), **netsegdelete** \leq (C.1.63), **netsegfaildurmax** \leq (C.1.64), **netsegnicattach** \leq (C.1.67), **netsegpropmodel** \leq (C.1.68) and **file2netseg** \leq (C.1.39).

6.1 INSTANTIATING COMMUNICATION MEDIA: THE NETNEWSEG COMMAND

Interconnect links are instantiated with the **netnewseg** \subseteq (C.1.60) command. Each communication link may be configured for the following properties:

- *Frame size* data is transmitted on a communication link in groups of bytes referred to as a "frame".
- *Propagation speed* the propagation delay specifies the speed at which a signal travels in the communication medium, over the communication link. When modeling wired communication, this is taken to be the speed of light. Nodes in the simulation can have associated with them a location in 3-dimensional space, which will then be used in conjunction with the propagation speed to determine the propagation delay. For most simulation scenarios however, this parameter can be ignored.

- *Transmission speed* the transmission speed specifies the number of bits that are modulated per second, or the bit-rate of the communication medium.
- Maximum simultaneous accesses specifying a maximum number of simultaneous accesses permits a medium to be configured to behave like either a CSMA medium, such as Ethernet, or as a CDMA medium,
- *Failure probability and maximum failure duration* These are discussed further in the description of the failure modeling in Chapter 7.

6.2 INSTANTIATING NETWORK INTERFACES: THE NETNODENEWIFC COMMAND

The interface between applications executing over the microarchitectural simulation, and the modeled networks, is the *network interface*. In the Hitachi SH processor model, the original processor architecture was extended with a flexible network interface peripheral that permits the dynamic instantiation of multiple network interfaces; in the TI MSP430 model, the USCI (Universal Serial Communication Interface) serves as the network interface, and the number of network interfaces is thus fixed, and the **network interface** command is not relevant.

The **netnodenewifc** \subseteq (C.1.61) command takes as arguments the transmit, receive, idle and idle listening power dissipation settings, among other things. In order to ensure network interfaces are always compatible with the networks to which they are attached, network interfaces inherit all other properties (e.g., communication bit rate, failure configuration, etc.) from the interconnect link to which they attached. The transmission and receive power consumption of a network interface may however be configured independently of the properties of the link with which it is associated. The simulation of data transmission and receipt is kept cycleaccurate with respect to computation. The granularity at which data is transferred from one device to another is determined by the smallest cycle time of all the modeled processing devices.

6.3 SAVING AND LOADING NETWORK TRACES: NETSEG2FILE AND FILE2NETSEG

It is often desirable to be able to save a trace of the network traffic transpiring over an interconnect network, including both the data being communicated as well as sufficient information to re-create such traffic. The netseg2file = (C.1.62) command takes as parameter a file name, and saves all data traffic transpiring over the network to this file. The file format of such *network trace files* is detail in Section 10.11. These files can subsequently be loaded into a simulation via the **file2netseg** \leq (C.1.39) command. Naturally, such traces may also be created by other means, whether artificially or via capturing trace data from actual deployed networks, converted to the tracefile format, and loaded into simulations via the **file2netseg** \leq (C.1.39) command.

6.4 CONFIGURING NETWORK MEDIA SIGNAL PROPAGATION PROPERTIES

Interconnect links are seldom ideal carriers of bits from source to destination. Data to be transmitted is modulated over a carrier medium, and is in principle always subject to a variety of sources of signal degradation or other forms of interruptions. Such transmitted signal interactions, interference and degradation over distance is particularly relevant in the study of wireless communication links.

The Sunflower simulator enables the modeling of many of these signal propagation aspects of interconnection links, by harnessing the simulation framework's existing facilities for modeling the propagation of signals in environments, and their interactions with each other. An instantiated interconnect link within a simulation can be associated with a signal propagation model via the **netsegpropmodel** \subseteq (C.1.68) command. This command takes as arguments the identifier of the interconnect link, that of the signal propagation model (i.e., one out of members of a *signal group* as described in Chapter 8), and a minimum signal to noise ratio (SNR) specification. During data transmission, the strength of the associated signal at the location of the destination of the communication, relative to the net strength of other signals within the signal group, is used to calculate an instantaneous SNR at the destination. If this SNR is smaller than the minimum SNR specified in the **netsegpropmodel** \subseteq (C.1.68) command, then bit errors are introduced in the transmitted data. Since this approach harnesses the full implementation of signal propagation, interference and interaction models in the simulation framework, arbitrarily complex signal propagation models can be associated with interconnect links.

6.5 EXAMPLE

The following except from a simulation configuration file illustrates the ideas in the foregoing discussion.

```
. . .
--
       Signal source "A"
       Due to the proximity of the sensors in the original experiment @ PARC,
       we use a Ricean model for the RF propagation, w/ received Pr = K/d^n, n = 2
--
       We set ambient RF noise at 1/100 of the Peak radio power.
sigsrc
                       1 "Radio propagation model"
                                                       0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 -2.0 0.0 0.0 0.0 0.0 0.0 0.0
                       0 0.0 0.0 0.0 1 " " 0 0.0 1
       Signal source "B"
       We set ambient RF sig strength to equal 1/10 strength of 89.1mW
       radio at sqrt(10^2+10^2)=14.14 units, and set minsnr to 9 (9 < 10)
                       1 "Ambient RF noise"
                                                                      1.0 0.0
sigsrc
                                                       0.0 0.0
0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0
                                       0.0\ 0.0\ 0.0\ 0.0\ 0.0\ 0.0\ 0.0
               0 0.0 0.0 0.0 1 " " 0 0.00004455 1
       Because PARC experiment uses broadcasts, it makes sense to do collision
       detection, hence we configure medium to be CSMA (width 1)
                       0 1024 300000000 38400 999 0 0 0 0 0 0 0 0
netnewseg
netsegfailprob
                       0.0
                       0 1000000
netsegfaildurmax
-- netseg2file
                       0 netseg0log
       The SNR is tuned for the spatial layout (below), so that only
       immediate neighbors in the topology get valid transmissions
                       0 3 9.0
netsegpropmodel
       Node instantiation, creation of a network interface, and attachment to
--
       an interconnect link
newnode superH
                       0\ 0.0891\ 0.0330\ 0.0000033\ 0.0330\ 0\ 0\ 0\ 0\ 256\ 256
netnodenewifc
netsegnicattach
                       0 0
retryalg
                       0 "none"
```

7 Fault Modeling

Device failures in computing systems may take a variety of forms, ranging from bit-level errors within a system microarchitecture, to whole-system failures. The consideration of failures of different kinds is of increasing relevance in computing system and computer architecture research, as trends in semiconductor device technology (smaller device feature sizes, migration to new gate, gate oxide and interconnect materials, lower operating voltages, smaller margins between operating and threshold voltages) while enabling increased performance, may result in increased susceptibility to fault sources such as high energy particles, ground bounce, and electromagnetic interference. The falling costs of semiconductor devices have also spurred many new applications of computing systems, and many of these new application domains are in environments where devices might be subject to non-ideal operating conditions (forests, deserts, car engines) and furthermore, may be difficult to reach to diagnose in the case of a hardware fault leading to a system failure. It is therefore of interest to consider the modeling of these diverse types of faults in system evaluation frameworks such as Sunflower.

7.1 MODELING FAILURES

The Sunflower simulation framework models failures in both processing devices and communication links. Failures in processing devices can be configured to manifest as intermittent stalls of the entire processing device, for the duration of the failure, or as bit-level data value inversion in the portions of the microarchitecture that are modeled structurally, such as the pipeline latches, register files, buses, and so on, shown shaded grey in Figure 4.1(a) and Figure 4.1(b). Failures in communication links manifest as intermittent loss of carrier for the duration of the failure, and may also be introduced implicitly when modeling wireless networks with radio propagation profiles, as detailed in Chapter 6. For both failures in devices and communication links, the failure rate and maximum failure duration are configurable. Correlated failures between processing devices and communication links can be modeled by specifying appropriate correlation coefficients for a given node-link pair.

The failure probabilities of interconnect links are specified with the **netsegfailprob** \leq (C.1.65) command, while that of nodes is specified with the command **nodefailprob** \leq (C.1.73). Correlation coefficients between node and network failures are specified using the **netcorrel** \leq (C.1.58) command.

8 Environment Models

Signals in the environment, such as light, sound or electromagnetic waves, drive the computation occurring in many embedded systems. This is particularly true in application domains such as wireless sensor networks, where the sole role of deployed computing systems is often to monitor and react to such signals in the environment. The presence or absence of a signal at a given location in space, its strength, rate of (amplitude) variation with time, etc., may all affect the occurrence of computation, in systems monitoring the phenomenon, and may even affect the *performance* of such computation. For example, signal processing applications processing values from sensors need to sample the (band-limited) signal at twice the maximum frequency component to prevent aliasing (Nyquist's criterion), and thus the amount of data needed to be processed by such a signal processing system, as well as the rate at which it must perform such computation, is dependent on the properties of the signal it is monitoring.

The environment in which a system is deployed may also have more indirect effects on computation. For example, temperature in a system will affect its leakage power dissipation, as well as the drift in any crystal driven oscillators. In a networked embedded system for example, such clock drift may then lead to the need for the implementation of a time-synchronization protocol, which may add additional computation and latency overhead, and so on.

The Sunflower simulator provides facilities for modeling the location, motion and timeevolution of signals in the environment of computing systems, and synchronizes this modeling with the low-level architectural simulation it performs. Instantiated processors are assigned a location and bearing (direction) in three dimensional space, and computation executing on processors may read from sensors tied to signals in the environment, as well as driving actuators tied to the environment.

8.1 NODE LOCATION, ORIENTATION AND TRAJECTORY DEFINITION

Node locations and their direction/orientation relative to a common reference "north" and "horizon" are specified when creating new nodes via the **newnode** \leq (C.1.70) command; the location is specified as an x, y, z triplet Cartesian coordinate in an arbitrary reference frame, while the orientation is specified as a ρ, θ, ϕ polar coordinate. The **newnode** \leq (C.1.70) command also permits the specification of a node location trajectory file (format detailed in Section 10.10), specifying any variation in the position and direction of the node with time. Node locations may also be changed dynamically using the **setloc** \leq (C.1.116) command, and a node's current location can be queried with the **locstats** \leq (C.1.51) command.

Node locations are used in determining the strength of signals sensed by a node, as signal definitions, described in Section 8.2, are associated with signal attenuation profiles.

8.2 DEFINING SIGNAL SOURCES, AND SIGNAL INTERACTIONS/INTERFERENCE

A signal in an environment is defined using the **sigsrc** \leq (C.1.134) command, and multiple signals being *subscribed to* (via **sigsubscribe** \leq (C.1.135)) by a sensor are termed a *signal group*. Each component in this group of signal sources has a defined signal propagation speed in space (relevant to changes in value), a signal attenuation profile equation, a signal trajectory specification file (format described in Section 10.9), and a signal sample value specification file (format described in Section 10.8), among other things.

The attenuation of signals with radial distance, r, is modeled by providing coefficients to the expression:

$$Amplitude(r) = S \cdot (A \cdot r^i + B \cdot r^j + C \cdot r^k + D \cdot r^l + E \cdot K^{(F \cdot r^m + G \cdot r^n + H \cdot r^o + I \cdot r^p)}), \tag{8.1}$$

Arbitrary signals can thus be modeled by regression, with reasonable accuracy. This approach lets a user choose the coefficients of r in the above equation to provide a good fit for many

functions that are likely to be of interest, while enabling efficient simulation. For example, a perfect fit for an attenuation function that has the shape of a standard normal distribution can be obtained as follows: set the coefficients S, E, F, K and q to 1, 1, e, -0.5 and 2 respectively, all other coefficients to zero.

Signal sources can have positive or negative amplitudes. Signal sources within a given group are summed to yield the final signal result, thus arbitrarily complex signal spatial distributions with properties such as directionality and non-radial profile can be created by defining appropriate members of a signal source group.

9 Stochastic processes in simulation models

Underlying both the modeling of bit-level and whole-system failures in the Sunflower simulator, is the generation of random events. For simulations which have long duration, it is desirable for any pseudo-random sequences they employ to not repeat. While useful for some simple applications, the standard C library pseudo-random number generation routines provided with most operating systems do not provide sufficiently high periodicity when simulating billions of random events. Fortunately, the research literature contains better solutions for generating pseudo-random numbers, and we have incorporated one of these [3] in the simulator.

9.1 GENERATING RANDOM VALUES FROM DIFFERENT DISTRIBUTIONS

Pseudo-random number generators typically generate values uniformly distributed on some support set. However, during systems evaluation, it is often desirable to use random numbers drawn from some other distribution, such as, e.g., a Gaussian, χ^2 , or a heavy-tailed distribution like the Pareto distribution. Standard textbook methods [4] facilitate transforming random variables taken from one distribution (e.g., uniform) to obtain random variables drawn

on a different distribution (e.g., exponential). The Sunflower simulation environment implements the generation of random variables from over twenty different distributions, shown in Figure 9.1. These distributions (with appropriate parameters,) can be used by a system architect to define the distribution of time between failures, duration of failures, or locations of logic upsets. *The current implementation of these random value generators is unfortunately rather slow for all but uniform and exponential distributions.*




Fig. 9.1 A high periodicity 64-bit pseudo random number generator is used as the basis for generating random variables from a large set of distributions. In addition to the distributions listed here, a distribution having a "bathtub" shaped hazard function is also provided.

9.2 ARBITRARY DISCRETE DISTRIBUTIONS

The simulation framework also permits the runtime (from the command line) definition of discrete distributions based on the built-in distributions, by specifying a range of basis values, the inter-basis-point distance, and the built-in distribution for assigning probabilities to these basis points. Such distributions are defined using the **initrandtable** \subseteq (C.1.46) command. Furthermore, arbitrary discrete distributions can be defined by defining a set of basis points and associated probabilities, using the **defindist** \subseteq (C.1.27) command.

9.3 RANDOM CONFIGURATION CONSTANTS, AND SIMULATOR IMPLEMENTATION VARIABLES AS RANDOM VARIABLES

While not currently activated for all parsed command arguments in the simulator, some simulator commands that semantically require a floating point value can instead take a specification for a random constant drawn from a specified distribution. Examples of this can be see in the $T_NEWNODE \ grammar production in sim/sf.y \ however.$

A further extension of this idea is the ability to instruct the simulator to randomly change the values of internal simulation state, with specified distributions for the delay between updates and the values supplied. This is implemented in the **registerrvar** \leq (C.1.99) command. The implementation of this facility has a lot of room for improvement, and has not yet been extensively tested.

10 Input and Output File Formats

A variety of file formats are used as input and generated as output by the simulation framework. All the file formats are plain text, and are intended to be both easily human-readable, as well as easily processed by machine.

10.1 THE CONFIGURATION FILE CONF/SETUP. CONF

The configuration file conf/setup.conf (relative to the root of the simulator source tree) defines forms the backbone of the simulator installation configuration. It defines the location of the installation for all utilities that need this information (in the variable SUNFLOWERROOT \blacksquare).

The host machine architecture is defined in the variable HOST , to elide the need for guessing it in the build process. The variable TARGET defines a *general name* for the default target architecture, while the variable TARGET-ARCH defines the specific target architecture and binary format configuration name as used by Gnu tools such as GCC and Binutils. Similarly, the lists SUPPORTED-TARGETS and SUPPORTED-TARGET-ARCHS define the list

of cross-compiler configurations that can be automatically built using the setup provided by the simulation infrastructure.

```
##
       You will want to change the following to suit your setup:
SUNFLOWERROOT = /tmp/sunflower-1.0-release-source-beta.3
               = powerpc-apple-darwin9
TARGET
               = superH
TARGET-ARCH
              = sh-coff
TARGET-ARCH-FLAGS = -DM32
##
       You do not necessarily need to change this stuff:
##
GCCINCLUDEDIR = $(SUNFLOWERROOT)/tools/source/gcc-3.2.3/gcc/ginclude/
PREFIX
               = $(TOOLS)/$(TARGET)
T00LS
               = $(SUNFLOWERROOT)/tools
               = $(T00LS)/bin
TOOLSBIN
TOOLSLIB
               = $(SUNFLOWERROOT)/tools-lib
APPS
               = $(SUNFLOWERROOT)/apps
CC
               = $(TOOLSBIN)/$(TARGET-ARCH)-gcc
CXX
              = $(TOOLSBIN)/$(TARGET-ARCH)-g++
F77
               = $(TOOLSBIN)/$(TARGET-ARCH)-g77
PROLACC
              = /usr/local/bin/prolacc
               = $(TOOLSBIN)/$(TARGET-ARCH)-1d
LD
AR
               = $(TOOLSBIN)/$(TARGET-ARCH)-ar
OBJCOPY
               = $(TOOLSBIN)/$(TARGET-ARCH)-objcopy
OBJDUMP
               = $(TOOLSBIN)/$(TARGET-ARCH)-objdump
AS
               = $(TOOLSBIN)/$(TARGET-ARCH)-as
SIZE
               = $(TOOLSBIN)/$(TARGET-ARCH)-size
GCCLIB
               = gcc
MAKE
               = make
RM
               = rm - rf
DEL
               = rm - rf
LOADER
               = $(SUNFLOWERROOT)/loaders/superHload/shload
SUPPORTED-TARGETS=\
               msp430\
               superH\
               ppc\
               arm\
               sparclite\
               mcore\
               v850\
               coldfire\
               h8\
               avr\
               x86\
```

10.2 THE CONFIGURATION FILES SIM/CONFIG. *


This file contains a set of compile-time flags for enabling various facilities that may not be needed by casual users, but which may have a large effect on simulator performance:

```
#define M32
#define SF_AUTO_QUANTUM
#define SF_CHATTY
#define SF_PHYSICS
#define SF_DEBUG
                            0
#define SF_NETWORK
                            1
#define SF_MOBILITY
#define SF_SIMLOG
                            1
#define SF_PAU_DEFINED
#define SF_BITFLIP_ANALYSIS 0
#define SF_POWER_ANALYSIS
                            1
#define SF_MEMTRACE
#define SF_BATT
                            1
#define SF_BATTLOG
#define SF_FAULT
#define SF_DUMPPWR
                            0
#define SF_VALUETRACE_ANALYSIS 0
#define SF_FT_TANDEM
                            0
#define SF_BPTS
#define SF_TRAJECTORIES
```

10.3 THE CONFIGURATION FILES SIM/CONFIG. *

48

The simulator build process uses the file config.ostype.machtype, where ostype is one of OpenBSD, darwin, darwin9.0, linux, posix and solaris, and machtype is one of i386, ppc and sparc, to determine platform-specific configuration for compiling the simulator. This configuration file also defines any platform-specific flags required in the build process, as well as possible platform-specific optimization flags. The contents of the sim/config.darwin-ppc file are shown below:



10.4 ARCHITECTURE SPECIFICATION FILES

The *architectural specification files (ASFs)* or *simulator command files* contain lists of simulator commands, and are typically used in defining a system configuration for simulation. The only formatting constraint on ASFs is that they can contain only valid simulator commands, at most one command per line. Comments are introduced with two minus characters, "-", and continue until the next newline.

10.5 SIMULATOR OUTPUT LOG FILES, SUNFLOWER.OUT

The simulator log file, sunflower.out is written to disk whenever the simulator exists. It is a plain text file consisting of four tab-separated columns. The first column is a whitespace-free string of the form Node%d, where %d denotes an integer node ID; the file contains summary statistics for all modeled processors, and this column is used to distinguish between the information for the various processors. The second column is a string identifying the statistic in question, and may contain whitespace. The third column contains the character =, and the fourth column is the value of the summary statistic.

10.6 PLATFORM-INDEPENDENT SIMULATOR COMPILATION OPTIONS FILE, CONFIG.H.

10.7 SECTION:CONFIGH

The configuration file sim/config.h contains flags for enabling various features of the simulator:

```
#define M32
#define SF_AUTO_QUANTUM
#define SF_CHATTY
#define SF_PHYSICS
                              1
#define SF_DEBUG
#define SF_NETWORK
                              1
#define SF_MOBILITY
                              0
#define SF_SIMLOG
                              1
#define SF_PAU_DEFINED
                              0
#define SF_BITFLIP_ANALYSIS
#define SF_POWER_ANALYSIS
                              1
#define SF_MEMTRACE
                              0
#define SF_BATT
#define SF_BATTLOG
                              0
#define SF_FAULT
                              0
#define SF_DUMPPWR
#define SF_VALUETRACE_ANALYSIS 0
```

10.8 SIGNAL SOURCE SAMPLE VALUES FILE

The signal source samples file is a plain text file which specifies a number of samples of a modeled signal, as floating point values. It contains as its first line the number of sample values in the file, and the remainder contains the sample values. The rate at which these sample values are used to update a modeled signal, as well as the option of whether or not the values are looped in simulation, is specified as the sample rate parameter to the signal source samples file.

10.9 SIGNAL SOURCE TRAJECTORY FILE

The signal source trajectory file is a plain text file which specifies a list of way points (x-, y- and z- location) of a modeled signal. It contains as its first line the number of location values in the file, and the remainder contains the location coordinates. The rate at which the locations are used to update a signal model, i.e., the rate of motion of the signal source, is defined in the **sigsrc** \leq (C.1.134) command which references the signal source trajectory file as the trajectory rate parameter.

10.10 NODE LOCATION TRAJECTORY FILE

The node location trajectory file specifies the motion and change in heading of a system in its environment. The first line of the node trajectory file specifies the number of samples within the file, and the remainder of the file contains a list of tuples of x-, y-, z-location and heading (in degrees, with 0 degrees being a heading to a common "north" reference).

10.11 NETWORK TRACE LOG FILE

The network trace log file contains a dump of the traffic traversing a network. It may also contain additional markers to enable the correlation of the data frames represented within the trace, with operating occurring within the simulated processor, such as with state within simulated applications.

Each dumped data frame within the trace consists of nine field: a timestamp, the actual frame data, an indicator of the frame size, indicators of the source and destination nodes, a broadcasts indicator, information about which of the senders possibly-multiple network interfaces generated the data frame, and an indicator as to whether the frame originated from a device being simulated on another simulation host (relevant only to distributed simulations. All other data in the trace file is preceded with a comment indicator ("--"), An example snippet from a trace log file showing a captured data frame, as well as a marker containing various statistics about the state of the sending node prior to the generation of the frame, is shown below:

```
--Tag NODE3_NETTRACEMARK_TAG_4{
--Node3 "ICLK" = 16529673
```

```
"CLK" = 1030616
--Node3
                  4.132418E+00
          "TIME" =
"dyncnt"
--Node3
--Node3
                         1030616
--} Tag NODE3_NETTRACEMARK_TAG_4.
Timestamp: 4.133721E+00
7F C4 6E F3 61 E3 71 FC 00 00 00 36 00 00 3F 0D 54 33 00 00 00 00 00 00
00 00 00 41 6C 76 8D 41 6C 76 8D 41 6C 76 8D 00 3F 0D 54 00 00 00 00
00 00 00 00 00 00 00 00 .
Bits left: 0x00000400
Src node: 0x00000003
Dst node: 0xFFFFFFE
Bcast flag: 0x0000001
Src ifc: 0x00000000
```

Parent netseg ID: 0x00000000 from_remote flag: 0x00000000

11 Cross-Compilation Toolchain

11.1 OVERVIEW

Benchmarks executing over the simulation framework are compiled with GCC and linked against relevant libraries (usually, Newlib, the embedded C library). All the necessary configuration is in place to enable you to build the GCC cross-compiler by issuing the command **make cross** of from the root of the simulator source tree, after having performed the requisite editing of the simulator configuration file <code>conf/setup.conf</code> as described in Chapter 2.

11.2 MISCELLANEOUS NOTES AND POINTERS

This section contains various notes and observations made in getting the cross-compilers to build on various platforms. All of the observations made here have already been integrated into the source tree. This information is provided here as it might aid users who run into similar issues on new platforms.

54

The cross-compiler tools are currently setup by default to only build the C compiler, $gcc \not \approx$, and not the C++ compiler, $g++\not \approx$. The cross compiler can be used to generate a C++ compiler, and indeed it has been used in that manner in the past, with $g++\not \approx$ and libstdc++. The current tools/Makefile rachtarrow contains the necessary rules to pursue this path. Additional changes required include adding "c++" to the "languages=" option, and possibly to employ the rule command make all-gcc rachtarrow within tools/Makefile rachtarrow for building gcc rather than just make.

Initial attempts to build Binutils 2.16.1 on MacOS 10.4 (Intel) failed, because the MacOS make has an implicit rule for handling ".m" files (the MIME type for Objective-C files in MacOS), and this is not what is needed for one of the rules in building gprof. See http://sources.redhat.com/ml/binutils/2005-12/msg00085.html for a discussion. This problem was solved by adding the "-r" flag to the build of Binutils in the Makefile, which causes make to ignore implicit rules.

The -disable-nls flag was added to the Binutils configure since we don't need internationalization

In the past, the final stage in the build of gcc-4.1.1 broke due to something related to libssp. As libssp is not needed, it has also been disabled in the configure flags.

Other items to disable in the configure flags in the future, include the building of the man pages for the cross compiler.

12 Loading and running a single application

12.1 SIMPLE EXAMPLE: A C LANGUAGE BUBBLE SORT IMPLEMENTATION

The simulator distribution includes the source and pre-compiled binaries for, among other examples, a simple <code>bubblesort</code> implementation, in the directory <code>benchmarks/source/bubblesort/</code>. The implementation of the bubble sort is in the file <code>benchmarks/source/bubblesort/bsort.c</code>, and the input to be sorted is included from the file <code>benchmarks/source/bubblesort/bsort-input.h</code>. This latter file contains a C array definition, containing the characters of a small passage of text and was generated from the file <code>benchmarks/source/bubblesort/input.txt</code>. The Makefile, which directs the compilation of the source files, compiles the C source, along with an assembly language stub (in Hitachi SH assembler) for initializing the processor, since the application will be executed in the absence of an operating system, directly over the modeled processor. The assembly language stub initializes the processor, sets up the stack pointer, and then jumps to the C code. The bsort application makes calls to a routine <code>print Y</code>, which is a minimal implementation of the <code>print Y</code> routine from the standard C library.

The Makefile in the bubblesort build directory defines a variable TREEROOT \blacksquare , which specifies the root of the simulator installation directory, and is used to reference the simulator installation configuration file, conf/setup.conf \frown . This is used to obtain various configuration information, such as which target architecture to compile for by default, and so on.

To compile the bubblesort application, given that the compilation tools have been correctly installed, change directory to benchmarks/source/bubblesort/ and type make ...

This will build the bubblesort application from the C language source, and generate, among other things, a binary in S-RECORD format, bsort.sr. Binaries to be run over the simulator are in Motorola S-RECORD format and end in the suffix .sr. The bubble sort application is supplied pre-compiled, so even prior to building the cross-compiler, the built binaries necessary for loading into the simulator (i.e., bsort.sr), will already be present.

12.2 RUNNING THE COMPILED BUBBLE SORT APPLICATION

After starting up the simulator, a binary may be loaded into the simulated processor's memory using the **srecl** command. To load a single binary into the simulator for simulation, type **srecl** *filename*. To run the program, entering the $\mathbf{run} \subseteq (C.1.106)$ command marks the processor to which the command console is currently attached as "runnable", *and this must be followed* by the $\mathbf{on} \subseteq (C.1.80)$ command, which actually initiates simulation.

Figure 12.1 shows a screen capture of a session where a user starts up the simulator (./sf), creates a battery (**newbatt 0 1.0** \leq) and attaches the current processor node to it (**battnodeattach 0**), loads the bubblesort binary into the simulated machine's memory (**srecl bsort.sr** \leq), and runs it (**run** \leq (C.1.106) and then **on** \leq (C.1.80)). The **run** \leq (C.1.106) command marks the current processor node (node 0, as shown in the leftmost side of the simulator prompt) as *runnable*. The **on** \leq (C.1.80) command acts as the "Big Switch" to turn the simulator off or on. After the user enters the **on** \leq (C.1.80) command, the simulator begins the execution of the instructions that were previously loaded into the simulated machine's memory.

Figure 12.2 shows the command console at the end of simulation of the bubble sort application. The simulator halts the simulation and prints some statistics when the application executes a <code>exit() T</code> system call, which is eventually seen by the simulator as an exception. In the figure, this simulation took 0.05 seconds on the host machine that was running the simulator. The simulated time elapsed, from the point of view of the simulated processor is 6.6135E-4 seconds which corresponds to the simulated processor taking 39,681 clock cy-

```
opyright (C) 1999-2002 P. Stanley-Marbell
his software is provided with ABSOLUTELY NO WARRANTY
 ew node created with node ID O
1ISSPENALTY=100
Cache initialised with zero size
done with cacheinit...
done with resetcpu...
riming Decode Cache...done.
<u> Initialising random numb</u>er generator with seed 876163...
[ID=0 of 1][PC=0x8000000][3.30E+00V, 6.00E+01MHz] newbatt 0 1.0
[ID=0 of 1][PC=0x8000000][3.30E+00V, 6.00E+01MHz] battnodeattach 0
[ID=0 of 1][PC=0x8000000][3.30E+00V, 6.00E+01MHz] srec1 BENCHMARKS/c/bubblesort/
osort.sr
oading S-RECORD to memory at address 0x8001000
[ID=0 of 1][PC=0x8001000][3.30E+00V, 6.00E+01MHz] run
                            argc=0
R5=[0x81fdf00]
args=[],
R4=[0x0]
Running..
ID=0 of 1][PC=0x8001000][3.30E+00V, 6.00E+01MHz] on
```

Fig. 12.1 Loading and running a single binary on the simulator

cles to execute the bubblesort application. These 39,681 clock cycles correspond to 6.6135E-4 seconds since the processor is assumed¹ to have a cycle time of 16.6667 ns, corresponding to an operating frequency of 60 MHz. Given the number of processor cycles simulated, and the time taken to perform this simulation on the host machine, the simulator reports a *simulation rate* of 793.62 K Cycles/Second. The energy consumed by the processor in executing the bubblesort program is reported as 5.448111E-04 Joules, and is also obtainable by entering the $ps \leq (C.1.92)$ command at the command line. In Figure 12.2, The output is

```
[Sing to me of the man, Muse, the man of twists and turns...]
[ ,,...MSaaadeeeeffghhiimmmnnnnnooorsssstttttuuw]
```

At any point during, or at the end of the simulation, the user may enter commands to probe the state of the system, as the command line operates asynchronously from the simulations.

¹This is actually not an assumption, but the actual speed at which the modeled processor runs, with respect to the empirical power measurements that are integrated into the simulator. However, in terms of functional simulation, only the number of clock cycles simulated have any real significance.

Fig. 12.2 Sample output from the end of a simulated application. The simulator halts the simulation and prints some statistics when the application executes a exit() system call, which is eventually seen by the simulator as an exception.

The are numerous commands that users may use to probe or modify the state of the simulated machine. Figure 12.3 shows the output of the dumpregs \subseteq (C.1.32) command, which displays the contents of the machine's general purpose registers.

A user may modify the machine state arbitrarily, since the *entire instruction set of the simulated machine is available to the user as commands*. For example, given the state of the machine's register file as displayed in Figure 12.3, to copy the contents of the register R2 to the register R7, a user could do this by issuing the appropriate Hitachi SH instruction, the MOV instruction, from the command line. Prior to doing this however, the simulator's modeling of the pipeline must be disabled, in order for the instruction to be executed as soon as it is issued, using the $pd \leq (C.1.85)$ command, as illustrated in Figure 12.4

The **dumpregs** \leq (C.1.32) command is now issued again, and it shows that registers R2 and R7 now have the same value of 0x00fffffe88, as shown below in Figure 12.5.

```
Simulated Clock Cycles = 39681
Instruction Simulation Rate = 793.62K Cycles/Second.
Estimated CPU-only Energy = 5.448111E-04
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz] dumpregs
         [0x00ffffffff]
         111111111111111111111111010001000
                                [0x00fffffe88]
                                [0x00fffffe88]
         111111111111111111111111010001000
         [0x00000000000]
         [0x00000000001]
         [0x0000000000a]
         [0x00000000000]
         0000000000000000000000100001000
                                [0x0000000108]
         [0x0000000000]
         [0x0000000000]
         [0x0000000000]
         [0x00000000000]
         [0x0000000000]
₹13
         [0x00000000000]
         [0x0000000000]
         000010000001000000000000000000000
                                [0x0008100000]
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz]
```

Fig. 12.3 Loading and running a single binary on the simulator

```
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz]
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz]
[ID=0 of 1][PC=0x8001012][3,30E+00V, 6,00E+01MHz]
[ID=0 of 1][PC=0x8001012][3,30E+00V, 6,00E+01MHz]
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz] pd
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz]
                                  dumpregs
          [0x00ffffffff]
                                   [0x00fffffe88]
          111111111111111111111111010001000
          111111111111111111111111010001000
                                   [0x00fffffe88]
          [0x00000000000]
          [0x00000000001]
          00000000000000000000000000001010
                                   [0x0000000000a]
          [0x0000000000]
          0000000000000000000000100001000
                                   [0x0000000108]
          [0x0000000000]
          [0x0000000000]
          [0x00000000000]
          [0x00000000000]
          [0x00000000000]
?13
          [0x00000000000]
R14
          [0x0000000000]
215
          [0x0008100000]
[ID=0 of 1][PC=0x8001012][3.30E+00V, 6.00E+01MHz]
                                  mov r2, r7
ID=0 of 1][PC=0x8001014][3,30E+00V, 6,00E+01MHz]
```

Fig. 12.4 Loading and running a single binary on the simulator




Fig. 12.5 Loading and running a single binary on the simulator

13 Extended Example

13.1 OVERVIEW

The previous chapter illustrated the basics of loading and executing an application over the simulator. This chapter carries the basic concepts introduced further, and presents the implementation and simulation of a larger application that executes over a network of multiple processors. The majority of the material presented in this section is specific to the target *architecture* used in the examples here — the Hitachi SH processor model.

13.2 A SOFTWARE-DEFINED RADIO APPLICATION

As the illustrative example in this chapter, we will employ a software-defined radio or *software radio*, application, partitioned for execution over a network of processors. The software radio application (henceforth, *swradio*), is partitioned into 5 components—*Source*, *LPF*, *Demod*, *EQ* and *Sink*— as shown in Figure 13.1(a). Each of these components is implemented as a standalone application, which executes on a single processor, and communicates with the other components over an interconnect.




Fig. **13.1** Software radio application, showing computation stages ((a), top), with further partitioning of the EQ stage, ((b), bottom).

The *Source* stage generates samples at a fixed rate, which it send to the *LPF* stage over the network, and so on. Due to the mismatch between the computational requirements of the different stages, the throughput of the application might be limited by the slowest or most compute-intensive stage, which happens in this case to be the EQ stage. In other words, the fraction of time spent idle for the different processors on which the stages of the application run will be mismatched. In order to provide a better balance of CPU utilization therefore (and also to improve throughput), the EQ stage is further partitioned into 8 copies (Figure 13.1(b)), which receive (and process) samples round-robin. This breaking up of the EQ stage is essentially a high-granularity implementation of the well-known software pipelining technique.

Thus, rather than the *Demod* stage sending all its data to a single *EQ* stage, it sends the data, round-robin, to each of the 8 different instances of the *EQ* stage, running on 8 different processors. In the steady state, one of these 8 *EQ* stages will produce a processed sample each period, though their processing of samples will overlap in time.

The implementation of the *swradio* application resides in benchmarks/source/swradio/ >> Common routines used by each of the stages is in swradio-common/, at the root of this directory. The implementations for each application

(recall that these will each be compiled to run stand-alone on a single processor) reside in separate directories, named appropriately. Each of these components is structures in a manner similar to approach described in Section 13.3.3, and executes directly over the processor, in the absence of an operating system.

The file benchmarks/source/swradio/swr.m is an *architectural specification file* (*ASF*) for the software radio simulation. It defines the hardware architecture that is modeled by the simulation framework — the instantiated processors, their properties (memory size, clock speeds, and so on), the interconnect linking the processors and its properties, and so on.

The top-level directory of the swradio application contains a Makefile. Executing a "make" in this directory builds all the components of the partitioned application, and copies the resulting individual binaries to be loaded to the various processors (i.e., the <code>.sr</code> files), into the top level directory.

If you change the swradio application source and recompile, remember to copy *.sr from the subdirectories into the top-level directory containing the architectural specification file, for the changes to have any effect in the simulation.

13.3 INTERACTION BETWEEN APPLICATIONS AND LOW-LEVEL MACHINE STATE

For those familiar with writing software for embedded microcontrollers, implementing, or porting operating systems for general purpose microcomputer systems, most of the topics of this section may be skipped. If familiar with ideas such as *memory maps* and *memory mapped I/O*, this section may be skipped to go directly to Section 13.3.5.

13.3.1 Memory Map

The *memory map* of a system specifies the organization of the physical¹ address space seen by the processor.

Figure 13.2 illustrates the memory map of the Hitachi SH version of the architecture modeled by the Sunflower simulator. The base of the address space is at memory address 0x8000000. The region of memory beginning at address 0x8000600 contains the *interrupt vector base*. On the occurrence of an *interrupt* (a hardware generated exceptional condition) or *exception*

¹The discussion in this section sidesteps discussions of virtual memory organizations, as it is not of relevance here.




Fig. **13.2** Memory Map of the Hitachi SH machine model in the Sunflower simulator.

(a software generated exceptional condition), execution vectors to this address, and code in this region of memory is executed. Code at the interrupt vector base address must perform necessary saving of register state, determine the actual cause of the exceptional condition (i.e., the type of interrupt or exception raised) and call the appropriate routines to handle the condition. The type of interrupt or exception is determined by reading the EXCP_INTEVT or EXCP_EXPEVT memory mapped registers respectively.

Memory mapped registers are mapped to a separate region of memory starting at 0xFFFF0000 and ending at 0xFFFFFF0. The manner in which such memory mapped registers are accessed is described in Section 13.3.2. The mapping of registers to particular memory addresses are listed in sim/devsim7708.h in the simulator source distribution. In the simulator's implementation of the Hitachi SH architecture, in addition to architecture speci-

fied registers, several new registers have been added to provide interfaces to new facilities such as network interfaces, pseudo-random number generators, and the like.

The region of memory from 0x8001000 upwards is used to as application memory. The upper limit is bounded by how much memory is configured for a simulation. For example, for a configured memory size of 1 MB, as in Figure 13.2, the memory space spans 0x8000000 to 0x80FFFFF. The default memory size is defined in the simulator source file $sim/main.h \nearrow$; the size of modeled memory can be adjusted with the **sizemem** \le (C.1.136) simulator command.

In applications currently distributed with the simulator, the lower region of memory (from 0x8001000 to 0x8003000), is typically used exclusively for a *monitor* or *firmware* application. The region of memory above 0x8003000 is used to hold general application code, followed by the application heap (growing upwards from the end of the application code) and the stack (for both the monitor and ordinary applications) growing downwards from the top of memory. The region of memory occupied by an application or the monitor, is further broken down into regions for code (text), initialized data (data) and uninitialized data or bss².

13.3.2 Memory Mapped I/O

In the Hitachi SH architecture, several of the processor status facilities are implemented as *memory mapped registers*. These are essentially words in the memory space which when read, yield the value of a hardware system register. For example, the EXCP_INTEVT memory mapped register mentioned in Section 13.3.1 is a hardware register which is accessed by reading from memory address 0xFFFFFD4. Some memory mapped registers are byte addressed, others are word (16-bit) addressed, and yet others are long-word (32-bit) addressed. The header file sys/kern/superH/sh7708.h defines macros to enable easy access to all the memory mapped registers in the modeled Hitachi SH architecture.

In practice, applications executing over the simulator do not need to be concerned with these memory mapped registers, unless they wish to interact directly with built-in peripherals, or peripheral extensions to the architecture created by the user. Routines for simplifying the access to many of the peripheral devices are already implemented and provided with the simulator distribution. These routines can be found in benchmarks/source/port/ , and are described in more detail in the following sections.

²The term bss is a historical vestige from UNIX. It stands for *Block Started by Symbol*.

13.3.3 Considerations for applications executing in absence of an operating system

The simulation framework provides many facilities for executing off-the-shelf applications, including traditional computer architecture benchmark suites such as SPEC, MiBench and ALPBench, typically intended for execution over an operating system. In some applications however, it is desirable to expose more details of the underlying system architecture to applications. This is desirable when, e.g., implementing applications which interact with peripherals such as timers or network interfaces. In such applications which interact with hardware peripherals, application developers have two options — to employ an operating system (OS), or to interface applications directly to hardware. In many system evaluations, it is desirable to take the latter approach, removing from consideration any additional behaviors that may be introduced by an OS. This section details the interface to hardware seen by such applications. It is also of relevance to developers intending to port an operating system implementation to the simulation platform.

Applications executing in the absence of an operating system are generally constructed as a main event loop, with interrupts handled asynchronously by an interrupt handler. The primary challenge here is to ensure that data structures which are modified asynchronously do not adversely affect the execution of the main event loop. In the absence of an operating system, it is not possible to perform operations like sleeping on signals or scheduling events to be executed at a later time, unless a state machine of some sort is added to the application implementation. It is therefore necessary to use global variables to exchange information in both ways, between the main event loop and the interrupt handler. An important rule to follow is the following: always declare variables to be used to exchange information between the main event loop and the interrupt handler as volatile. This ensures that the C compiler will generate code that ensures that variable updates always occur, even when the compiler thinks such updates can be optimized away. The reason this is important is that, if the main event loop is something like the following:

```
int flag;

flag = 0;
while (flag)
{
    print("hello");
}
```

then the compiler might think that since the variable flag is never updated in the body of the loop, it can decide not to generate code for the while loop in its *dead code elimination phase*. If the variable flag is modified by the interrupt handler, this will however be an incorrect optimization to make. To tell a C compiler that a variable might be changed asynchronously, such a variable must be marked as volatile. For example, the following is a corrected implementation of the above:

```
volatile int flag;
flag = 0;
while (flag)
{
        print("hello");
}
```

13.3.4 Register calling conventions on the Hitachi SH

On the Hitachi SH, the first four *words* of arguments to a function are passed in registers R4 to R7, with subsequent arguments pushed on the stack, in reverse order, such that the first argument not passed in a register will be lowest in the stack [1]; arguments that are multi-word will take up multiple of these registers, and arguments may even partly reside in registers (R7) with the remainder on the stack. Function return values are passed in in R0.

13.3.5 Interrupts generated by Sunflower

The simulator generates many types of interrupts which can be disabled or must otherwise be handled by applications. Every millisecond, if enabled, a *clock interrupt* is generated, and on such an interrupt, the memory mapped interrupt code register, <code>EXCP_INTEVT</code> will have the value <code>TMUO_TUNIO_EXCP_CODE</code>. Similarly, *network interface interrupts* and *battery low interrupts* have the interrupt codes <code>NIC_RX_EXCP_CODE</code> sepectively.

13.3.6 Utility routines: devnet_xmit(), udelay()

68

Routine	Description	Source	Headers	
int devexcp_getintevt(void)	Get Interrupt event #	benchmarks/misc/port	"devexcp.h"	
int devloc_getorbit(void)	Get orbit	benchmarks/misc/port/	"devloc.h"	
int devloc_getvelocity(void)	Get velocity	benchmarks/misc/port/	"devloc.h"	
int devloc_getxloc(void)	Get x-location	benchmarks/misc/port/	"devloc.h"	
int devloc_getyloc(void)	Get y-location	benchmarks/misc/port/	"devloc.h"	
<pre>int devloc_getzloc(void)</pre>	Get z-location	benchmarks/misc/port/	"devloc.h"	
void devlog_ctl(uchar *cmd)	Rabbit hole	benchmarks/misc/port/	"devlog.h"	
<pre>int devnet_xmit(uchar *dst, int proto, uchar *data, int nbytes, int whichifc)</pre>	Transmit data to node dst	benchmarks/misc/port/	"devnet.h"	
<pre>void devnet_recv(uchar *recvbuf, int nbytes, int whichifc)</pre>	Retrieve data from receive buffer	benchmarks/misc/port/	"devnet.h"	
ulong devnet_getfsz(void)	Get frame size	benchmarks/misc/port/	"devnet.h"	
ulong devnet_getncr(void)	Get NIC status	benchmarks/misc/port/	"devnet.h"	
ulong devnet_getspeed(void)	Get link speed	benchmarks/misc/port/	"devnet.h"	
int devnet_ctl(int cmd, int val)	Configure NIC	benchmarks/misc/port/	"devnet.h"	
<pre>void devnet_framedelay(int nframes)</pre>	Determine latency	benchmarks/misc/port/	"devnet.h"	
ulong devnet_getncolls(void)	Get # collisions	benchmarks/misc/port/	"devnet.h"	
ulong devnet_getncsense(void)	Get # carrier sense errs.	benchmarks/misc/port/	"devnet.h"	
ulong devrand_getrand(void)	Get a random #	benchmarks/misc/port/	"devrand.h"	
void devrand_seed(ulong seed)	Seed the rand. gen.	benchmarks/misc/port/	"devrand.h"	
ulong devrtc_getusecs(void)	Get time in μ s	benchmarks/misc/port/	"devrtc.h"	
void devtag_write(int which, Tag *t)	Write Tag	benchmarks/misc/port/	"devtag.h"	
Tag devtag_read(int which)	Read Tag	benchmarks/misc/port/	"devtag.h"	
ulong devtag_rttl(int which)	Read Tag TTL	benchmarks/misc/port/	"devtag.h"	
void devtag_wttl(int which, ulong age)	Set Tag TTL	benchmarks/misc/port/	"devtag.h"	

Table 13.1 Helper routines often used within applications. These routines take out some of the drudgery of accessing modeled peripherals. For example, devnet_xmit() takes care of writing the supplied data to the NIC transmit register, word at a time.

benchsrcudelay() routine provides a calibrated busy microsecond delay. Table 13.1 lists the currently available helper routines, the location of their implementation in the source tree, and the necessary header files that must be included to use them. These routines are currently not compiled into a library, but rather, must be complied together with applications that need them.

13.4 IMPLEMENTATION OF SOFTWARE RADIO APPLICATION

The directory benchmarks/source/swradio/ contains the implementation of the swradio application. The top-level directory contains the sub-directories swradio-demod, swradio-eq, swradio-lpf, swradio-sink and swradio-source, corresponding to the implementations of the demodulator, equalizer, low-pass filter, sink and source stages of the application, as described previously in Section 13.2. The following sections describe the various components that go into the final compiled application.

13.4.1 The Makefile

The Makefile in the top-level directory drives the execution of the Makefiles in the subdirectories corresponding to each stage of the swradio application.

The Makefile in each subdirectory determines which source files are compiled into a given binary, their dependencies and the tools necessary for their compilation. Like most of the Makefiles for benchmarks and applications for execution over the simulated hardware, which are provided in the simulator distribution, each swradio stage's Makefile contains a variable, PROGRAM, set to the name of the primary C source file of the application. This makes it possible to copy over the Makefile for most of the examples, change the variable name, and add the appropriate new C source file, and just type *make* to build a new application. The variable OBJS specifies the list of object files that will be linked into the final binary, and the remainder of the Makefile provides rules for building these object files. One important point to note is that the object file, init.o should be the first in the object file list. This is because it is the assembled startup assembly code that must reside at the bottom of the final compiled binaries memory map.

13.4.2 Startup code: init.S

The init.S file contains the assembly startup code. It sets up the stack by setting register R15 of the machine to contain the highest address in memory, then calls the C code, startup() \(\mathbf{T}\). Note that the "initialization" or "main" routine in the C source must therefore be called startup(). The reason for not calling it main() \(\mathbf{T}\) has to do with the special treatment of the symbol main \(\mathbf{T}\) by C compilers, and is beyond the scope of this manual.

```
.align 2
start:
        /*
                Clear Status Reg
                                         */
                #0, r0
        AND
        LDC
                r0, sr
        /*
                Go!
                         */
        MOVL
                stack_addr, r15
        MOVL
                start_addr, r0
        JSR
                @r0
        NOP
        /*
                SYSCALL SYS_exit
                                         */
                #1, r4
        mov
                #34
        trapa
        /*
                Main body of code in 1.S is not shown for brevity
        /*
                                                                           */
        /*
                                                                           */
        .align 2
stack_addr:
                (0x8000000 + (1 << 20))
        .long
start_addr:
        .long
                _startup
```

13.4.3 Implementations of the swradio stages — example: swradio-demod/swradiodemod.c

The signal processing stages of the swradio application are implemented as self-contained applications, each executing over a single processor, which communicate by exchanging packets over interconnection links. The demodulator stage of the swradio pipeline is implemented in swradio-demod/swradiodemod.c.

It includes several header files and their dependencies, for interfacing with peripherals such as the network interface ($sim/devnet-hitachi-sh.h \nearrow$) and the management of interrupts and exceptions ($sim/devexcpt.h \nearrow$). Also included are header files containing macros for interacting with the hardware peripherals via memory mapped registers ($sim/devsim7708.h \nearrow$), a header file defining abbreviations for

type names, such as uint, uchar and so on (sim/sf-types.h), as well as some header files which are part of the simulator source (sim/network-hitachi-sh.h), sim/interrupts-hitachi-sh.h), which define various constants needed for interaction with the peripherals.

The entry into the demodulator implementation is via the function $startup() \Upsilon$. This function first installs the interrupt handlers (via hdlr_install() \Upsilon', which copies the assembly instruction defined between _vec_stub_begin \Upsilon' and _vec_stub_end \Upsilon' in init.S to the interrupt vector base), then proceeds through two phases of perpetually waiting for incoming packets, and processing them.

The incoming packets trigger the execution of the interrupt handler (<code>intr_hdlr() Y</code>), which determines the source of the interrupt using the facilities of the <code>devexcp_getintevt() Y</code> routine, whose declaration was included from <code>devexcp.h</code>, and whose implementation resides in <code>benchmarks/source/port/</code>. For network interrupts, this routine calls the network interrupt handler <code>nic_hdlr() Y</code>, which retrieves the oldest received packets from the receive FIFOs via the helper routine <code>devnet_recv() Y</code>, implemented along with the other helper "device drivers" in the directory <code>benchmarks/source/port/</code>.

13.5 SYSTEM ARCHITECTURE SETUP FOR SOFTWARE RADIO APPLICATION

The system architecture of the simulated hardware platform for the swradio application comprises 12 processors connected in the topology previously illustrated in Figure 13.1. There are a total of 4 interconnect links, with two of them configured as point-to-point links (between nodes 0 and 1, and nodes 1 and 2), and the other two as shared media.

The simulation interconnect topology for the swradio application is shown in Figure 13.3, and the system architecture configuration file which defines the hardware instances and interconnection links for the swradio application is shown below:

72 EXTENDED EXAMPLE




Fig. 13.3 Organization of simulation components (processors, network interfaces, interconnects) for the swradio application.

clockintr cacheoff ff	1
netnodenewifc netsegnicattach sizemem srecl run	0 0.250 0.250 0 0 0 0 0 1024 1024 0 0 3000000 swradiosource.sr
newnode clockintr	superH 0 0 0 0 0 1
cacheoff ff	
netnodenewifc netsegnicattach	0 0.250 0.250 0 0 0 0 1024 1024 0 0
netnodenewifc netsegnicattach	1 0.250 0.250 0 0 0 0 1024 1024 1 1
sizemem	3000000

srecl run	swradiolpf.sr
newnode clockintr cacheoff ff	superH 0 0 0 0 0 1
netnodenewifc netsegnicattach netnodenewifc	0 0.250 0.250 0 0 0 0 1024 1024 0 1 1 0.250 0.250 0 0 0 0 1024 1024
netsegnicattach sizemem srecl run	1 2 3000000 swradiodemod.sr
newnode clockintr cacheoff ff	superH 0 0 0 0 0 1
netnodenewifc netsegnicattach netnodenewifc netsegnicattach	0 0.250 0.250 0 0 0 0 0 1024 1024 0 2 1 0.250 0.250 0 0 0 0 1024 1024 1 3
sizemem srecl run	3000000 swradioeq.sr
newnode clockintr cacheoff ff	superH 0 0 0 0 0 1
netnodenewifc netsegnicattach netnodenewifc	0 0.250 0.250 0 0 0 0 1024 1024 0 2 1 0.250 0.250 0 0 0 0 1024 1024
netsegnicattach sizemem srecl run	1 3 3000000 swradioeq.sr
newnode clockintr cacheoff	superH 0 0 0 0 0 1

74 EXTENDED EXAMPLE

```
ff
netnodenewifc
                        0 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                        1 0.250 0.250 0 0 0 0 0 1024 1024
netnodenewifc
netsegnicattach
                        1 3
                        3000000
sizemem
srecl
                        swradioeq.sr
run
newnode
                        superH 0 0 0 0 0
clockintr
                        1
cacheoff
ff
netnodenewifc
                        0 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                        0 2
netnodenewifc
                        1 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                        1 3
                        3000000
sizemem
srecl
                        swradioeq.sr
run
newnode
                        superH 0 0 0 0 0
clockintr
                        1
cacheoff
ff
netnodenewifc
                        0 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                        0 2
                        1 0.250 0.250 0 0 0 0 0 1024 1024
netnodenewifc
netsegnicattach
                        1 3
                        3000000
sizemem
srecl
                        swradioeq.sr
run
newnode
                        superH 0 0 0 0 0
clockintr
                        1
cacheoff
ff
netnodenewifc
                        0 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                        0 2
                        1 0.250 0.250 0 0 0 0 0 1024 1024
netnodenewifc
netsegnicattach
                        1 3
                        3000000
sizemem
srecl
                        swradioeq.sr
```

```
run
newnode
                       superH 0 0 0 0 0
clockintr
cacheoff
                       0 0.250 0.250 0 0 0 0 0 1024 1024
netnodenewifc
netsegnicattach
                      0 2
netnodenewifc
                     1 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                     1 3
                      3000000
sizemem
srecl
                       swradioeq.sr
run
newnode
                       superH 0 0 0 0 0
clockintr
cacheoff
netnodenewifc
                       0 0.250 0.250 0 0 0 0 0 1024 1024
netsegnicattach
                      0 2
                     1 0.250 0.250 0 0 0 0 0 1024 1024
netnodenewifc
netsegnicattach
                     1 3
sizemem
                      3000000
srecl
                       swradioeq.sr
run
newnode
                       superH 0 0 0 0 0
clockintr
cacheoff
netnodenewifc
                       0 0.250 0.250 0 0 0 0 0 1024 1024
                       0 3
netsegnicattach
sizemem
                       3000000
srecl
                       swradiosink.sr
run
```

The architectural specification file shown above first instantiates several interconnect links, via the **netnewseg** \leq (C.1.60) command in the appendices details the arguments to the command).

76 EXTENDED EXAMPLE

Many of the commands in the simulator's command language are *modal*. This means that, they act within a given context, more specifically, within the context of the given *current processor/node*. The commands following the group of **netnewseg** \leq (C.1.60) commands (**clockintr** \leq (C.1.24) , **cacheoff** \leq (C.1.21) and so on) act on the default instantiated processor; subsequent processors are instantiated with the **newnode** \leq (C.1.70) command.

The first node in the swradio pipeline (the *source* node) has only one network interface instantiated (via a **netnodenewifc** \leq (C.1.61) command), while subsequently instantiated nodes have two network interfaces. The **netsegnicattach** \leq (C.1.67) command is used to connect instantiated network interfaces to instantiated interconnect segments. The memory for each instantiated node is resized (via **sizemem** \leq (C.1.136)) to match the memory map expected by the compiled swradio application, and the appropriate binary is loaded into the memory of the simulated processor (via **srecl** \leq (C.1.138)).

In general, the step necessary for creating a simulation architecture definition for a network of processors simulation involves:

- 1. Creating the necessary network links with the **netnewseg (C.1.60)** command. Properties of the link such as frame size, link speed (transmission delay), propagation delay, failure probability, mean failure duration may supplied as arguments to the instantiation.
- 2. Creating the necessary nodes with the **newnode** \subseteq (C.1.70) command. One may specify various parameters for each node such as its operating voltage, frequency, cache size and configuration, failure probability, etc.
- 3. Instantiating network interfaces on the nodes. A node may have multiple network interfaces.
- 4. Connecting each network interface on each node to a particular instantiated link. This step determines, in essence, the topology; By using different connections, one can model a shared bus, point to point links, a torus, hypercube, mesh, etc.

Appendix A Frequently Answered Questions

A.1 FREQUENTLY ANSWERED QUESTIONS

A.1.1 Extracting the archives downloaded from the web page

I am having trouble extracting the archive from the web page. I tried tar - zxvf *.tgz, but the error message is as follows:

a

gzip: stdin: not in gzip format
tar: Child returned status 1

tar: Error exit delayed from previous errors

The problem you are facing is that you are trying to uncompress a bzip2 archive using the gzip filter in the tar utility. Obviously will not work. Instead, try:

```
bunzip2 -c sunflower-release-source-beta-3.tar.bz2 | tar xvf -
```

and if you are reading this particular FAQ entry, then maybe it should be pointed out to you that the trailing "-" in the above is not a typo.

A.1.2 General problems compiling the tools

I'm having trouble compiling the simulator. It is making me really sad.

If having problems compiling the tools, always first check to make sure that your simulator distribution configuration file is correctly setup:

- Check to make sure the SUNFLOWERROOT in the conf/setup.conf configuration file is set to point to the location of the source tree.
- Check any lines you edited in conf/setup.conf (a) to make sure no extra whitespace was introduced at the ends of the lines.

A.1.3 Behavior of Sunflower — "nothing happens"

When I load my program in Sunflower, it is not doing anything: it just print some text into beginning, and then it waits ... and when I press a key ends

All commands issued at the simulator's command interface return immediately even the initiation of a simulation — they *do not* block until the command completes. The simulator is implemented using two threads: (1) the interactive command line interface and (2) the simulation engine. While you are running a simulation you can still type commands at the simulator prompt — the simulation is running in the background. It is likely that you believe your simulation is over since you press a key and you get the command line back? That is not the case; your program is still running in the simulator. Unless the simulator prints messages about "Stopping Simulation" or some similar message about simulation completion, then your benchmark is still running — in the background.

A.1.4 Crashing benchmarks — function calls in interrupt handler

My benchmark crashes when I put function calls in the interrupt handler.

Not all functions in the standard C library are reentrant, so calling functions such as printf() T from within the interrupt handler, either directly or indirectly, is pushing your luck (this is not specific to the simulator). Consider a case where the main body of the benchmark is inside strtok() (a C library routine that keeps state between calls), and the interrupt handler also calls strtok(). Much confusion will ensue.

A.1.5 Relation between CLK and ICLK

What is the relationship between CLK and ICLK that are output by the showclk \subseteq (C.1.132) command? CLK always seems to be the same as the dynamic instruction count. The ICLK is always larger, but by a different factor for each node. How can I use either of these to determine the overall performance (runtime) of a benchmark?

CLK is the number of cycles for which the processor is actively executing instructions or stalled on a cache miss, but not including when processor is idle upon executing a SLEEP instruction (Hitachi SH). ICLK includes all clock cycles, including cycles during sleep.

A.1.6 Adding new memory-mapped registers to modeled machine

How do I add new memory-mapped registers to the modeled machine, to let me implement, say, performance counters?

Adding registers to the Hitachi SH machine (not for the modeled TI MSP430 machine):

1. Edit devsim7708.h , and add a new entry in the enumeration. The easiest to add is an 8 bit memory mapped register, e.g., like SUPERH_NIC_NMR . If you want to add a multi-byte register, you'll need to add two entries for the start and end byte addresses of the register. (e.g., see SUPERH_USECS_*)

NOTE: make sure you add the entries to the bottom of the enumeration, and not somewhere in the middle, as that would change where the other registers are mapped in memory.

2. How do you want your new memory-mapped register to be accessed? With byte-, word- or longword-accesses?

You will now have to add code to devsim7708.c
, to handle cases where your new
memory-mapped register is being written to or read, by byte-, word- and longword
memory accesses.

3. If you've done the above two, then applications running over the simulator can now write and read from the memory mapped register.

Sample application code to read/write from a memory mapped register: the following function devlog_ctl() T, which would be running above the simulator, takes a string argument (uchar *cmd) and writes the individual characters of the string into the SUPERH_SIMCMD_DATA memory-mapped register, then writes '0' into SIMCMD_CTL .

```
#include "e-types.h"
#include "tag.h"
#include "devsim7708.h"
#include "sh7708.h"
/*
                              Simulator control
#define SIMCMD_DATA
                              ((volatile unsigned char *) SUPERH_SIMCMD_DATA)
                              ((volatile unsigned char *) SUPERH_SIMCMD_CTL)
#define SIMCMD_CTL
void
devlog_ctl(uchar *cmd)
        int
               i, cmdlen;
       cmdlen = strlen(cmd);
        for (i = 0; i < cmdlen; i++)
               *SIMCMD_DATA = *(cmd + i);
               if (*(cmd + i) == '\n')
                       break;
        *SIMCMD_CTL = 0;
        return;
```

The details of how applications are compiled for execution over the simulator is covered in the main text of the manual.

A.1.7 Compiling the SPEC CPU 2000 benchmarks

How do I compile the SPEC benchmarks for the simulation framework?

To compile the SPEC benchmarks, you will need the sources. Only the SPEC CPU 2000 benchmarks have been built for the simulator, though newer versions of the suite might work as well. If you can prove you have a SPEC CPU 2000 source license, you can obtain the contents of the directory benchmarks/source/SPEC2000/ from the maintainers of the Sunflower simulator. To build the SPEC benchmarks, after building the cross-compilers as described elsewhere in the manual, change directory to benchmarks/source/SPEC2000/ and perform make TREEROOT = full-path-to-simulator-distribution we have the simulator is installed.

A.1.8 What is NIC OUI?

What is NIC_OUI \(\gamma\)? I saw in the sample code that you used it to get the ID. But you decrement it by '0'. Is NIC_OUI \(\gamma\) an integer or a char? If it is a char, does that mean that the range of IDs is limited?

NIC_OUI Υ is a 16-byte (128 bit) per-node address (*Organizationally Unique Identifier* or OUI, the term often used for MAC addresses e.g., Ethernet MAC addresses). What is done in the code (e.g., my_id Υ in the benchmarks/source/swradio/ \curvearrowright examples), is that we convert this 16 byte address into an integer. NIC_OUI Υ is a memory-mapped register, so to read the full 16 bytes you would do:

```
... = *(NIC_OUI+0);

... = *(NIC_OUI+2);

... = *(NIC_OUI+15);
```

to get all 16 bytes. The 16 byte OUI in many benchmarks is the string representation of the decimal node ID, i.e., there are a maximum of 10^{16} possible node IDs for those benchmarks that use this translation between node ID and OUI.

```
my_int = (my_string[0]-'0')*100 + (my_string[1]-'0')*10 + (my_string[2]-'0')*1;
```

A.1.9 Adding new memory-mapped registers to the Hitachi SH architecture

From what I gather, we can add registers to the simulator which will then be visible to programs running over the simulator?

Yes, that is correct.

A.1.10 Changing voltage/frequency from within applications running over simulator

How can we change the voltage/frequency until the next timer interrupt?

Programs running over the simulator can issue any command that is available from the command line (type help \leq (C.1.43) at the simulator command prompt to get the complete list). They do so by writing to the SUPERH_SIMCMD_CTL \equiv and SUPERH_SIMCMD_DATA \equiv memory-mapped registers. You can figure out this address by looking at the enumeration in devsim7708.h \cong .

The default configuration of the simulator will scale frequency linearly with operating voltage, i.e., the Vt, K and α of the delay equation are 0.0, 5.5E-8 and 2 respectively, to get linear scaling for an operating voltage (Vdd) of 3.3 V and frequency of 60 MHz. You can set the Vt, K and α from the command prompt; "man setscale*" from within the simulator.

All the extant memory mapped registers are listed in the enumeration in devsim7708.h ? You can figure out the actual addresses from the enumeration.

A.1.11 Why does the swradio benchmark stop after 1024 samples?

Why does the swradio benchmark stop after 1024 samples?

The benchmark that is being simulated is a streaming application, so technically, the benchmark will continue running forever. The benchmark was therefore setup so that after it processes 1024 samples, it signals the simulator to stop, using the $devlog_ctl()$ r interface and the $quit \leq (C.1.95)$ command.

A.1.12 Errors opening .sr files in the software-defined radio example

I get error messages such as "Open of "swradio*.sr" failed..."

```
a
./mconsole-linux-2.4-suse
load swradio/ece743HW4.m (in Myrmigki)
[ID=0 of 1][PC=0x8000000][3.3E+00V, 6.0E+01MHz] load swradio/swradio.m
[M] Loading swradio/swradio.m...
[M] Cache deactivated
[M] Set memory size to 2929 Kilobytes
[M] Open of "swradiosource.sr" failed...
[M] args = [], argc = 0
[M] R4 = [0x00000000], R5 = [0x082cc5c0]
[M] Running...
[M] New node created with node ID 1
[M] Cache initialized with zero size
[M] Cache deactivated
[M] Set memory size to 2929 Kilobytes
[M] Open of "swradiolpf.sr" failed...
```

The simulator could not find the binaries for the code to be simulated on each node. In this particular example, the binaries to be loaded in the memory of each processor are given as relative paths, and needed to reside in the same directory as that from which the simulator was invoked (or the otherwise current directory, changed via the $cd \in (C.1.23)$ command within the simulator).

A.1.13 Simulation stopped with a "FATAL" message

The simulation halted with a message of the form Sunflower FATAL (node 0), followed by a page of binary and hexadecimal numbers. Did the simulator crash?

No, the simulator did not crash. What you are observing is that your application, which is executing over the simulator, has performed an illegal operation (e.g., accessed an invalid memory address); the simulator has therefore printed out relevant state of the simulated machine to help you in debugging your application, and has halted. You can probe the state of the simulated machine by issuing the appropriate commands from the simulator console. An example of this output is shown below:

```
a:
[ID=0 of 1][PC=0x8004000][3.3E+00V, 6.0E+01MHz]
Byte access (read) at address 0x0
Sunflower FATAL (node 0): <Invalid byte access.>
FATAL (node 0): P.EX=[MOVBP]
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R1
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
                                                            [0x00000000]
R2
                0000 0000 0000 0000 0000 0000 0000 0000
R3
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R4
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R5
                0000 1000 0000 1110 1111 1111 0000 0000
                                                            Γ0x080eff001
                                                            [0x00000000]
R6
                0000 0000 0000 0000 0000 0000 0000 0000
R7
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R8
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R9
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
                                                            [0x00000001
R10
                0000 0000 0000 0000 0000 0000 0000 0000
R11
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R12
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R13
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R14
                                                            [0x00000000]
                0000 0000 0000 0000 0000 0000 0000 0000
R15
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0000000001
R_BANK_0
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0000000001
R_BANK_1
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R_BANK_2
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x000000001
R_BANK_3
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R_BANK_4
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
R_BANK_5
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            F0x000000001
R_BANK_6
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            F0x000000001
R_BANK_7
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
SR
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
SSR
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
GRR
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0000000001
MACH
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
MACL
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0000000001
PR
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
VBR
                0000 1000 0000 0000 0000 0000 0000 0000
                                                            [0x08000000]
PC
                0000 1000 0000 0000 0100 0000 0000 1110
                                                            [0x0800400e]
SPC
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
TTB
                0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000
                                                            [0x00000000]
TEA
                0000 0000 0000 0000 0000 0000 0000 0000
                                                            [0x00000000]
```

```
[0x00000000]
MMUCR
              0000 0000 0000 0000 0000 0000 0000 0000
PTFH
              0000 0000 0000 0000 0000 0000 0000 0000
                                                   [0000000001
PTFI
              0000 0000 0000 0000 0000 0000 0000 0000
                                                   [0x00000000]
TRA
             0000 0000 0000 0000 0000 0000 0000 0000
                                                   [0x00000000]
EXPEVT
             0000 0000 0000 0000 0000 0000 0000 0000
                                                   [0x00000000]
INTEVT
             SLEEP = [NO]
Stopping execution on node 0 and pausing simulation...
[ID=0 of 1][PC=0x800400e][3.3E+00V, 6.0E+01MHz]
```

The output, shown above, is a dump of the contents of the simulated machine's register file, as well as the contents of various relevant system registers (shown above for the Hitachi SH architecture). To determine the cause of your program's untimely demise, there are a few items from this dump that are helpful:

- The first few lines of the dump often indicate the cause. In this case, the first text of the dump indicates Byte access (read) at address 0x0, i.e., the application was attempting to access memory at address 0.
- In the case of the Hitachi SH architecture, the first things to check in the case of an illegal memory access are the stack pointer (R15) and the frame pointer (R14). These should point to values near the top of the address space. In the above example, they are both zero. This likely means the stack was not setup by an appropriate assembly language initialization before C code begun execution.
- Again for the Hitachi SH architecture, if the stack and frame pointers look sensible, the
 next items to check are the INTEVT and EXPEVT registers. These indicate the status of
 any interrupts or exceptions. A possible cause of failure might be that you have enabled the generation of interrupts of some kind or the other, but do not have interrupt
 handling code for them.

A.1.14 Voltage and frequency scaling model

I noticed that the simulator employs a linear model for both voltage and frequency changes. (3.3 V/60 MHz; 4.4 V/80 MHz). Is it reasonable?

The simulator does include a realistic voltage scaling model:

$$delay = (k \cdot Vdd)/(Vdd - Vt)^{\alpha}$$

The default values for k, α and Vt are set so that voltage scales linearly. You can change the values for Vt, k and α with the commands:

- setscalevt **<u>⊆</u>**(C.1.125)
- setscalek **⊆**(**C.1.124**)
- setscalealpha **<u>⊆</u>**(C.1.123)

respectively. They each take a floating-point argument. The default values of the internal simulator parameters which these commands update are set to give linear scaling.

When scaling the operating voltage (Vdd), then the frequency calculation is easy. If scaling frequency, then calculating the appropriate Vdd given the delay, Vt and α is tricky, since Vdd, and delay are related in a non-algebraic manner. For the simulator implementation, the delay equation is solved for specific values of $\alpha=0.5,0.6,\ldots,1.9,2.0$, and the simulator only permits using those pre-determined values of α when scaling frequency.

A.1.15 Implementing real-time applications, dynamic voltage scaling (DVS) and low-power idling

Is there a easy way to write a real-time application (somehow to make the application to wait until a deadline, and during the wait to put the processor in an idle mode with low energy consumption)?

The simulator models among other things, a timer peripheral, which will generate timer interrupts every 1 ms unless you tell it not to. The software-defined radio application (benchmarks/source/swradio/ radio installs an interrupt handler for timer interrupts, and uses timer interrupts and an interface to the real-time clock. The low-level assembly language initialization code (init.S racio), included with the example, includes the bottom part of the interrupt handler that saves registers and restores them on completion of the handler. It also contains a few utility routines, like sleep() racio, which issues a Hitachi SH sleep instruction. This puts the CPU in an idle mode (stops fetching instructions) until the next interrupt.

There are two ways you can implement application-controlled voltage scaling. The simple way is as follows: benchmarks running over the simulator can issue any of the commands you type in at the simulator console, through a "simulation control memory mapped register". See benchmarks/source/swradio/swradio-sink/swradiosink.c rofor an example of using this interface to turn the simulator off (see the line devlog_ctl("off"); T. You can therefore use this interface to perform a setvdd (C.1.129) or setfreq (C.1.114) or any other of the simulator commands.

To keep track of the passage of time in your application performing voltage-scaling, you might be interested in getting the current time with the routine devrtc_getusecs() To which is implemented in benchmarks/source/port/ To see benchmarks/source/swradio/swradio-source/swradiosource.c To for an example of its use. The Makefile for swradiosource.c To compiles and links in the necessary files to use this routine. There are other similar "device driver" routines in the benchmarks/source/port To directory.

A.1.16 Porting new benchmarks to the simulator

I have legacy C/C++ applications that I would like to run over the simulator. How do I go about getting these to run?

For general purpose applications and computer architecture evaluation, it is easiest to get these benchmarks running on the Hitachi SH architecture model. The basic principles of the tasks you need to perform are (1) link in an assembly language stub to setup the stack and setup the processor before jumping to C code; (2) setup the Makefiles to appropriately link in the Newlib C library. Since the simulator's Hitachi SH model intercepts domain-crossing exceptions raised by the Newlib library due to system calls, it permits the emulation of a POSIX-like operating system, passing system calls performed by the simulated application down to the host, and managing the delivery of the return values (if any) of those calls, and so on; (3) employ an appropriate linker script file — the topic of linker script files as used, for example by GCC and the Gnu Linker is beyond the scope of this document, however much relevant information can be found on the web. If using the directory benchmarks/source/swradio/swradio-source/ as a template, the linker script file is superh.ld (found in the same directory). For reasons that will not be elaborated here, using the above linker script file requires the entry point of the application to be a function with a name other then the traditional main() T, and in the above case,

the entry function is named startup() Υ , and its this function that is jumped to by the assembly language initialization.

If it is desired to employ any of the interrupt sources in the ported application, the application must install interrupt handlers immediately after begin-The functions hdlr_install() \ and ning execution. intr hdlr() Y can be copied from one of the provided example applications, benchmarks/source/swradio/swradio-source/swradiosource.c > . Lastly, the interrupt handlers need a memory location to which to save registers, essentially performing a context switch. This is achieved in the supplied examples with the appropriately sized global array REGSAVESTACK T which is referenced by the low-level assembly language context switch routines in init. S > .

A.1.17 Modeled costs of voltage and frequency scaling

How expensive in time (micro or milliseconds?) and energy is it to change the processor frequency / voltage (I need an order of magnitude, for let's say, the worst case).

If you change the operating voltage / frequency from the command line, it happens instantaneously — this is because what you are doing when you issue a setvdd $\leq (C.1.129)$ or setfreq $\leq (C.1.114)$ command from the simulator console, is you are changing a *static* machine configuration.

However, if you want to model microarchitecture-based voltage scaling, you will need to modify the simulator to add an appropriate penalty. One example of such a modification is what is done in pau.c The files pau.c and pau.h are an outdated implementation [8] of a hardware-controlled dynamic voltage scaling scheme. The implementation is a bit outdated relative to the architecture of the rest of the simulator, but it might give you some ideas about how to perform dynamic scaling. Alternatively, when you use devlog_ctl() to device interface to pass commands to the simulator from within your application, since this is getting executed within the simulation, there is some overhead there, of the order of 100's of cycles.

A.1.18 Energy model

Could you give me a reference to the energy model used in the simulator (paper)? (I've only seen the paper about fast simulation).

There are essentially three models for power estimation in the simulator. An instruction-level energy model is based on actual measurements performed on a Hitachi SH3 SH7708 integrated circuit; that is described in the paper about fast simulation for the predecessor of Sunflower, which was named "Myrmigki" [7]. The average power consumption of each instruction type in the ISA was characterized by measuring the current drawn by processor and memory system and incorporated that data into the simulator (ilpa.h \sim). The second model isn't really a power model per se, but the simulator can report the amount of switching activity in the pipeline latches, register file, memory read/write ports and buses. You can use this to perform comparative dynamic power studies. The third model is relevant when you want to concentrate on active versus sleep mode power, estimates power consumption based on the state of the processor being in one of two states — active or idle. The estimates used for this last coarse-grained estimation mode are obtained from a data sheet. See the forceavgpwr \subseteq (C.1.41) command (Section C.1.41) for more information.

A.1.19 The setquantum command

Just curious: what is "setquantum 1000000000" doing? I read the manual, but I didn't get what command quantum means.

The setquantum \leq (C.1.121) command is a command to speed up simulation when you are modeling multiple processors, or when modeling system components such as the network, batteries and external analog signals. What it does, in essence, is that rather than simulating each processor in a multiprocessor for one clock cycle round-robin to ensure fine-grained coherence of the passage of time, it simulates each processor for a large quantum of cycles, corresponding to the argument to the setquantum \leq (C.1.121) command. This can lead to significant simulation speedups, even in single-processor simulation, as it "tightens" the inner loop of the simulator. The tradeoff lies in the reduced time-coherence between modeled multiple processors, or between a single processor and the modeling of the environment, batteries, etc.

A.1.20 Getting the current program counter (PC), frequency and supply voltage

Which is the right command to obtain the current PC, processor frequency and supply voltage from the simulator?

The current program counter (PC) and operating voltage (Vdd) and processor clock frequency are displayed as part of the command line (recall, the simulation engine is running in the background). So just hit the "enter" key to see the updated PC, operating voltage and frequency.

A.1.21 Instruction latencies

Where can I find in the source code which instruction corresponds to each line from the R0000 \blacksquare array from ilpa.h \frown . Does this array cover the entire ISA? I would like to use the number of cycles for each instruction for worst-case execution time (WCET) computation.

The third column in $sim/utils/ilpa.orig.h \sim is$ the number of clock cycles the instruction takes. Also see $sim/decode-hitachi-sh.c \sim for$ the same instruction latency information.

The file $sim/ilpa.h \sim (and hence sim/utils/ilpa.orig.h \sim)$ cover the entire instruction set, except the TRAPA instruction: to perform the instruction-level power analysis, each instruction was put in a loop of 100 instruction, run and measured. Well, TRAPA is a software trap / software exception instruction, so you cannot do that.

A.1.22 Application using timer peripheral on Hitachi SH sleeps forever

I tried to use the timer. The application remains forever in the sleep. Do you know why?

You will also need to add the following in the simulator configuration file to enable interrupts (disabled by default):



and, if you want to change the default time between timer interrupts:



To debug anything related to interrupts, use the dumpsysregs \subseteq (C.1.33) command to inspect the contents of the EXPEVT and INTEVT registers. If their values are both 0×00000000 , then no interrupt or exception has occurred. Additionally, in the simcmd-dumpsysregs output, if sleep = [yes], then the processor is currently idle after executing a sleep instruction. If the simulator is *not* running in FF mode, you should be able to use the dumppipe \subseteq (C.1.31) command to see the contents of the pipeline; you should see a SLEEP instruction in the execution stage.

A.1.23 Non-interactive simulation

Is there any way to simulate in a non-interactive way: just giving the commands in a .m file, and collecting all the output (generated by the simulator and the program together) in a log file. I would like to have something like a "printf" instruction which tell me in which cycle the write action was executed.

One option is to supply the architecture specification file as a command line argument to the simulator. You will also need to put the nodetach \leq (C.1.147) command at the top of the architecture configuration file, and the quit \leq (C.1.95) at the end, to force the commands to be executed sequentially, quitting on completion; see Section C.1.147 for more information on nodetach \leq (C.1.147). The simulator automatically exists when all configured batteries are depleted. You could also use the devlog_ctl() Υ interface to notify the simulator when the benchmark is ready to quit, even prior to its completion or depletion of batteries.

A.1.24 Calculating instructions per cycle (IPC)

How can I find the IPC (executed instruction per cycle)? Should I add a command to the simulator, or is it already there? Of course, I could compute it, first executing $\mathbf{ni} \subseteq (C.1.71)$, and then $\mathbf{showclk} \subseteq (C.1.132)$, but I would prefer to obtain it directly.

You can calculate IPC from the ratio of the counter NINSTR (number of instructions) to the counter ICLK (clock cycles). You can obtain NINSTR from the command line by command ni \leq (C.1.71). Likewise ICLK by showclk \leq (C.1.132). You can get both also from the simulator output file (sunflower.out), at the end of a simulation, or forced via the dumpall \leq (C.1.29) (alias d \leq (C.1.26)) command. You can cause the simulator to dump statistics to file "somefile" by either typing "d somefile" or, if you like, from your application

running *over* the simulator, use devlog_ctl() \(\gamma \) to cause it to dump a new checkpoint of statistics.

A.1.25 Accessing the arguments supplied to the run command from applications

The simulator sets up the necessary registers and stack space so that the C entry function such as main(int argc, char *argv[]) Υ or startup(int argc, char *argv[]) Υ , can access the arguments supplied to the simulator run \cong (C.1.106) command via its argc Υ and argv Υ arguments.

A.1.26 Adapting the simulator's dynamic voltage scaling (DVS) latency modeling

Regarding DVS: I got the impression that the pau.c implements a hardware-driven DVS algorithm. Is it true? I am interested more in application-driven DVS. I think that the only thing that I have to do, in addition to the current simulator facilities, is to add a way to introduce the right cycle and energy penalty into simulator, when the frequency and voltage are changed.

Yes. That is trivial to do. In pipeline-hitachi-sh.c , either:

```
S->superH->P.fetch_stall_cycles += latency;
```

or

```
S->superH->P.EX.cycles += latency;
```

will stall either the fetch stage of the pipeline or the EX stage. both will have the same net effect, except that stalling EX will leave the pipeline full while you stall, while stalling fetch will introduce bubbles in the pipeline for the duration of stall.

A.1.27 Adding new commands to simulator command language

How do I add a new command?

To add a new command:

- 1. add a new production to the Yacc grammar in sf.y
- 2. add an new entry (and comment, the comment becomes the help line) to lex.c
- 3. implement the function to do what you want or put the code directly in $sf.y \blacksquare$

A.1.28 Setting the different simulation modes — fast functional, *cycle-accurate*, bit-flip analysis and so on

How do I configure the simulator for the different simulation modes, such as the fast functional mode, or the cycle-accurate pipeline simulation?

While the simulation of the motion of instructions through the pipeline can be enabled or disabled at the simulator command interface via the $pd \in (C.1.85)$ command, enabling support for power estimation and signal transition counting must be performed when the simulator is compiled:

```
#define SF_BITFLIP_ANALYSIS 0 <-- enable/disable TC (0 = disable)
#define SF_POWER_ANALYSIS 1 <-- enable/disable ILPA (1 = enabled)
```

Coarse-grained power estimation, wherein the simulator only monitors the state of the processor (active, or in idle/sleep mode) is enabled by the forceavgpwr \leq (C.1.41) command, detailed in Section C.1.41. Detailed motion of instructions through pipeline is enabled in the *cycle accurate* (*CA*) mode, activated by the ca \leq (C.1.19) command (Section C.1.19). The fast execution mode (fetch and execute instruction without modeling their motion through pipeline), the *fast functional simulation* (*FF*) mode is enabled with the ff \leq (C.1.38) command (Section C.1.38). Naturally, if you compiled-in support for signal transition activity counting, then you want to run in CA mode because otherwise you are missing all pipeline signal transition activity, etc.

A.1.29 Modeling custom hardware blocks

Does Sunflower let you add custom hardware modules — say, a hardware accelerator?

The general philosophy in the simulator implementation has been to try to structure things so that users of the framework can achieve all they want without modifying the simulator implementation, but rather just set up an appropriate simulator configuration. To implement models of custom hardware blocks, you could of course model your hardware in C, as an added peripheral to the processor, in much the same manner that Sunflower extends the Hitachi SH architecture with the network interface peripheral, for example (see sim/network-hitachi-sh.c and sim/devsim7708.c for the relevant implementations).

An easier method that enables you to cleanly decouple your hardware accelerator implementation from the simulation implementation however exists. You could instantiate a processor within the simulation to act as the hardware block, and configure that core's processor speed to give you the performance you would expect from a hardware block. For example, if you wanted to model a system with 2 general purpose cores, one hardware cryptographic engine, and, say, one hardware compression engine, you would:

- instantiate two cores, and configure them to run at the intended clock speed for the general-purpose processors (say, 400 MHz).
- compile the software portion of your application to run on these 400 MHz cores
- instantiate another core each for the cryptographic hardware accelerator and the compression accelerator, and you would then need a software implementation of the cryptographic and compression algorithms to run over these cores. You would configure the cores to run at, say, 1GHz or whatever gives the execution of the "hardware cores" the performance you expect (e.g., number of ciphered bytes per second, say) compared to the 400 MHz cores. You can also then set the power consumed by these two instantiated processors to what you would expect from a hardware implementation, via the forceavgpwr

 (C.1.41) command.

The nice thing about this approach is that timing issues, memory interfacing, etc., are all taken care of by the simulation engine. The main disadvantage is that the speed of simulation is reduced, as compared to, say, compiling the hardware blocks into the simulator.

A.1.30 Configuring on-chip communication topologies

Can the links behave like a simple on-chip communication bus? From the manual it seemed like these can be more closely modeled as wired or wireless channels?

Communication links are modeled as generalized channels which can be either single or multi-access. There are two main entities of interest: communication interfaces and communication channels. They are described in more detail in Chapter 6.

One or more communication interfaces are instantiated on each processor, and these are then separately connected to communication channels. By instantiating multiple interfaces per node, and multiple point-to-point or shared channels, you can create arbitrary topologies.

A channel is single-access if its "width" is 1, and is multi-access if the width is > 1. A packet placed in the channel is addressed to either a specific node or is a broadcast. Once in transmission, for a single access channel, the channel is "busy" until the packet has been emptied into the recipients receive first-in-first-out (FIFO) queues, the time this takes being based on the size of the data and the configured network bit rate. Besides these communication facilities, applications may also communicate through shared memory. See the $mmap \leq (C.1.54)$ command (Section C.1.54).

A.1.31 Bus arbitration when modeling on-chip networks

Suppose I instantiate multiple cores, how is the bus access / arbitration etc. handled? Is it possible to simulate various communication architectures using Sunflower?

There is no pre-defined global arbiter; to implement an arbiter, one approach is to implement the arbitration algorithm as an application that runs over the simulator, and run that in an instantiated core, setting that core's clock frequency to give you the performance you desire from the arbiter hardware (via the setfreq (C.1.114) command), and setting its power consumption to your estimated hardware arbiter power cost (via the forceavgpwr (C.1.41) command). You would then instantiate channels from the processor cores to the arbiter, the equivalent of bus request lines, and have a separate channel to which all cores are connected, which is the actual bus. Each of these channels can be configured to give you the performance of a single wire, packet-based network, or multi-bit wide bus. All the above are things you would define in the simulator configuration file file, and you don't need to modify the simulator sources at all!

A.1.32 Functional, versus instruction-level, versus cycle-accuracy

Will the overall simulation be functionally-accurate, instruction-level-accurate or cycle-accurate?

The overall simulation will certainly be functionally accurate, as you will run code compiled with GCC for the target processor, same as you would do on real hardware. It is instruction-level accurate if your target system has the same ISA as the ISA modeled in the simulator. For a target general purpose RISC core, I'd say the instruction performance will be "close", though that is not a precise statement. You can however do some analysis to quantify how different instruction performance will be from your target ISA. On the other hand, if you are using the simulator to simulate a DSP, the instruction level performance might be markedly different, especially if you are simulating signal processing applications, as the simulated ISA does not have the multiply-accumulate instructions that are typical of DSPs, neither does the micro- and system-architecture have the circular buffers that make DSPs so great for signal processing kernels like filters. So, further then, one would not be able to expect cycle-level accuracy if the cores have different ISAs from that modeled in the simulator, etc., strictly speaking. But then strictly speaking, you would only have cycle-accuracy if you had the whole MPSoC modeled at the RTL, in, say, VHDL, Verilog, SystemVerilog, SystemC, Blue-Spec, etc.

A.1.33 Application partitioning

Can I split one application to run over multiple cores, and also have multiple applications to run on one core?

You can split up a single application across multiple cores (you will have to do this manually of course, or if it is a Pthreads application, you can use the Pthreads library developed for the simulator, to enable initiation of new threads on new cores [9]). One example of a manually partitioned application is the swradio example supplied with the simulator (benchmarks/source/swradio/), which was originally one application (from the MIT Scale RAW benchmarks), and was partitioned to run in a pipeline with 12 cores.

A.1.34 Multiple applications on one processor core

Are any OS functionalities available? Or would i have to write a Linux-like task scheduler?

You currently cannot easily run two applications on one core, as there is no officially supported OS. You could easily write your own simple scheduler. The sensor network benchmark applications in benchmarks/source/sbench include the starting points you need for operations like context switching, processor initialization and links to interrupt handlers.

Appendix B Source files

B.1 IMPLEMENTATION OVERVIEW

This appendix provides brief descriptions for all the files in the main simulator implementation directory ($sim/rac{}$).

The simulator models each processing element with a structure, the State \blacksquare structure, defined in sim/main.h \frown . All the components of the simulator that change machine state take as a parameter a pointer to an instance of a State structure, as well as a pointer to an instance of a *simulation engine*, which holds all global simulation state, in a Engine \blacksquare data structure. All the instantiated processors in the simulation are accessible through the global Engine $*E->sp \blacksquare$, which is an array of pointers to all the instantiated processors. This is utilized, for example, by routines that must perform some operation on all the processors. For example, the battery model must sum up the recorded current consumption for all modeled processors each cycle, and does this by scanning through $E->sp \blacksquare$ for the current simulation engine. On the other hand, some routines only need access to the state of a single, specific

100 SOURCE FILES

processor. For example the cache access routines act on a single (specific) State * 1 reference.

Each State structure contains pointers to functions which implement, e.g., actions to be performed each cycle (e.g., ((State *)S)->step() is called each clock cycle and exercises the pipeline, controlling instruction execution). These routines might in turn invoke other routines defined in the State structure. For example, on a given clock cycle, (State *)S)->step() will be invoked, and the instruction executed that cycle might cause a memory access, which might lead to a pipeline stall, for which (State *)S)->stallaction() will be invoked to perform any particular actions that are done on a cache miss (e.g., the implementation of the PAU structure [8] uses this).

B.1.1 LICENSE.txt

The file LICENSE.txt > contains the terms of distribution for the simulator.

B.1.2 sf.h

Almost all the source files include the header file $sim/sf.h \sim$. Although it may be considered a bad idea (in some circles) to have header files which include other header files, there are several dependent structures defined in the various header files which would make it necessary for all C source files to include a large number of headers. Instead, they just include $sim/sf.h \sim$ and any other specific needs.

B.1.3 arch-Inferno.c

The file sim/arch-Inferno.c implements the host-platform dependent system calls for when the simulator is being used as part of the Inferno emulator (for the GUI).

B.1.4 arch-OpenBSD.c

The file sim/arch-OpenBSD.c implements the host-platform dependent system calls for OpenBSD.

B.1.5 arch-darwin.c

The file sim/arch-darwin.c implements the host-platform dependent system calls for Mac OS X.

B.1.6 arch-linux.c

The file sim/arch-linux.c implements the host-platform dependent system calls for Linux.

B.1.7 arch-solaris.c

The file sim/arch-solaris.c implements the host-platform dependent system calls for Solaris.

B.1.8 utils/batt-test.c

The file <code>sim/utils/batt-test.c</code> is a small driver application that drives the battery model with a constant current profile. It can be used to generate nominal discharge characteristics for a given battery model. It calls routines implemented in <code>batt.c</code> (newbatt() to instantiate a new battery, <code>battery_feed()</code> to exercise the battery model update, and <code>battery_debug()</code> to generate its output). The parameter supplied to <code>battery_feed()</code> is the constant current that will be drawn from outside the battery system.

B.1.9 batt.c

The file <code>sim/batt.c</code> implements a discrete-time battery model based on [2]. Each simulation quantum, <code>battery_feed()</code> is called, and it sums up the current drawn from all the devices attached to each battery, and updates their modeled state. The granularity at which this battery update is performed is determined by, e.g., whether <code>battery_feed()</code> is called every clock cycle or not. This is determined in the simulators main event loop, in the function <code>schedule()</code>, in <code>main.c</code>.

102 SOURCE FILES

B.1.10 batt.h

The file sim/batt.h rodefines the various structures and constants used by the battery model.

B.1.11 battmodels/

The directory sim/battmodels/ contains the battery models provided with the simulator.

B.1.12 big-endian-hitachi-sh.h, little-endian-hitachi-sh.h

The simulator's instruction encoding and decoding uses C structure bit-fields on 2-byte structures. Although bit-fields are derided by certain bigots and purists, this technique does make the implementation easier, easier to correlate to the machine instruction layout specification, and faster. For simulations which often take days or a whole week (or more), even a mere 50% speedup is a big deal. The files sim/little-endian-hitachi-sh.h and sim/big-endian-hitachi-sh.h define different versions of the structures for Bigendian and Little-endian host machines, respectively.

B.1.13 bit.h

The file sim/bit.h red defines constants that make dealing with binary masks easier.

B.1.14 bit-utils.c

The file sim/bit-utils.c implements routines for performing fast bit counting, as well as some bit display routines. Its actual implementation lies in sys/include/bit-utils.inc.

B.1.15 cache-hitachi-sh.c

The file <code>sim/cache-hitachi-sh.c</code> implements a cache, whose size, block size and set-associativity is determined in the call to <code>cacheinit()</code>. The cache has a fixed write-back behavior, and block replacement is LRU. The implementation of the cache also does signal transition activity accounting (at the cache read and write ports) for use in the transition counting power analysis.

B.1.16 cache-hitachi-sh.h

The file sim/cache-hitachi-sh.h defines the structures relating to the cache, such as the Cache structure, which in turn uses the Block structure.

B.1.17 decode-hitachi-sh.c

The file <code>sim/decode-hitachi-sh.c</code> implements instruction decoding for the Hitachi SH ISA. The implementation uses symbolic names such as B0001 or B1111 to represent the binary values 1 and 15 respectively. This makes it easy to compare the constants appearing in different parts of the instruction encoding to the corresponding bit vectors defined in the manufacturer's data sheets. The constants are also used in various other places in the implementation. They are all defined in <code>sys/include/bit.h</code>.

B.1.18 decode-hitachi-sh.h

The file sim/decode-hitachi-sh.h ro some definitions used by the instruction decode implementation for the Hitachi SH.

B.1.19 decode-ti-msp430.h

The file sim/decode-ti-msp430.h contains instruction decode definitions for TI MSP430.

104 SOURCE FILES

B.1.20 dev7708.c

The file <code>sim/dev7708.c</code> implements all the memory-mapped registers for the Hitachi SH3 SH7708, along with other new memory-mapped registers, for, e.g., the modeled network interface, and permitting applications to access the simulator command set.

B.1.21 dev7708.h

The file sim/dev7708.h contains relevant definitions for the implementation of the memory-mapped registers in Hitachi SH3 SH7708.

B.1.22 dev430x1xxx.c

The file sim/dev430x1xxx.h implements all the memory-mapped registers for the TI MSP430 F11X. Not distributed / empty in the distribution. This is in the process of being implemented.

B.1.23 dev430x1xxx.h

The file sim/dev430x1xxx.h contains relevant definitions for the implementation of the memory-mapped registers for the TI MSP430 F11X. Not distributed / empty in the distribution. This is in the process of being implemented.

B.1.24 devsim7708.c

The file sim/devsim7708.c implements extensions to the Hitachi SH architecture specific to the simulator.

B.1.25 devsim7708.h

The file sim/devsim7708.c defines relevant constants and data structures for the extensions to the Hitachi SH architecture specific to the simulator.

B.1.26 devsunflower.c

The file sim/devsunflower.c implements the device driver interface to the simulation engine. It is only compiled into the Inferno emulator.

B.1.27 endian-hitachi-sh.h

The file sim/endian-hitachi-sh.h includes the appropriate headers based on the host machine endianness defined by SF_X_ENDIAN in the Makefile, where 'X' is either 'L' for Little-endian host machines (e.g., all Linux/BSD on Intel x86 machines), or 'B' for Big-endian hosts (e.g., BSD/Linux/MacOS X on PowerPC, Solaris/BSD/Linux on SPARC).

B.1.28 fault.c

The file <code>sim/fault.c</code> implements the failure modeling for the processing devices and network segments. On each simulator cycle, based on granularity determined in the <code>scheduler()</code> loop in <code>main.c</code>, the function <code>fault_feed()</code> is called, which basically "kicks the dog", not that I—or any of the organizations with which I am affiliated—advocate the kicking of dogs.

B.1.29 fault.h

The file sim/fault.h includes relevant definitions for the fault modeling in fault.c().

B.1.30 fdr.c

The file sim/fdr.c implements the "flight data recorder" — facilities for obtaining traces of register and memory contents associated with program source-level variables.

106 SOURCE FILES

B.1.31 fdr.h

The file sim/fdr.h ro defines relevant constants and data structures for the "flight data recorder" facilities.

B.1.32 mfns.h

The file sim/mfns.h contains all the function prototype definitions for all the functions defined in the various parts of the simulator implementation. It is one of the things included from sf.h.

B.1.33 instr-hitachi-sh.h

The file sim/instr-hitachi-sh.h contains instruction format definitions for the Hitachi SH3.

B.1.34 interrupts-hitachi-sh.h

The file sim/interrupts-hitachi-sh.h defines relevant constants and data structures for the modeling of interrupts and exceptions on the Hitachi SH.

B.1.35 interrupts-ti-msp430.h

The file sim/interrupts-hitachi-sh.h defines relevant constants and data structures for the modeling of interrupts and exceptions on the TI MSP430.

B.1.36 lex.c

The file <code>sim/lex.c</code> is part of the lexical analyzer implementation, used by the simulator's built in assembler (which should accept any assembler generated by GCC for the Hitachi SH3), as well as the interactive simulator specific commands. The <code>TokenTab token_table[]</code> array defines the various commands accepted at the simulators command interface. The comments associated with each of the array entries are in a special

format, and begin with "/*+". The comments are parsed by the script mkhelp to generate the file help.c and also, by the script mkmantex, to generate ETEX source for inclusion in, e.g., the appendix of this manual. New commands added with comments in this format immediately become visible in the online help and documentation, after recompilation. The comments must have the form "/*+ description: parameters for command */". The description string must not contain any newlines or any of the characters '*', '_', '}, ';' or '"'. The description string may end in a period ("."), and should be followed by a colon (":"), and the arguments taken by the command which the description describes.

B.1.37 machine-hitachi-sh.c, machine-hitachi-sh.h

The files sim/machine-hitachi-sh.c and sim/machine-hitachi-sh.h contains all the parts of the simulator implementation which are not part of instruction decode/execution, but which are specific to the Hitachi SH architecture and ISA. It is mostly the Hitachi SH specific versions of functions for which there are function pointers in the State structure.

B.1.38 machine-ti-msp430.c, machine-ti-msp430.h

The files sim/machine-ti-msp430.c and sim/machine-ti-msp430.h contain relevant machine-specific definitions for the TI MSP430.

B.1.39 main.c

The file <code>sim/main.c</code> is the main "glue" for the simulator. It contains the definitions of all global structures (such as the <code>SIM_STATE_PTRS[]</code> array mentioned previously), and the simulator's main event loop. The simulator operates as 2 threads. The command interface event loop is one thread, and the simulation engine is a separate thread. This is done with POSIX threads or <code>pthreads</code>, but it might just as easily be done with some variant of <code>fork()</code> such as the Plan 9 <code>rfork()</code>.

The main simulation event loop is implemented in the function <code>scheduler()</code> defined in <code>main.c</code>. It's sole function is to increment the global simulation clock, <code>SIM_GLOBAL_CLOCK</code>, and call all of the routines which need to be exercised each clock cycle, once. Thus, it calls <code>network_clock()</code> which makes the network simulation code "do its thing" for that clock

108 SOURCE FILES

cycle, calls the routine fault_feed() which makes the fault modeling implementation "do its thing", and most importantly, calls the step() routine of each modeled processor, which exercises the instruction pipeline for one clock tick. This main loop also checks to see if any modeled processor should be delivered an interrupt, for various reasons.

The main.c file also contains various helper routines, such as routines for decoding binaries and loading them into memory.

B.1.40 main.h

sim/main.h contains the definitions for many constants and structures used throughout the simulator that are not specific to any one structure. Most importantly, it contains the definition of of the State structure, which contains all the state for a modeled processor, and pointers to routines to be called, for example, to exercise its pipeline each clock cycle.

B.1.41 mkhelp

The sim/mkhelp rescript parses the file sim/lex.c rescript (as hinted at previously) to generate a C array definition, which goes into help.h. This array is indexed to provide the online help.

B.1.42 mkmantex

The script sim/mkmantex parses the file lex.c (as hinted at previously) to generate Lax source for inclusion in documentation such as this manual.

B.1.43 mkopstr-hitachi-sh

The script sim/mkopstr-hitachi-sh parses the file decode-hitachi-sh.h to generate the file opstr-hitachi-sh.h which is used to provide decoded instruction information, for example, when displaying the contents of the instruction pipeline via the DUMPPIPE command.

B.1.44 mkopstr-ti-msp430

The script <code>sim/mkopstr-ti-msp430</code> parses the file <code>decode-ti-msp430.h</code> to generate the file <code>opstr-ti-msp430.h</code> which is used to provide decoded instruction information, for example, when displaying the contents of the instruction pipeline via the <code>DUMPPIPE</code> command.

B.1.45 network-hitachi-sh.c

The file <code>sim/network-hitachi-sh.c</code> contains the implementation of the network modeling. Most importantly, it contains the function <code>network_clock()</code> which is called each simulation cycle from the function <code>scheduler()</code>, to exercise the network modeling, such as moving the right amount of bits from a network into a processor's network interface receive buffer, for the amount of time elapsed during a clock cycle, and appropriately related to the simulated network speed.

B.1.46 network-hitachi-sh.h

The file <code>sim/network-hitachi-sh.h</code> contains all the necessary structure and constant definitions for the network modeling. It contains definitions for the <code>Ifc</code>, <code>Segbuf</code> and <code>Netsegment</code> structures. These define the simulated network interface, network segment storage (i.e., when the bits are "on the wire", they are stored in a <code>Segbuf</code>) and network segment, respectively.

B.1.47 op-hitachi-sh.c

sim/op-hitachi-sh.c implements the hard work of instruction execution for the Hitachi SH architecture.

B.1.48 op-hitachi-sh.h

The file sim/op-hitachi-sh.h r provides all the definitions specific to op-hitachi-sh.c are here.

110 SOURCE FILES

B.1.49 op-ti-msp430.c

sim/op-ti-msp430.c implements the hard work of instruction execution for the TI MSP430 architecture.

B.1.50 op-ti-msp430.h

The file sim/op-hitachi-sh.h
provides
all the definitions specific to op-ti-msp430.c
are here.

B.1.51 pipeline-hitachi-sh.c

The file sim/pipeline-hitachi-sh.c ┌─ implements the Hitachi SH pipeline.

B.1.52 pipeline-hitachi-sh.h

The file sim/pipeline-hitachi-sh.h defines relevant constants and data structures for the Hitachi SH pipeline.

B.1.53 pipeline-ti-msp430.c

The file sim/pipeline-ti-msp430.c ← implements the TI MSP430 pipeline.

B.1.54 pipeline-ti-msp430.h

The file sim/pipeline-ti-msp430.h rd defines relevant constants and data structures for the Hitachi SH pipeline.

B.1.55 power.c

The file sim/power.c functions relating to power estimation and frequency / voltage scaling.

B.1.56 randgen.c

The file sim/randgen.c implements the random number generation.

B.1.57 randgen.h

The file sim/randgen.h random defines relevant constants and data structures for the random number generation.

B.1.58 regaccess-hitachi-sh.c

The file sim/regaccess-hitachi-sh.c implements the Hitachi SH register access functions.

B.1.59 regaccess-ti-msp430.c

The file sim/regaccess-ti-msp430.c implements the TI MSP430 register access functions.

B.1.60 pau.c

The file sim/pau.c implements the Power Adaptation Unit (PAU) [8], which exploits the mismatch between CPU and memory system performance to reduce energy dissipation, via dynamic voltage scaling.

B.1.61 pau.h

The file sim/pau.h rd defines definitions needed by pau.c are here.

112 SOURCE FILES

B.1.62 pic.c

The file sim/pic.c implements queued interrupts. The idea is that it is a form of a programmable interrupt controller.

B.1.63 pic.h

The file sim/pic.h rovides definitions needed by pic.c are here.

B.1.64 pipeline-hitachi-sh.c

The file sim/pipeline-hitachi-sh.c implements the modeling of the Hitachi SH's pipeline. It defines the routine step() which is called for each modeled processor during each simulation step, to move instruction one more step along in their execution.

B.1.65 pipeline-hitachi-sh.h

The file sim/pipeline-hitachi-sh.h () defines the structures and constants used by pipeline-hitachi-sh.c, such as the Pipe and Pipestage structures.

B.1.66 power.h

The file sim/power.h rodefines all the structures supporting the simulators power modeling.

B.1.67 regs-hitachi-sh.h

The file sim/regs-hitachi-sh.h r provides various definitions pertinent to the modeling of machine registers on the Hitachi SH.

B.1.68 regs-ti-msp430.h

The file sim/regs-ti-msp430.h provides various definitions pertinent to the modeling of machine registers on the TI MSP430.

B.1.69 sf.y

The file <code>sim/sf.y</code> is the YACC grammar for the command interface and assembler parser. The command interface parser is defined by <code>shasm.y</code> and <code>lex.c</code>. The file <code>lex.c</code> contains a hand-written lexer (included from <code>sys/include/lex.inc</code>). You might find it useful to look in lex.c if you are curious about the commands accepted by the simulator.

B.1.70 syscalls.c, syscalls.h, syscalls-Inferno.c

The files sim/syscalls.c , sim/syscalls.h and sim/syscalls-Inferno.c implement functions and provide definitions for the system call trap values. They implement, e.g., the handling of system calls by the simulator. This is where, e.g., TRAPA #34 instruction passes system calls to the host operating system etc.

B.1.71 tag.c

The file sim/tag.c implements simulator implements per-processor "tag memory", *a la* Smart Messages [6].

B.1.72 tokenhandling.c

The file sim/tokenhandling.c ← functions relating to parsing of input.

Appendix C Commands

C.1 SIMULATOR COMMAND SET

C.1.1 ADDVALUETRACE

Description: Install an address monitor to track data values.

Synopsis:

ADDVALUETRACE <name string> <base addr> <size> <onstack> <pcstart> <frameoffset>

C.1.2 BATTALERTFRAC

Description: Set battery alert level fraction.

Synopsis:

BATTALERTFRAC

C.1.3 BATTCF

Description: Set Battery Vrate lowpass filter capacitance.

Synopsis:

BATTCF <Capacitance in Farads>

C.1.4 BATTETALUT

Description: Set Battery etaLUT value.

Synopsis:

BATTETALUT <LUT index> <value>

C.1.5 BATTETALUTNENTRIES

Description: Set number of etaLUT entries.

Synopsis:

BATTETALUTNENTRIES <number of entries>

C.1.6 BATTILEAK

Description: Set Battery self-discharge current.

Synopsis:

BATTILEAK <Current in Amperes>

C.1.7 BATTINOMINAL

Description: Set Battery Inominal.

Synopsis:

BATTINOMINAL <Inominal in Amperes>

C.1.8 BATTNODEATTACH

Description: Attach current node to a specified battery.

Synopsis:

BATTNODEATTACH <which battery>

C.1.9 BATTRF

Description: Set Battery Vrate lowpass filter resistance.

Synopsis:

BATTRF <Resistance in Ohms>

C.1.10 BATTSTATS

Description: Get battery statistics.

Synopsis:

BATTSTATS <which battery>

C.1.11 BATTVBATTLUT

Description: Set Battery VbattLUT value.

Synopsis:

BATTVBATTLUT <index> <value>

C.1.12 BATTVBATTLUTNENTRIES

Description: Set number of VbattLUT entries.

Synopsis:

BATTVBATTLUTNENTRIES <number of entries>

C.1.13 BATTVLOSTLUT

Description: Set Battery VlostLUT value.

Synopsis:

BATTVLOSTLUT <index> <value>

C.1.14 BATTVLOSTLUTNENTRIES

Description: Set number of VlostLUT entries.

Synopsis:

BATTVLOSTLUTNENTRIES < number of entries>

C.1.15 BPT

Description: Set breakpoint.

Synopsis:

BPT <CYCLES> <ncycles on current node> | <INSTRS> <ninstrs on current node> | <SENSORREADING> <which sensor> <float value

C.1.16 BPTDEL

Description: Delete breakpoint.

Synopsis:

BPTDEL

dreakpoint ID>

C.1.17 BPTLS

Description: List breakpoints and their IDs.

Synopsis:

BPTLS <>

C.1.18 C

Description: Synonym for CACHESTATS.

Synopsis:

C

C.1.19 CA

Description: Set simulator in cycle-accurate mode.

Synopsis:

CA

C.1.20 CACHEINIT

Description: Initialise cache.

Synopsis:

CACHEINIT <cache size> <block size> <set associativity>

C.1.21 CACHEOFF

Description: Deactivate cache.

Synopsis: CACHEOFF

C.1.22 CACHESTATS

Description: Retrieve cache access statistics.

Synopsis: CACHESTATS

C.1.23 CD

Description: Change current working directory.

Synopsis:
 CD <path>

C.1.24 CLOCKINTR

Description: Toggle enabling clock interrupts.

Synopsis:

CLOCKINTR <0/1>

C.1.25 CONT

Description: Continue execution while PC is not equal to specified PC.

Synopsis:

CONT <until PC>

C.1.26 D

Description: Synonym for DUMPALL.

Synopsis:

D <filename> <tag> <prefix>

C.1.27 DEFNDIST

Description: Define a discrete probability measure as a set of badis value probability tuples.

Synopsis:

C.1.28 DELVALUETRACE

Description: Delete an installed address monitor for tracking data values.

Synopsis:

DELVALUETRACE <name string> <base addr> <size> <onstack> <pcstart><frameoffset>

C.1.29 DUMPALL

Description: Dump the State structure info for all nodes to the file using given tag and prefix.

Synopsis:

DUMPALL <filename> <tag> <prefix>

C.1.30 DUMPMEM

Description: Show contents of memory.

Synopsis:

DUMPMEM <start mem address> <end mem address>

C.1.31 DUMPPIPE

Description: Show the contents of the pipeline stages.

Synopsis:

DUMPPIPE

C.1.32 DUMPREGS

Description: Show the contents of the general purpose registers.

Synopsis:
DUMPREGS

C.1.33 DUMPSYSREGS

Description: Show the contents of the system registers.

Synopsis:

DUMPSYSREGS

C.1.34 DUMPTLB

Description: Display all TLB entries.

Synopsis: DUMPTLB

C.1.35 DYNINSTR

Description: Display number of instructions executed.

Synopsis: DYNINSTR

C.1.36 EBATTINTR

Description: Toggle enable low battery level interrupts.

Synopsis:

EBATTINTR <0/1>

C.1.37 EFAULTS

Description: Enable interuppt when too many faults occur.

Synopsis: EFAULTS

C.1.38 FF

Description: Set simulator in fast functional mode.

Synopsis: FF

C.1.39 FILE2NETSEG

Description: Connect file to netseg.

Synopsis:

FILE2NETSEG <file><netseg>

C.1.40 FLTTHRESH

Description: Set threashold for EFAULTS.

Synopsis:

FLTTHRESH <threshold>

C.1.41 FORCEAVGPWR

Description: Bypass ILPA analysis and set avg pwr consumption.

Synopsis:

FORCEAVGPWR <avg pwr in Watts> <sleep pwr in Watts>

C.1.42 GETRANDOMSEED

Description: Query seed used to initialize random number generation system useful for reinitializing generator to same seed for reproducibility.

Synopsis:

GETRANDOMSEED

C.1.43 HELP

Description: Print list of commands.

Synopsis:

HELP

C.1.44 HWSEEREG

Description: Register a hardware structure or part thereof for inducement of SEEs.

Synopsis:

HWSEEREG <structure name> <actual bits> <logical bits> <bit offset>

C.1.45 IGN

Description: Ignore node fatalities and continue sim without pausing.

Synopsis:

IGN <0 or 1>

C.1.46 INITRANDTABLE

Description: Set or change node location.

Synopsis

INITRANDTABLE <distname> <pfun name> <basis min> <basis max> <granularity> <p1> <p2> <p3> <p4>

C.1.47 INITSEESTATE

Description: Initialize SEE function and parameter state.

Synopsis:

C.1.48 L

Description: Synonym for LOCSTATS.

Synopsis:

L

C.1.49 LISTRVARS

Description: List all structures that can be treated as rvars.

Synopsis:

LISTRVARS

C.1.50 LOAD

Description: Load a script file.

Synopsis:

LOAD <filename>

C.1.51 LOCSTATS

Description: Show node's current location in three-dimentional space.

Synopsis:

LOCSTATS

C.1.52 MALLOCDEBUG

Description: Display malloc stats.

Synopsis:

MALLOCDEBUG

C.1.53 MAN

Description: Print synopsis for command usage.

Synopsis:

MAN <command name>

C.1.54 MMAP

Description: Map memory of one simulated node into another.

Synopsis:

MMAP <source> <destination>

C.1.55 N

Description: Step through simulation for a number (default 1) of cycles.

Synopsis:

N [# cycles]

C.1.56 NANOPAUSE

Description: Pause the simulation for arg nanoseconds.

Synopsis:

NANOPAUSE <duration of pause in nanoseconds>

C.1.57 ND

Description: Synonym for NETDEBUG.

Synopsis:

ND

C.1.58 NETCORREL

Description: Specify correlation coefficient between failure of a network segment and failure of an IFC on a node @@NOTE that it is not using the current node so we can specify in a matrix-like form@@.

Synopsis:

NETCORREL <which seg><which node><coefficient>

C.1.59 NETDEBUG

Description: Show debugging information about the simulated network interface.

Synopsis:

C.1.60 NETNEWSEG

Description: Add a new network segment to simulation.

Synopsis:

NETNEWSEG <which (if exists)> <frame bits> <propagation speed> <bitrate> <medium width> <link failure probability distr

C.1.61 NETNODENEWIFC

Description: Add a new IFC to current node frame bits and segno are set at attach time.

Synopsis

NETNODENEWIFC <ifc num (if valid)> <tx pwr (watts)> <rx pwr (watts)> <idle pwr (watts)> clisten pwr (watts)> <fail dist

C.1.62 NETSEG2FILE

Description: Connect netseg to file.

Synopsis:

NETSEG2FILE <netseg> <file>

C.1.63 NETSEGDELETE

Description: Disable a specified network segment.

Synopsis:

NETSEGDELETE <which segment>

C.1.64 NETSEGFAILDURMAX

Description: Set maximum network segment failure duration in clock cycles though actual failure duration is determined by probability distribution.

Synopsis:

NETSEGFAILDURMAX <duration>

C.1.65 NETSEGFAILPROB

Description: Set probability of failure for a setseg.

Synopsis:

C.1.66 NETSEGFAILPROBFN

Description: Specify Netseg failure Probability Distribution Function (fxn of time).

Synopsis:

NETSEGFAILPROBFN <expression in terms of constants and 'pow(a

C.1.67 NETSEGNICATTACH

Description: Attach a current node's IFC to a network segment.

Synopsis:

NETSEGNICATTACH <which IFC><which segment>

C.1.68 NETSEGPROPMODEL

Description: Associate a network segment with a signal propagation model.

Synopsis:

NETSEGPROPMODEL <netseg ID> <sigsrc ID> <minimum SNR>

C.1.69 NEWBATT

Description: New battery

Synopsis:

NEWBATT <ID> <capacity in mAh>

C.1.70 NEWNODE

Description: Create a new node (Simulated system).

Synopsis:

C.1.71 NI

Description: Synonym for DYNINSTR.

Synopsis:

C.1.72 NODEFAILDURMAX

Description: Set maximum node failure duration in clock cycles though actual failure duration is determined by probability distribution.

Synopsis:

NODEFAILDURMAX <duration>

C.1.73 NODEFAILPROB

Description: Set probability of failure for current node.

Synopsis:

C.1.74 NODEFAILPROBFN

Description: Specify Node failure Probability Distribution Function (fxn of time).

Synopsis:

NODEFAILPROBFN <expression in terms of constants and 'pow(a

C.1.75 NUMAREGION

Description: Specify a memory access latency and a node mapping (can only map into destination RAM) for an address range for a private mapping.

NUMAREGION <name string> <start address (inclusive)> <end address (non-inclusive)> <local read latency in cycles> <local</pre>

C.1.76 NUMASETMAPID

Description: Change the mapid for nth map table entry on all nodes to i.

Synopsis:

NUMASETMAPID <n> <i>>

C.1.77 NUMASTATS

Description: Display access statistics for all NUMA regions for current node.

Synopsis: NUMASTATS

C.1.78 NUMASTATSALL

Description: Display access statistics for all NUMA regions for all nodes.

Synopsis:

NUMASTATSALL

C.1.79 OFF

Description: Turn the simulator off.

Synopsis: 0FF

C.1.80 ON

Description: Turn the simulator on.

Synopsis: ON

C.1.81 PARSEOBJDUMP

Description: Parse a GNU objdump file and load into memory.

Synopsis:

PARSEOBJDUMP <objdump file path>

C.1.82 PAUINFO

Description: Show information about all valid PAU entries.

Synopsis: PAUINFO

126 COMMANDS

C.1.83 PAUSE

Description: Pause the simulation for arg seconds.

Synopsis:

PAUSE <duration of pause in seconds>

C.1.84 PCBT

Description: Dump PC backtrace.

Synopsis: PCBT

C.1.85 PD

Description: Disable simulation of processor's pipeline.

Synopsis: PD

C.1.86 PE

Description: Enable simulation of processor's pipeline.

Synopsis: PE

C.1.87 PF

Description: Flush the pipeline.

Synopsis:

PF

C.1.88 PFUN

Description: Change probability distrib fxn (default is uniform).

Synopsis: PFUN

C.1.89 PI

Description: Synonym for PAUINFO.

Synopsis: PI

C.1.90 POWERSTATS

Description: Show estimated energy and circuit activity.

Synopsis: POWERSTATS

C.1.91 POWERTOTAL

Description: Print total power accross all node.

Synopsis: POWERTOTAL

C.1.92 PS

Description: Synonym for POWERSTATS.

Synopsis: PS

C.1.93 PWD

Description: Get current working directory.

Synopsis: PWD

C.1.94 Q

Description: Synonym for QUIT.

Synopsis:

C.1.95 QUIT

Description: Exit the simulator.

Synopsis:

C.1.96 R

Description: Synonym for RATIO.

Synopsis: R <>

C.1.97 RANDPRINT

Description: Print a random value from the selected distribution with given parameters.

Synopsis:

RANDPRINT <distribution name> <min> <max> <p1> <p2> <p3> <p4>

C.1.98 RATIO

Description: Print ratio of cycles spent active to those spent sleeping.

Synopsis: RATIO

C.1.99 REGISTERRVAR

Description: Register a simulator internal implementation variable or structure for periodic updates either overwriting values or summing determined by the mode parameter.

Synopsis

REGISTERRVAR

moneie

<sim var name> <index for array structures> <value dist name> <value dist p1> <value dist p2> <value dist

C.1.100 REGISTERSTABS

Description: Register variables in a STABS file with value tracing framework.

Synopsis:

REGISTERSTABS <STABS filename>

C.1.101 RENUMBERNODES

Description: Renumber nodes based on base node ID.

Synopsis:

RENUMBERNODES

C.1.102 RESETALLCTRS

Description: Reset simulation rate measurement trip counters for all nodes.

Synopsis:

RESETALLCTRS

C.1.103 RESETCPU

Description: Reset entire simulated CPU state.

Synopsis: RESETCPU

C.1.104 RESETNODECTRS

Description: Reset simulation rate measurement trip counters for current node only.

Synopsis:

RESETNODECTRS

C.1.105 RETRYALG

Description: set NIC retransmission backoff algorithm.

Synopsis:

RETRYALG <ifc #> <algname>

C.1.106 RUN

Description: Mark a node as runnable.

Synopsis:

RUN

C.1.107 SAVE

Description: Dump memory region to disk.

Synopsis

SAVE <start mem addr> <end mem addr> <filename>

C.1.108 SENSORSDEBUG

Description: Display various statistics on sensors and signals.

Synopsis:

SENSORSDEBUG

C.1.109 SETBASENODEID

Description: Set ID of first node from which all node IDs will be offset.

Synopsis:

SETBASENODEID <integer>

C.1.110 SETBATT

Description: Set current battery.

Synopsis:

SETBATT <Battery ID>

C.1.111 SETBATTFEEDPERIOD

Description: Set update periodicity for battery simulation.

Synopsis:

SETBATTFEEDPERIOD <period in picoseconds>

C.1.112 SETDUMPPWRPERIOD

Description: Set periodicity power logging to simlog.

Synopsis:

SETDUMPPWRPERIOD <period in picoseconds>

C.1.113 SETFAULTPERIOD

Description: Set period for activating fault scheduling.

Synopsis:

SETFAULTPERIOD <period in picoseconds>

C.1.114 SETFREQ

Description: Set operating frequency from voltage.

Synopsis:

SETFREQ <freq/MHz> (double)

C.1.115 SETIFCOUI

Description: Set OUI for current IFC.

Synopsis:

SETIFCOUI <which IFC> <new OUI>

C.1.116 SETLOC

Description: Set or change node location.

Synopsis:

SETLOC <xloc> <yloc> <zloc>

C.1.117 SETNETPERIOD

Description: Set period for activting network scheduling.

Synopsis:

SETNETPERIOD <period in picoseconds>

C.1.118 SETNODE

Description: Set the current simulated node.

Synopsis:

SETNODE <node id>

C.1.119 SETPC

Description: Set the value of the program counter.

Synopsis:

SETPC <PC value>

C.1.120 SETPHYSICSPERIOD

Description: Set update periodicity for physical phenomenon simulation.

Synopsis:

SETPHYSICSPERIOD <period in picoseconds>

C.1.121 SETQUANTUM

Description: Set simulation instruction group quantum.

Synopsis:

SETQUANTUM <integer>

C.1.122 SETRANDOMSEED

Description: Reinitialize random number generation system with a specific seed useful in conjunction with GETRANDOMSEED for reproducing same pseudorandom state.

Synopsis:

SETRANDOMSEED <seed value negative one to use current time>

C.1.123 SETSCALEALPHA

Description: Set technology alpha parameter for use in voltage scaling.

Synopsis:

SETSCALEALPHA <double>

C.1.124 SETSCALEK

Description: Set technology K parameter for use in voltage scaling.

Synopsis:

SETSCALEK <double>

C.1.125 SETSCALEVT

Description: Set technology Vt for use in voltage scaling.

Synopsis:

SETSCALEVT <double>

C.1.126 SETSCHEDRANDOM

Description: Use a different random order for node simulation every cycle.

Synopsis:

SETSCHEDRANDOM <>

C.1.127 SETSCHEDROUNDROBIN

Description: Use a round-robin order for node simulation.

Synopsis:

SETSCHEDROUNDROBIN <

C.1.128 SETTIMERDELAY

Description: Change granularity of timer intrs.

Synopsis:

SETTIMERDELAY <granularity in microseconds>

C.1.129 SETVDD

Description: Set operating voltage from frequency.

Synopsis:

SETVDD <Vdd/volts>(double)

C.1.130 SFATAL

Description: Induce a node death and state dump.

Synopsis:

SFATAL <suicide note>

C.1.131 SHAREBUS

Description: Share bus structure with ther named node.

Synopsis:

SHAREBUS <Bus donor nodeid>

C.1.132 SHOWCLK

Description: Show the number of clock cycles simulated since processor reset.

Synopsis: SHOWCLK

C.1.133 SHOWPIPE

Description: Show contents of the processor pipeline.

Synopsis: SHOWPIPE

C.1.134 SIGSRC

Description: Create a physical phenomenon signal source.

Synopsis:

 $SIGSRC \quad < type > < description > < tau > < propagation speed > < A > < B > < C > < D > < E > < F > < G > < H > < I > < K > < m > < n > < o > < q > < r > < s > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d > < d >$

C.1.135 SIGSUBSCRIBE

Description: Subscribe sensor X on the current node to a signal source Y.

Synopsis:

SIGSUBSCRIBE <X> <Y>

C.1.136 SIZEMEM

Description: Set the size of memory.

Synopsis:

SIZEMEM <size of memory in bytes>

C.1.137 SPLIT

Description: Split current CPU to execute from a new PC and stack.

Synopsis:

SPLIT <newpc> <newstackaddr> <argaddr> <newcpuidstr>

C.1.138 SRECL

Description: Load a binary program in Motorola S-Record format.

Synopsis:

SRECL

C.1.139 STOP

Description: Mark the current node as unrunnable.

Synopsis: STOP

C.1.140 THROTTLE

Description: Set the throttling delay in nanoseconds.

Synopsis:

THROTTLE <throttle delay in nanoseconds>

C.1.141 THROTTLEWIN

Description: Set the throttling window — main simulation loop sleeps for throttlensecs x throttlewin nanosecs every throttlewin simulation cycles

Synopsis:

THROTTLEWIN for an average of throttlensecs sleep per simulation cycle.

C.1.142 TRACE

Description: Toggle Tracing.

Synopsis: TRACE

C.1.143 V

Description: Synonym for VERBOSE.

Synopsis:

C.1.144 VALUESTATS

Description: Print data value tracking statistics.

Synopsis: VALUESTATS

C.1.145 VERBOSE

Description: Enable the various prints.

Synopsis: VERBOSE

C.1.146 VERSION

Description: Display the simulator version and build.

Synopsis: VERSION

134 COMMANDS

C.1.147 NODETACH

Description: Set whether new thread should be spawned on a ON command.

Synopsis:

NODETACH <0 or 1>

C.1.148 SIZEPAU

Description: Set the size of the PAU.

Synopsis:

SIZEPAU <size of PAU in number of entries>

Index

Acronym	intr_hdlr(),71,88
LIF, 3	main(),69,87
Acronyms	main(int argc, char *argv[]),92
ADF, 1	main,69
ASF, 48, 63	my_id , 81-82
SNR, 32	NIC_OUI, 81
SOF, 4	printf(),79
STF, 2	printf,55
SVF, 2	print,55
Architecture Specification File, 13	REGSAVESTACK, 88
battery lifetime, 23	sleep(),86
battery low interrupts, 67	startup(), 5, 69, 71, 88
bearing, 38	startup(int argc, char *argv[]),92
benchmark implementation	_vec_stub_begin,71
nic_hdlr(),71	_vec_stub_end,71
argc,92	Big Endian, 10
argv, 92	Big-endian, 105
<pre>devexcp_getintevt(),71</pre>	Binutils, 11
<pre>devlog_ctl("off");,87</pre>	BSD, 105
devlog_ctl(), 80, 83, 88, 91-92	bss, 65
<pre>devnet_recv(),71</pre>	bzip2, 78
<pre>devnet_xmit(),68</pre>	cache miss, 79
<pre>devrtc_getusecs(),87</pre>	cache size, 19
exit(),56	Cache, 19, 102
hdlr_install(),71,88	circuit activity estimation, 23

INDEX

1 11	01.0
clock interrupt, 67	file2netseg , 30, 32, 120
Command File, 14	fltthresh, 120
Commands	forceavgpwr, 25, 89, 93–95, 120
Hitachi SH Assembler	getrandomseed, 120
SLEEP, 86	help , 5, 16, 82, 120
MOV , 58, 79	hwseereg, 121
SLEEP , 91	ign , 121
TRAPA , 90	initrandtable, 42, 121
modal commands, 76	initseestate, 121
addvaluetrace, 115	listrvars, 121
battalertfrac, 115	load , 14, 121
battcf , 27, 115	locstats, 38, 121
battetalutnentries, 28, 116	l , 121
battetalut, 27, 116	mallocdebug, 122
battileak, 27, 116	man , 122
battinominal, 28, 116	mmap , 95, 122
battnodeattach, 56, 116	nanopause, 122
battrf , 27, 116	nd , 122
battstats, 116	netcorrel , 5, 30, 36, 122
battvbattlutnentries, 27, 117	netdebug , 6, 30, 123
battvbattlut, 27, 116	netnewseg , 5, 30, 75–76, 123
battvlostlutnentries, 28, 117	netnodenewifc , 30–31, 76, 123
battvlostlut, 28, 117	netseg2file, 30–31, 123
bptdel, 117	netsegdelete, 30, 123
bptls , 117	netsegfaildurmax, 30, 123
bpt , 117	netsegfailprobfn, 123
cacheinit, 118	netsegfailprob, 36, 123
cacheoff , 76, 118	netsegnicattach, 30, 76, 124
cachestats, 118	netsegpropmodel, 30, 32, 124
ca , 93, 117	newbatt , 56, 124
cd , 83, 118	newnode , 15, 38, 76, 124
clockintr, 76, 118	ni , 15, 91, 124
cont, 118	nodefaildurmax, 124
c , 15, 117	nodefailprobfn, 124
defndist , 42, 118	nodefailprob, 36, 124
delvaluetrace, 119	nodetach , 91, 134
dumpall, 24, 91, 119	numaregion, 125
dumpmem, 119	numasetmapid, 125
dumppipe , 91, 119	numastatsall, 125
dumpregs , 15, 58, 119	numastats, 125
dumpsysregs, 91, 119	n , 122
dumptlb, 119	off , 5, 15, 125
dyninstr, 119	on , 14, 56, 125
d , 24, 91, 118	parseobjdump, 125
ebattintr, 120	pauinfo, 125
efaults, 120	pause, 126
ff , 93, 120	pcbt , 126

pd , 58, 93, 126	showclk, 15, 79, 91, 132
pe, 126	showpipe, 132
pfun, 126	sigsrc, 38, 49–50, 132
pf, 126	sigsubscribe, 38, 132
pi, 126	sizemem, 65, 76, 132
powerstats, 126	sizepau, 134
powertotal, 127	split, 132
ps, 24, 57, 127	srecl, 14, 56, 76, 132
pwd, 127	stop, 133
quit, 83, 91, 127	throttlewin, 133
q, 127	throttle, 133
randprint, 127	trace, 133
ratio, 127	valuestats, 133
registerrvar, 43, 128	verbose, 133
registerstabs, 128	version, 133
renumbernodes, 128	v , 133
resetallctrs, 128	communication channel
resetcpu, 128	single-access, 95
resetnodectrs, 128	communication channels
retryalg, 128	multi-access, 95
run, 14, 56, 92, 128	communication links, 29
r, 127	communication media, 29
save, 129	data, 65
sensorsdebug, 129	dead code elimination phase, 67
setbasenodeid, 129	direction, 38
setbattfeedperiod, 129	distributed simulation, 50
setbatt, 129	dynamic instruction count, 79
setdumppwrperiod, 129	embedded systems, 1, 37
setfaultperiod, 129	estimating energy, 23
setfreq, 24, 87–88, 95, 129	exception, 63
setifcoui, 130	EXCP_EXPEVT, 64
setloc , 38, 130	EXCP_INTEVT, 64–65
setnetperiod, 130	execution-driven, 1
setnode, 130	failure, 19
setpc , 130	FATAL, 83
setphysicsperiod, 130	FF, 91
setquantum, 89, 130	file formats
setrandomseed, 130	architectural specification file, 48
setscalealpha, 24, 86, 131	simulator configuration file, 47
setscalek, 24, 86, 131	simulator log file, 48
setscalevt, 24, 86, 131	simulator platform-specific config file, 47
setschedrandom, 131	system configuration file, 45
setschedroundrobin, 131	conf/setup.conf,45
settimerdelay, 131	files and folders
setvdd, 24, 87–88, 131	handranka /aasaa / 113 - 1/2 - 1/2
sfatal, 131	benchmarks/source/bubblesort/bsort-input.h,
sharebus, 132	55

INDEX

benchmarks/source/bubblesort/bsort.c,55	sim/dev7708.c,104
benchmarks/source/bubblesort/input.txt,55	sim/dev7708.h,104
benchmarks/source/bubblesort/, 55-56	sim/devexcpt.h,70
benchmarks/source/bubblesort,13	sim/devnet-hitachi-sh.h,70
benchmarks/source/port/, 65, 71, 87	sim/devsim7708.c,94,104
benchmarks/source/port,87	sim/devsim7708.h, 64, 70
benchmarks/source/SPEC2000/,81	sim/devsunflower.c,105
benchmarks/source/swradio/swr.m,63	sim/endian-hitachi-sh.h,105
	sim/fault.c, 105
benchmarks/source/swradio/swradio-sink/sw	
87	sim/fdr.c,105
	sim/fdr.h, 106
benchmarks/source/swradio/swradio-source/	
87–88	sim/instr-hitachi-sh.h,106
	sim/interrupts-hitachi-sh.h,71,106
benchmarks/source/swradio/swradio-source/	
87	sim/little-endian-hitachi-sh.h, 102
benchmarks/source/swradio/, 62, 69, 81-82, 86,	sim/machine-hitachi-sh.c,107
96	sim/machine-hitachi-sh.h,107
benchmarks/source/,13	sim/machine-ti-msp430.c,107
conf/setup.conf, 10, 45, 53, 56, 78	sim/machine-ti-msp430.h,107
devsim7708.c,80	sim/main.c, 107
devsim7708.h, 79, 82	sim/main.h, 65, 99, 108
ilpa.h, 89-90	sim/Makefile,5
init.S, 86, 88	sim/mfns.h, 106
LICENSE.txt, 100	sim/mkhelp,108
pau.c, 88, 92	sim/mkmantex,108
pau.h, 88	sim/mkopstr-hitachi-sh,108
sim/arch-darwin.c, 101	sim/mkopstr-ti-msp430,109
sim/arch-Inferno.c, 100	sim/network-hitachi-sh.c,94,109
sim/arch-linux.c, 101	sim/network-hitachi-sh.h,71,109
sim/arch-OpenBSD.c, 100	sim/op-hitachi-sh.c,109
sim/arch-solaris.c, 101	sim/op-hitachi-sh.h,109-110
sim/batt.c,101	sim/op-ti-msp430.c,110
sim/batt.h, 102	sim/pau.c,111
sim/battmodels/,102	sim/pau.h,111
sim/big-endian-hitachi-sh.h,102	sim/pic.c,112
sim/bit-utils.c,102	sim/pic.h,112
sim/bit.h, 102	<pre>sim/pipeline-hitachi-sh.c, 110, 112</pre>
sim/cache-hitachi-sh.c,103	sim/pipeline-hitachi-sh.h,110,112
sim/cache-hitachi-sh.h, 103	<pre>sim/pipeline-ti-msp430.c,110</pre>
sim/config.darwin-ppc,48	sim/pipeline-ti-msp430.h,110
sim/config.h, 24, 49	sim/power.c,110
sim/decode-hitachi-sh.c,90,103	sim/power.h,112
sim/decode-hitachi-sh.h, 103	sim/randgen.c,111
sim/decode-ti-msp430.h, 103	sim/randgen.h,111
sim/dev430x1xxx.h, 104	sim/regaccess-hitachi-sh.c,111

INDEX

OS, 66	Engine *E->sp,99
Overview, 1	Engine, 5, 99
Panasonic CGR18 family, 25	EXCP_INTEVT, 67
PAU, 111	lex.c, 93
Peripherals, 19	NIC_RX_EXCP_CODE, 67
power dissipation, 23	pipeline-hitachi-sh.c,92
power modeling, 112	R0000, 90
PowerPC, 105	sf.y,93
processing element, 1	SF_BATT, 24
processors, 23	SF_BITFLIP_ANALYSIS, 25
program counter, 90	SIMCMD_CTL, 80
propagation delay, 76	State *, 100
registers	State, 99–100
memory mapped registers, 64	SUPERH_NIC_NMR, 79
EXPEVT, 85, 91	SUPERH_SIMCMD_CTL, 82
INTEVT, 85, 91	SUPERH_SIMCMD_DATA, 80, 82
R14, 85	SUPERH_USECS_*, 79
R15, 85	TMU0_TUNI0_EXCP_CODE, 67
RS-232, 19	T_NEWNODE, 42
runnable, 56	(State *)S)->stallaction(),100
Running Sunflower, 13	sleep, 79
shared memory, 1	Smart Messages, 113
signal attenuation profile, 38	Solaris, 105
signal group, 32	SPARC, 10, 105
signal sample value file (SVF), 2	system architecture description file, 1
signal trajectory file (STF), 2	system calls, 113
simulation modes	tag memory, 113
cycle-accurate (CA), 93	tar, 78
fast functional (FF), 93	text, 65
simulation output file (SOF), 4	TI MSP430 F11X, 104
simulation, 3	TI MSP430, 103, 107, 110, 113
Simulator Command File, 13	transmission delay, 76
Simulator Command Language, 14	TRAPA, 113
simulator configuration	voltage regulator, 25
HOST, 45	YACC, 113
make all-gcc,54	(State *)S)->step(),100
SF_SIMLOG, 5	<pre>battery_debug(), 101</pre>
SUNFLOWERROOT, 45, 78	<pre>battery_feed(),101</pre>
SUPPORTED-TARGET-ARCHS, 45	Block, 103
SUPPORTED-TARGETS, 45	B <i>nnnn</i> , 103
TARGET-ARCH, 45	Cache, 103
TARGET, 45	CLK, 79
TREEROOT, 56	decode-hitachi-sh.h,108
simulator implementation	decode-ti-msp430.h,109
(State *)S)->step(),100	<pre>devexcp_getintevt(),67</pre>
BATT_LOW_EXCP_CODE, 67	<pre>devloc_getorbit(),67</pre>
E->sp, 99	<pre>devloc_getvelocity(),67</pre>

devloc_getxloc(),67 devloc_getyloc(),67 devloc_getzloc(),67 devlog_ctl(),67 devnet_ctl(),67 devnet_framedelay(),67 devnet_getfsz(),67 devnet_getncolls(),67 devnet_getncr(),67 devnet_getncsense(),67 devnet_getspeed(),67 devnet_recv(),67 devnet_xmit(),67-68 devrand_getrand(),67 devrand_seed(),67 devrtc_getusecs(),67 devtag_read(),67 devtag_rttl(),67 devtag_write(),67 devtag_wttl(),67 devXXX_YYY, 68 **DUMPPIPE**, 108-109 help.c, 107 help.h, 108 ICLK, 79, 91 Ifc, 109 init.o,69 init.S,69 lex.c, 108, 113 main.c, 101, 105 Makefile, 69, 105 mkhelp, 107

mkmantex, 107 MOV, 16 Netsegment, 109 network_clock(),109 newbatt(), 101 NINSTR, 91 OBJS, 69 opstr-hitachi-sh.h, 108 opstr-ti-msp430.h,109 Pipe, 112 Pipestage, 112 PROGRAM, 69 schedule(), 101 scheduler(), 105, 107, 109 Segbuf, 109 sf.h, 106 SF_B_ENDIAN, 10 SF_L_ENDIAN, 10 SF_X_ENDIAN, 105 shasm.y, 113 SIM_GLOBAL_CLOCK, 107 State, 107-108 step(), 112 sys/include/bit.h, 103 sys/include/lex.inc,113 token_table, 106 udelay(),67 volatile,66 \$(OBJS),69 \$(PROGRAM), 69 State structure, 99

References

- 1. Cygnus GnuPro Documentation.
- 2. L. Benini, G. Castelli, A. Macii, E. Macii, M. Poncino, and R. Scarsi. A discrete-time battery model for high-level power estimation. In *Proceedings of the conference on Design, automation and test in Europe*, pages 35–39, January 2000.
- 3. T. Nishimura. Tables of 64-bit mersenne twisters. *ACM Trans. Model. Comput. Simul.*, 10(4):348–357, 2000.
- 4. S. M. Ross. Simulation. Academic Press, San Diego, CA, 2001.
- 5. P. Stanley-Marbell. Implementation of a distributed full-system simulation framework as a filesystem server. In *Proceedings of the First International Workshop on Plan 9*, 2006.
- 6. P. Stanley-Marbell, C. Borcea, K. Nagaraja, and L. Iftode. Smart Messages: A System Architecture for Large Networks of Embedded Systems. In *8th Workshop on Hot Topics in Operating Systems, HOTOS-VIII*, page 153, May 2000.
- 7. P. Stanley-Marbell and M. Hsiao. Fast, flexible, cycle-accurxate energy estimation. In *Proceedings of the International Symposium on Low Power Electronics and Design*, pages 141–146, August 2001.

- 8. P. Stanley-Marbell, M. S. Hsiao, and U. Kremer. A Hardware Architecture for Dynamic Performance and Energy Adaptation. *Lecture Notes in Computer Science, Springer-Verlag*, 2325(1):33–52, 2002.
- 9. P. Stanley-Marbell, K. Lahiri, and A. Raghunathan. Adaptive data placement in an embedded multiprocessor thread library. In *DATE '06: Proceedings of the conference on Design, automation and test in Europe*, pages 698–699, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.
- 10. V. Tiwari, S. Malik, and A. Wolfe. Power Analysis of Embedded Software: A first Step Towards Software Power Estimation. In *IEEE/ACM International Conference on Computer-Aided Design*, pages 384–390, August 1994.