### nRF52840 **Rev 1**

Errata v1.0



### **Contents**

1	nRF52840 Rev 1 Errata	. 3
2	Change log.	. 4
3	New and inherited anomalies.	5
	3.1 [20] RTC: Register values are invalid	. 6
	3.2 [36] CLOCK: Some registers are not reset when expected	. 6
	3.3 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP	. 7
	3.4 [66] TEMP: Linearity specification not met with default settings	7
	3.5 [78] TIMER: High current consumption when using timer STOP task only	. 8
	3.6 [81] GPIO: PIN_CNF is not retained when in debug interface mode	. 9
	3.7 [87] CPU: Unexpected wake from System ON Idle when using FPU	9
	3.8 [122] QSPI: QSPI uses current after being disabled	10
	3.9 [136] System: Bits in RESETREAS are set when they should not be	10
	3.10 [153] RADIO: RSSI parameter adjustment	11
	3.11 [155] GPIOTE: IN event may occur more than once on input edge	12
	3.12 [166] USBD: ISO double buffering not functional	12
	3.13 [170] I2S: NRF_I2S->PSEL CONNECT fields are not readable	13
	3.14 [171] USB,USBD: USB might not power up	13
	3.15 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect	14
	3.16 [174] SPIM: SPIM3 events incorrectly connected to the PPI	15
	3.17 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out	15
	3.18 [179] RTC: COMPARE event is generated twice from a single RTC compare match	16
	3.19 [183] PWM: False SEQEND[0] and SEQEND[1] events	16
	3.20 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted	
		17
	3.21 [187] USBD: USB cannot be enabled	17
	3.22 [190] NFCT: Event FIELDDETECTED may be generated too early	
	3.23 [191] RADIO: High packet error rate in BLE Long Range mode	19
	3.24 [192] CLOCK: LFRC frequency offset after calibration	19
	3.25 [193] SPIM: SPIM3 does not generate EVENTS_END and halts if suspended during last byte	
	3.26 [194] I2S: STOP task does not switch off all resources	20
	3.27 [195] SPIM: SPIM3 continues to draw current after disable	21
	3.28 [196] I2S: PSEL acquires GPIOs regardless of ENABLE	
	3.29 [197] POWER: DCDC of REGO not functional	22
	3.30 [198] nRF52840: SPIM3 transmit data might be corrupted	
	3.31 [201] CLOCK: EVENTS_HFCLKSTARTED might be generated twice	
	3.32 [202] POWER: Device does not start up in high voltage mode	24



4413\_416 v1.0 ii

### 1 nRF52840 Rev 1 Errata

This Errata document contains anomalies for the nRF52840 chip, revision Rev 1 (QIAA-C00, CKAA-C00).

The document indicates which anomalies are fixed, inherited, or new compared to revision Engineering C nRF52840.



### 2 Change log

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
NRF52840 Rev 1 v1.0	Date 23.03.2018	<ul> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP"</li> <li>Added: No. 66. "Linearity specification not met with default settings"</li> <li>Added: No. 78. "High current consumption when using timer STOP task only"</li> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> <li>Added: No. 87. "Unexpected wake from System ON Idle when using FPU"</li> <li>Added: No. 122. "QSPI uses current after being disabled"</li> <li>Added: No. 136. "Bits in RESETREAS are set when they should not be"</li> <li>Added: No. 155. "IN event may occur more than once on input edge"</li> <li>Added: No. 166. "ISO double buffering not functional"</li> <li>Added: No. 170. "NRF_I2S-&gt;PSEL CONNECT fields are not readable"</li> <li>Added: No. 171. "USB might not power up"</li> <li>Added: No. 173. "Writes to LATCH register take several CPU cycles to take effect"</li> <li>Added: No. 174. "SPIM3 events incorrectly connected to the PPI"</li> <li>Added: No. 179. "COMPARE event is generated twice from a single RTC compare match"</li> <li>Added: No. 183. "False SEQEND[0] and SEQEND[1] events"</li> <li>Added: No. 184. "Erase or write operations from the external debugger fail when CPU is not halted"</li> <li>Added: No. 187. "USB cannot be enabled"</li> <li>Added: No. 190. "Event FIELDDETECTED may be generated too early"</li> <li>Added: No. 191. "High packet error rate in BLE Long Range mode"</li> <li>Added: No. 192. "LFRC frequency offset after calibration"</li> <li>Added: No. 193. "SPIM3 does not generate EVENTS_END and halts if</li> </ul>
		<ul> <li>Added: No. 193. "SPIM3 does not generate EVENTS_END and halts if suspended during last byte"</li> <li>Added: No. 194. "STOP task does not switch off all resources"</li> <li>Added: No. 195. "SPIM3 continues to draw current after disable"</li> <li>Added: No. 196. "PSEL acquires GPIOs regardless of ENABLE"</li> <li>Added: No. 197. "DCDC of REGO not functional"</li> <li>Added: No. 198. "SPIM3 transmit data might be corrupted"</li> <li>Added: No. 201. "EVENTS_HFCLKSTARTED might be generated twice"</li> <li>Added: No. 202. "Device does not start up in high voltage mode"</li> </ul>



### 3

### New and inherited anomalies

The following anomalies are present in revision Rev 1 of the nRF52840 chip.

ID	Module	Description	Inherited from Engineering C nRF52840
20	RTC	Register values are invalid	Х
36	CLOCK	Some registers are not reset when expected	X
55	I2S	RXPTRUPD and TXPTRUPD events asserted after STOP	X
66	TEMP	Linearity specification not met with default settings	X
78	TIMER	High current consumption when using timer STOP task only	X
81	GPIO	PIN_CNF is not retained when in debug interface mode	X
87	СРИ	Unexpected wake from System ON Idle when using FPU	Х
122	QSPI	QSPI uses current after being disabled	X
136	System	Bits in RESETREAS are set when they should not be	X
153	RADIO	RSSI parameter adjustment	Х
155	GPIOTE	IN event may occur more than once on input edge	Х
166	USBD	ISO double buffering not functional	X
170	I2S	NRF_I2S->PSEL CONNECT fields are not readable	X
171	USB,USBD	USB might not power up	X
173	GPIO	Writes to LATCH register take several CPU cycles to take effect	X
174	SPIM	SPIM3 events incorrectly connected to the PPI	X
176	System	Flash erase through CTRL-AP fails due to watchdog time-out	X
179	RTC	COMPARE event is generated twice from a single RTC compare match	X
183	PWM	False SEQEND[0] and SEQEND[1] events	Х
184	NVMC	Erase or write operations from the external debugger fail when CPU is not halted	X
187	USBD	USB cannot be enabled	Х
190	NFCT	Event FIELDDETECTED may be generated too early	Х
191	RADIO	High packet error rate in BLE Long Range mode	Х
192	CLOCK	LFRC frequency offset after calibration	Х
193	SPIM	SPIM3 does not generate EVENTS_END and halts if suspended during last byte	Х



ID	Module	Description	Inherited from Engineering C nRF52840
194	I2S	STOP task does not switch off all resources	X
195	SPIM	SPIM3 continues to draw current after disable	X
196	I2S	PSEL acquires GPIOs regardless of ENABLE	X
197	POWER	DCDC of REG0 not functional	X
198	nRF52840	SPIM3 transmit data might be corrupted	X
201	CLOCK	EVENTS_HFCLKSTARTED might be generated twice	Х
202	POWER	Device does not start up in high voltage mode	X

Table 1: New and inherited anomalies

### 3.1 [20] RTC: Register values are invalid

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

RTC registers will not contain the correct/expected value if read.

### **Conditions**

The RTC has been idle.

### Consequences

RTC configuration cannot be determined by reading RTC registers.

### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTCO->TASKS_STOP = 0;
```

# 3.2 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS\_DONE
- CLOCK->EVENTS CTTO
- CLOCK->CTIV

#### **Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

### Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file. This workaround has already been added into system\_nrf52840.c file present in MDK 8.11.0 or later.

### 3.3 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

#### **Conditions**

A previous transfer has been performed with RX/TX enabled, respectively.

### Consequences

The indication that RXTXD.MAXCNT words were received/transmitted is false.

### Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

### 3.4 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.



It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

TEMP module provides non-linear temperature readings over the specified temperature range.

#### **Conditions**

Always.

### Consequences

TEMP module returns out of spec temperature readings.

### Workaround

Execute the following code after reset:

```
NRF TEMP->A0 = NRF FICR->TEMP.A0;
NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
NRF TEMP->A2 = NRF FICR->TEMP.A2;
NRF TEMP->A3 = NRF_FICR->TEMP.A3;
NRF TEMP->A4 = NRF FICR->TEMP.A4;
NRF TEMP->A5 = NRF FICR->TEMP.A5;
NRF TEMP->B0 = NRF FICR->TEMP.B0;
NRF TEMP->B1 = NRF FICR->TEMP.B1;
NRF TEMP->B2 = NRF FICR->TEMP.B2;
NRF TEMP->B3 = NRF FICR->TEMP.B3;
NRF TEMP->B4 = NRF_FICR->TEMP.B4;
NRF TEMP->B5 = NRF FICR->TEMP.B5;
NRF TEMP->TO = NRF FICR->TEMP.TO;
NRF TEMP->T1 = NRF FICR->TEMP.T1;
NRF TEMP->T2 = NRF FICR->TEMP.T2;
NRF TEMP->T3 = NRF FICR->TEMP.T3;
NRF TEMP->T4 = NRF FICR->TEMP.T4;
```

This code is already present in the latest system\_nrf52.c file and in the system\_nrf52840.c file released in MDK 8.12.0.

# 3.5 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Increased current consumption when the timer has been running and the STOP task is used to stop it.



### **Conditions**

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

### Consequences

Increased current consumption.

### Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

# 3.6 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

GPIO pin configuration is reset on wakeup from System OFF.

### **Conditions**

The system is in debug interface mode.

### Consequences

GPIO state unreliable until PIN CNF is reconfigured.

# 3.7 [87] CPU: Unexpected wake from System ON Idle when using FPU

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

The CPU is unexpectedly awoken from System ON Idle.

#### **Conditions**

The FPU has been used.

### Consequences

The CPU is awoken from System ON Idle.



### Workaround

The FPU can generate pending interrupts just like other peripherals, but unlike other peripherals there are no INTENSET, INTENCLR registers for enabling or disabling interrupts at the peripheral level. In order to prevent unexpected wake-up from System ON Idle, add this code before entering sleep:

```
#if (__FPU_USED == 1)
    _set_FPSCR(_get_FPSCR() & ~(0x0000009F));
(void) __get_FPSCR();
NVIC_ClearPendingIRQ(FPU_IRQn);
#endif
__WFE();
```

### 3.8 [122] QSPI: QSPI uses current after being disabled

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Current consumption is too high.

### **Conditions**

After QSPI has been activated by the use of TASKS ACTIVATE task.

### Consequences

Current consumption is too high.

### Workaround

Execute the following code before disabling QSPI:

```
*(volatile uint32_t *)0x40029010ul = 1ul;
*(volatile uint32_t *)0x40029054ul = 1ul
```

### 3.9 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

After pin reset, RESETREAS bits other than RESETPIN might also be set.



#### **Conditions**

A pin reset has triggered.

### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

**Important:** RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
    NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.13.0 and later.

### 3.10 [153] RADIO: RSSI parameter adjustment

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### Symptoms

RSSI changes over temperature.

### **Conditions**

Temperature  $\leq +10^{\circ}$ C or  $> +30^{\circ}$ C.

### Consequences

RSSI parameter not within specified accuracy.

### Workaround

Add the following compensation to the RSSI sample value based on temperature measurement (the onchip TEMP peripheral can be used to measure temperature):

- For TEMP ≤ -30°C, RSSISAMPLE = RSSISAMPLE +3
- For TEMP > -30°C and TEMP ≤ -10°C, RSSISAMPLE = RSSISAMPLE +2
- For TEMP > -10°C and TEMP ≤ +10°C, RSSISAMPLE = RSSISAMPLE +1
- For TEMP > +10°C and TEMP ≤ +30°C, RSSISAMPLE = RSSISAMPLE + 0
- For TEMP > +30°C and TEMP ≤ +50°C, RSSISAMPLE = RSSISAMPLE 1
- For TEMP > +50°C and TEMP ≤ +70°C, RSSISAMPLE = RSSISAMPLE 2
- For TEMP > +70°C, RSSISAMPLE = RSSISAMPLE 3



# 3.11 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

IN event occurs more than once on an input edge.

#### **Conditions**

Input signal edges are closer together than 1.3  $\mu$ s or >= 750 kHz for a periodic signal.

### Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.

#### Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3 µs of each other:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 1;
```

**Important:** A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 0;
```

### 3.12 [166] USBD: ISO double buffering not functional

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

The double buffering of the ISO EPs of the USBD is not functional.

### **Conditions**

Always. With default settings, the buffers overlap.

### Consequences

During ISO transition, received or transmitted data is likely to be corrupted.



### Workaround

Reconfigure ISO buffers during initialization of USBD. After each time the USBD peripheral is enabled, apply the following code:

```
*((volatile uint32_t *)(NRF_USBD_BASE + 0x800)) = 0x7E3;
*((volatile uint32_t *)(NRF_USBD_BASE + 0x804)) = 0x40;
```

### 3.13 [170] I2S: NRF\_I2S->PSEL CONNECT fields are not readable

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

- CONNECT field of NRF\_I2S->PSEL.MCK is not readable.
- CONNECT field of NRF 12S->PSEL.SCK is not readable.
- CONNECT field of NRF\_I2S->PSEL.LRCK is not readable.
- CONNECT field of NRF I2S->PSEL.SDIN is not readable.
- CONNECT field of NRF\_I2S->PSEL.SDOUT is not readable.

### **Conditions**

Always.

### Consequences

When reading the value of NRF\_I2S->PSEL registers, the CONNECT field might not return the same value that has been written to it.

### Workaround

None.

### 3.14 [171] USB, USBD: USB might not power up

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

The USBD might not reach its active state. It is also possible that the USBD reaches its active state, but with an increased delay.

#### **Conditions**

Firmware enables USBD or exits USBD low power mode (clears USBD->LOWPOWER) and enters System ON IDLE before the USBD module is fully powered up.





### Consequences

The USBD sometimes does not function.

#### Workaround

To enable the USBD (USBD.ENABLE = 1) or to wake the USBD during SUSPEND (USBD.LOWPOWER = 0), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x0000000C0;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

NRF_USBD->ENABLE = 0x00000001; // or NRF_USBD->LOWPOWER = 0x00000000;
```

After receiving the corresponding acknowledgment event (i.e. USBD.EVENTS\_USBEVENT with USBD.EVENTCAUSE.READY=1 in case of enabling or USBD->EVENTCAUSE.USBWUALLOWED=1 in case of wakeup), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x00000000;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;
```

# 3.15 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

A bit in the LATCH register reads '1' even after clearing it by writing '1'.

### **Conditions**

Reading the LATCH register right after writing to it.

### Consequences

Old value of the LATCH register is read.

### Workaround

Have at least 3 CPU cycles of delay between the write and the subsequent read to the LATCH register. This can be achieved by having 3 dummy reads to the LATCH register.



### 3.16 [174] SPIM: SPIM3 events incorrectly connected to the PPI

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Tasks triggered from the PPI using EVENTS\_ENDRX or EVENTS\_ENDTX of SPIM3 do not happen when expected.

#### **Conditions**

Always.

### Consequences

EVENTS\_ENDRX and EVENTS\_ENDTX of SPIM3 have their connections to the PPI swapped. Tasks triggered by the PPI from EVENTS\_ENDRX or EVENTS\_ENDTX of SPIM3 do not happen when expected.

#### Workaround

When configuring the PPI to trigger a task on EVENTS\_ENDRX, program the CH[N].EEP register with the address of EVENTS\_ENDTX. When configuring the PPI to trigger a task on EVENTS\_ENDTX, program the CH[N].EEP register with the address of EVENTS\_ENDRX.

This only applies to the SPIM3 instance.

## 3.17 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Full flash erase through CTRL-AP is not successful.

### **Conditions**

WDT is enabled.

### Consequences

Flash is not erased. If the device has a WDT time-out less than 1 ms and is readback-protected through UICR.APPROTECT, there is a risk of permanently preventing the erasing of the flash.

### Workaround

Try again.



# 3.18 [179] RTC: COMPARE event is generated twice from a single RTC compare match

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Tasks connected to RTC COMPARE event through PPI are triggered twice per compare match.

#### **Conditions**

RTC registers are being accessed by CPU while RTC is running.

### Consequences

Tasks connected to RTC COMPARE event through PPI are triggered more often than expected.

### Workaround

Do not access the RTC registers, including the COMPARE event register, from CPU while waiting for the RTC COMPARE event. Note that CPU interrupt from this event can still be enabled.

### 3.19 [183] PWM: False SEQEND[0] and SEQEND[1] events

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

False SEQEND[0] and SEQEND[1] events are being generated.

### **Conditions**

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is non-zero and sequence 1 is one value long.

### Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if these are routed through the PPI.

### Workaround

Avoid using the LOOPSDONE\_SEQSTARTn shortcuts, when LOOP register is non-zero and sequence 1 is one value long.



# 3.20 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

The erase or write operation fails or takes longer time than specified.

### **Conditions**

NVMC erase or write operation initiated using an external debugger. CPU is not halted.

### Consequences

The NVMC erase or write operation fails or takes longer time than specified.

### Workaround

Halt the CPU by writing to DHCSR (Debug Halting Control and Status Register) before starting NVMC erase or write operation from the external debugger. See the ARM infocenter to get the details of the DHCSR register.

Programming tools provided by Nordic Semiconductor comply with this.

### 3.21 [187] USBD: USB cannot be enabled

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

After writing to NRF\_USBD->ENABLE, no EVENTS\_USBEVENT is triggered, and USB->EVENTCAUSE is not updated.

### **Conditions**

Most recent reset type is soft reset or CPU lockup reset, or after a new firmware update to flash.

### Consequences

USB is not working.



### Workaround

Implement code similar to the following around the USB enabling:

```
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

*(volatile uint32_t *)0x4006ED14 = 0x00000003;

*(volatile uint32_t *)0x4006EC00 = 0x00009375;

/* Enable the peripheral */
NRF_USBD->ENABLE = USBD_ENABLE_ENABLE_Enabled<< USBD_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_Pos;

/* Waiting for peripheral to enable, this should take a few µs */
while (0 == (NRF_USBD->EVENTCAUSE & USBD_EVENTCAUSE_READY_Msk))
{
    /* Empty loop */
}
NRF_USBD->EVENTCAUSE &= ~USBD_EVENTCAUSE_READY_Msk;

* (volatile uint32_t *)0x4006EC00 = 0x00009375;

* (volatile uint32_t *)0x4006EC00 = 0x00000000;

* (volatile uint32_t *)0x4006EC00 = 0x00009375;
```

nRF5 SDK version 15 will include this workaround.

# 3.22 [190] NFCT: Event FIELDDETECTED may be generated too early

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Reset of the operating state after FIELDLOST event. In some cases, communication with the peer device is not possible.

### **Conditions**

Always. Especially with stronger field strengths.

### Consequences

Restart of transfer required.

#### Workaround

On FIELDDETECTED event, wait 1 ms (using timer) before starting NFC communication with NRF\_NFCT->TASKS\_ACTIVATE.

This workaround is included in SDK v15.0.0.



# 3.23 [191] RADIO: High packet error rate in BLE Long Range mode

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

High packet error rate.

### **Conditions**

BLE Long Range mode.

### Consequences

Poor communication link.

#### Workaround

Use the following setting for the radio in BLE LR mode (set after power-on-reset and whenever NRF RADIO->POWER has been low):

```
*(volatile uint32_t *) 0x40001740 = ((*((volatile uint32_t *) 0x40001740)) & 0x7FFF00FF) | 0x80000000 | (((uint32_t)(196)) << 8);
```

When switching from BLE LR mode to any other radio mode, use the following code to return to default settings:

```
*(volatile uint32_t *) 0x40001740 = ((*((volatile uint32_t *) 0x40001740)) & 0x7FFFFFFF);
```

### 3.24 [192] CLOCK: LFRC frequency offset after calibration

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

#### **Symptoms**

LFRC oscillator frequency is wrong after calibration, exceeding 500 ppm.

#### **Conditions**

On some devices, when entering System ON Idle while calibration is ongoing.

### Consequences

After calibration, LFRC has a frequency offset that is outside specification.



### Workaround

Apply the following code before starting the RCOSC32K calibration:

```
*(volatile uint32_t *)0x40000C34 = 0x00000002;
```

Apply the following code after the RCOSC32K calibration is finished:

```
*(volatile uint32_t *)0x40000C34 = 0x00000000;
```

This workaround is included in SDK v15.0.0 and SoftDevices S140, S132, and S112 v6.0.0.

# 3.25 [193] SPIM: SPIM3 does not generate EVENTS\_END and halts if suspended during last byte

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

SPIM3 stops working.

#### **Conditions**

Using TASKS\_SUSPEND on SPIM3 during last byte.

### Consequences

EVENTS\_END is not generated and SPIM3 stops working.

### Workaround

Do not use TASKS\_SUSPEND for SPIM3 unless the application can guarantee that it will not be triggered during the transfer of the last byte. There is no indication from SPIM3 that it is currently in the last byte transfer.

If TASKS\_SUSPEND was used during transmission of the last byte, recover SPIM3 by power cycling the device or restart SPIM3 using the following code:

```
*(volatile uint32_t *)0x4002FFFC = 0;
*(volatile uint32_t *)0x4002FFFC;
*(volatile uint32_t *)0x4002FFFC = 1;
```

### 3.26 [194] I2S: STOP task does not switch off all resources

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.



It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Current consumption too high (~900  $\mu$ A) after using the STOP task.

### **Conditions**

12S was running and was stopped by triggering the STOP task.

### Consequences

Current consumption higher than specified.

#### Workaround

Apply the following code after the STOP task:

```
*((volatile uint32_t *)0x40025038) = 1;
*((volatile uint32_t *)0x4002503C) = 1;
```

### 3.27 [195] SPIM: SPIM3 continues to draw current after disable

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### Symptoms

Current consumption higher than specified when disabling the SPIM3.

### **Conditions**

When disabling the SPIM3.

### Consequences

Current consumption around 900 µA higher than specified.

### Workaround

Apply the following workaround after disabling the SPIM3 (NRF SPIM3->ENABLE = 0):

```
*(volatile uint32_t *)0x4002F004 = 1;
```

### 3.28 [196] I2S: PSEL acquires GPIOs regardless of ENABLE

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.



It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

12S controls GPIO even when I2S is not enabled.

#### **Conditions**

When using I2S->PSEL to configure GPIO.

### Consequences

GPIO selected for I2S cannot be used for any other peripheral.

#### Workaround

Do not rely on the pins selected in I2S->PSEL registers being free when I2S->ENABLE is set to DISABLE.

Only set the CONNECT bit in the I2S->PSEL registers to CONNECTED immediately before enabling I2S. When disabling I2S, set the CONNECT bit in the I2S->PSEL registers to DISCONNECTED.

### 3.29 [197] POWER: DCDC of REGO not functional

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

VDD voltage drop below specification when entering low power modes. Low voltage may trigger reset of device.

### **Conditions**

Using DCDC on REG0, high voltage mode. DCDC on REG1 is not affected.

### Consequences

Cannot use DCDC and switch to ultra-low power mode (autonomous). Cannot support external circuitry supply.

### Workaround

One of the following options:

- 1. Do not enable DCDC.
  - Consequences: Loss of efficiency with high dropout between VDDH and VDD. Supports external circuitry supply.
- 2. Prevent REGO stage to go to ULP mode. At startup and after reset, write 0x00000001 to register 0x40000638.

Consequences: High current consumption in System ON IDLE ( $\sim$ 300  $\mu$ A). Cannot support external circuitry supply.



# 3.30 [198] nRF52840: SPIM3 transmit data might be corrupted

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Transmit data from SPIM3 is corrupted.

#### **Conditions**

Data accessed by CPU location in the same RAM block as where the SPIM3 TXD.PTR is pointing, and CPU does a read or write operation at the same clock cycle as the SPIM3 EasyDMA is fetching data.

### Consequences

Transmit data from SPIM3 is corrupted.

#### Workaround

Reserve dedicated RAM blocks for the SPIM3 transmit buffer, not overlapping with application data used by the CPU. In addition, synchronize so that the CPU is not writing data to the transmit buffer while SPIM is transmitting data.

# 3.31 [201] CLOCK: EVENTS\_HFCLKSTARTED might be generated twice

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### Symptoms

EVENTS\_HFCLKSTARTED might occur twice, and HFCLKSTAT might be wrong.

### **Conditions**

When running HFCLK with crystal.

### Consequences

HFCLKSTAT might be wrong when reading it after HFCLK is started.

#### Workaround

Disregard HFCLKSTAT and EVENT\_HFCLKSTARTED after first EVENT\_HFCLKSTARTED.

This workaround is included in nRF5 SDK v15.0.0 and SoftDevices S140, S132, and S112 v6.0.0.



# 3.32 [202] POWER: Device does not start up in high voltage mode

This anomaly applies to IC Rev. Rev 1, build codes QIAA-C00, CKAA-C00.

It was inherited from the previous IC revision Engineering C nRF52840.

### **Symptoms**

Device does not start up in high voltage mode.

### **Conditions**

Using REG0 and external circuitry supply or slow rise time on VDDH. Power on reset (POR) may not release correctly.

### Consequences

Device does not start up when it should.

### Workaround

Do not draw current from VDD pin (external circuitry supply) during power up and ensure VDDH rise time is below 1 ms.

