# The PoC-Library Documentation Release td

Patrick Lehmann, Thomas B. Preusser, Martin Zabel

# Introduction

Ι	Introduction	1
1	What is PoC?  1.1 What is the History of PoC?  1.2 Which Tool Chains are supported?  1.3 Why should I use PoC?  1.4 Who uses PoC?	5 6 6 7 7
2	2.3       Configuring PoC on a Local System         2.4       Integration         2.5       Run a Simulation         2.6       Run a Synthesis	9 10 10 10 12 13
3	3.1 Report a Bug	15 15 15 16 16 18
4	4.1 1. Definitions. 4.2 2. Grant of Copyright License. 4.3 3. Grant of Patent License. 4.4 4. Redistribution. 4.5 5. Submission of Contributions. 4.6 6. Trademarks. 4.7 7. Disclaimer of Warranty. 4.8 8. Limitation of Liability.	19 19 20 20 21 21 21 21
II	Main Documentation	23
5		<b>25</b> 26

	5.2	Downloading PoC	28
	5.3	Integrating PoC into Projects	
	5.4	Configuring PoC's Infrastructure	32
	5.5	Creating my_config/my_project.vhdl	36
	5.6 5.7	Adding IP Cores to a Project	37 38
	5.8	Synthesis	36 45
	5.9	Project Management	49
	5.10	Pre-Compiling Vendor Libraries	49
	5.11	Miscellaneous	56
6		ore Interfaces	57
	6.1	Command-Status-Error (PoC.CSE) Interface	57
	6.2	PoC.FIFO Interface	57
	6.3	PoC.Mem Interface	57
	6.4	PoC.Stream Interface	59
7	IP Co	ore Documentations	61
	7.1	Common Packages	61
	7.2	Simulation Packages	62
	7.3	PoC.alt	64
	7.4	PoC.arith	64
	7.5	PoC.bus	74
	7.6	PoC.cache	
	7.7	PoC.comm	91
	7.8	PoC.dstruct	92
	7.9	PoC.fifo	94
	7.10 7.11	PoC.io	
	7.11	PoC.misc	
	7.12	PoC.net	
	7.14	PoC.sort	
		PoC.xil	
8	Third		203
	8.1	Cocotb	
	8.2	OSVVM	
	8.3	UVVM	
	8.4	VUnit	
	8.5	Updating Linked Git Submodules	204
9	Cons	traint Files	207
	9.1	IP Core Constraint Files	207
	9.2	Board Constraint Files	208
4.0			• • •
10			213
		Aldec Active-HDL	213
		Xilinx ISE	
		Xilinx Vivado	
	10.4	Annix vivado	213
11	Exam	nples	215
***			<b>.</b>
III	Re	eferences	217
12	Com	mand Reference	219
14		PoC Wrapper Scripts	
			220

	12.3	Pre-compile Scripts	20
13	IP Co	ore Database 2.	31
	13.1	Overview	31
	13.2	Database Structure	
	13.3	Supported Options	34
	13.4	Files in detail	
		User Defined Variables	
14	Pytho	on Infrastructure 2.	37
		PoC.py	37
	14.2	Base	41
	14.3	Compiler	67
	14.4	DataBase	83
	14.5	Parser	16
	14.6	Simulator	32
	14.7	ToolChain	47
	14.8	lib	97
15	More	References 52	21
	15.1	List of Supported FPGA Devices	21
		List of Supported Boards	
	15.3	Wrapper Script Hook Files	
	15.4	File Formats	23
	15.5	Naming Conventions	27
	15.6	Known Issues	29
	15.7	Local License Copies	30
IV	Ap	opendix 54	<b>1</b> 5
16	Chan	ge Log	47
17	Index	5-	49
Pyt	thon N	Module Index 55	51

# Part I Introduction

This library is published and maintained by **Chair for VLSI Design, Diagnostics and Architecture** - Faculty of Computer Science, Technische Universität Dresden, Germany https://tu-dresden.de/ing/informatik/ti/vlsi



PoC - "Pile of Cores" provides implementations for often required hardware functions such as Arithmetic Units, Caches, Clock-Domain-Crossing Circuits, FIFOs, RAM wrappers, and I/O Controllers. The hardware modules are typically provided as VHDL or Verilog source code, so it can be easily re-used in a variety of hardware designs.

All hardware modules use a common set of VHDL packages to share new VHDL types, sub-programs and constants. Additionally, a set of simulation helper packages eases the writing of testbenches. Because PoC hosts a huge amount of IP cores, all cores are grouped into sub-namespaces to build a better hierarchy.

Various simulation and synthesis tool chains are supported to interoperate with PoC. To generalize all supported free and commercial vendor tool chains, PoC is shipped with a Python based infrastructure to offer a command line based frontend.

### **News**

See Change Log for latest updates.

# Cite the PoC-Library

The PoC-Library hosted at GitHub.com. Please use the following biblatex entry to cite us:

```
# BibLaTex example entry
@online{poc,
  title={{PoC - Pile of Cores}},
  author={{Chair of VLSI Design, Diagnostics and Architecture}},
  organization={{Technische Universität Dresden}},
  year={2016},
  url={https://github.com/VLSI-EDA/PoC},
  urldate={2016-10-28},
}
```

# CHAPTER 1

What is PoC?

PoC - "Pile of Cores" provides implementations for often required hardware functions such as Arithmetic Units, Caches, Clock-Domain-Crossing Circuits, FIFOs, RAM wrappers, and I/O Controllers. The hardware modules are typically provided as VHDL or Verilog source code, so it can be easily re-used in a variety of hardware designs.

All hardware modules use a common set of VHDL packages to share new VHDL types, sub-programs and constants. Additionally, a set of simulation helper packages eases the writing of testbenches. Because PoC hosts a huge amount of IP cores, all cores are grouped into sub-namespaces to build a better hierarchy.

Various simulation and synthesis tool chains are supported to interoperate with PoC. To generalize all supported free and commercial vendor tool chains, PoC is shipped with a Python based Infrastruture to offer a command line based frontend.

### The PoC-Library pursues the following five goals:

- independence in the platform, target, vendor and tool chain
- generic, efficient, resource sparing and fast implementations of IP cores
- optimized for several device architectures, if suitable
- supportive scripts to ease the IP core handling with all supported vendor tools on all listed operating systems
- ship all IP cores with testbenches for local and online verification

# In detail the PoC-Library is:

- synthesizable for ASIC and FPGA devices, e.g. from Altera, Lattice, Xilinx, ...,
- supports a wide range of simulation and synthesis tool chains, and is
- executable on several host platforms: Darwin, Linux or Windows.

This is achieved by using generic HDL descriptions, which work with most synthesis and simulation tools mentioned above. If this is not the case, then PoC uses vendor or tool dependent work-arounds. These work-arounds can be different implementations switched by VHDL *generate* statements as well as different source files containing modified implementations.

One special feature of PoC is it, that the user has not to take care of such implementation switchings. PoC's IP cores decide on their own what's the *best* implementation for the chosen target platform. For this feature, PoC

implements a configuration package, which accepts a well-known development board name or a target device string. For example a FPGA device string is decoded into: vendor, device, generation, family, subtype, speed grade, pin count, etc. Out of these information, the PoC component can for example implement a vendor specific carry-chain description to speed up an algorithm or group computation units to effectively use 6-input LUTs.

# 1.1 What is the History of PoC?

In the past years, a lot of "IP cores" were developed at the chair of VLSI design<sup>1</sup>. This lose set of HDL designs was gathered in an old-fashioned CVS repository and grow over the years to a collection of basic HDL implementations like ALUs, FIFOs, UARTs or RAM controllers. For their final projects (bachelor, master, diploma thesis) students got access to PoC, so they could focus more on their main tasks than wasting time in developing and testing basic IP implementations from scratch. But the library was initially for internal and educational use only.

As a university chair for VLSI design, we have a wide range of different FPGA prototyping boards from various vendors and device families as well as generations. So most of the IP cores were developed for both major FPGA vendor platforms and their specific vendor tool chains. The main focus was to describe hardware in a more flexible and generic way, so that an IP core could be reused on multiple target platforms.

As the number of cores increased, the set of common functions and types increased too. In the end PoC is not only a collection of IP cores, its also shipped with a set of packages containing utility functions, new types and type conversions, which are used by most of the cores. This makes PoC a *library*, not only a *collection* of IPs.

As we started to search for ways to publish IP cores and maybe the whole PoC-Library, we found several platforms on the Internet, but none was very convincing. Some collective websites contained inactive projects, others were controlled by companies without the possibility to contribute and the majority was a long list of private projects with at most a handful of IP cores. Another disagreement were the used license types for these projects. We decided to use the Apache License, because it has no copyleft rule, a patent clause and allows commercial usage.

We transformed the old CVS repository into three Git repositories: An internal repository for the full set of IP cores (incl. classified code), a public one and a repository for examples, called PoC-Examples, both hosted on GitHub. PoC itself can be integrated into other HDL projects as a library directory or a Git submodule. The preferred usage is the submodule integration, which has the advantage of linked repository versions from hosting Git and the submodule Git. This is already exemplified by our PoC-Examples repository.

# 1.2 Which Tool Chains are supported?

The PoC-Library and its Python-based infrastructure currently supports the following free and commercial vendor tool chains:

- Synthesis Tool Chains:
  - Altera Quartus Tested with Quartus-II  $\geq$  13.0. Tested with Quartus Prime  $\geq$  15.1.
  - Intel Quartus Tested with Quartus Prime  $\geq 16.1$ .
  - **Lattice Diamond** Tested with Diamond > 3.6.
  - Xilinx ISE Only ISE 14.7 inclusive Core Generator 14.7 is supported.
  - Xilinx PlanAhead Only PlanAhead 14.7 is supported.
  - Xilinx Vivado Tested with Vivado ≥ 2015.4. Due to a limited VHDL language support compared to ISE 14.7, some PoC IP cores need special work arounds. See the synthesis documention section for Vivado for more details.
- Simulation Tool Chains:

 $<sup>^1</sup>$  The PoC-Library is published and maintained by the **Chair for VLSI Design, Diagnostics and Architecture** - Faculty of Computer Science, Technische Universität Dresden, Germany http://tu-dresden.de/inf/vlsi-eda

- Aldec Active-HDL Tested with Active-HDL (or Student-Edition) ≥ 10.3 Tested with Active-HDL Lattice Edition ≥ 10.2
- Cocotb with Mentor QuestaSim backend Tested with Mentor QuestaSim 10.4d
- Mentor Graphics ModelSim Tested with ModelSim PE (or Student Edition) ≥ 10.5c Tested with ModelSim SE ≥ 10.5c Tested with ModelSim Altera Edition 10.3d (or Starter Edition)
- Mentor Graphics QuestaSim/ModelSim Tested with Mentor QuestaSim ≥ 10.4d
- Xilinx ISE Simulator Tested with ISE Simulator (iSim) 14.7. The Python infrastructure supports
  isim, but PoC's simulation helper packages and testbenches rely on VHDL-2008 features, which are
  not supported by isim.
- Xilinx Vivado Simulator Tested with Vivado Simulator (xsim) ≥ 2016.3. The Python infrastructure supports xsim, but PoC's simulation helper packages and testbenches rely on VHDL-2008 features, which are not fully supported by xsim, yet.
- GHDL + GTKWave Tested with GHDL ≥ 0.34dev and GTKWave ≥ 3.3.70 Due to ungoing development and bugfixes, we encourage to use the newest GHDL version.

# 1.3 Why should I use PoC?

Here is a brief list of advantages:

- We explicitly use the wording *PoC-Library* rather then *collection*, because PoC's packages and IP cores build an ecosystem. Complex IP cores are build on-top of basic IP cores they are no lose set of cores. The cores offer a clean interface and can be configured by many generic parameters.
- PoC is target independent: It's possible to switch the target device or even the device vendor without switching the IP core.

Todo: Use a well tested set of packages to ease the use of VHDL

Use a well tested set of simulation helpers

Run testbenches in various simulators.

Run synthesis tests in varous synthesis tools.

Compare hardware usage for different target platfroms.

Supports simulation with vendor primitive libraries, ships with script to pre-compile vendor libraries.

Vendor tools have bugs, check you IP cores when a new tool release is available, before changing code base

# 1.4 Who uses PoC?

PoC has a related Git repository called PoC-Examples on GitHub. This repository hosts a list of example and reference implementations of the PoC-Library. Additional to reading an IP cores documention and viewing its characteristic stimulus waveform in a simulation, it can helper to investigate an IP core usage example from that repository.

- The Q27 Project 27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting
- Reconfigurable Cloud Computing Framework (RC2F) An FPGA computing framework for virtualization and cloud integration.
- PicoBlaze-Library The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).

• PicoBlaze-Examples A SoFPGA Library.	reference implementation	n, based on the PoC-Library	y and the PicoBlaze-

# CHAPTER 2

# **Quick Start Guide**

This **Quick Start Guide** gives a fast and simple introduction into PoC. All topics can be found in the *Using PoC* section with much more details and examples.

# **Contents of this Page**

- Requirements and Dependencies
- Download
- Configuring PoC on a Local System
- $\bullet \ \ Integration$
- Run a Simulation
- Run a Synthesis
- Updating

# 2.1 Requirements and Dependencies

The PoC-Library comes with some scripts to ease most of the common tasks, like running testbenches or generating IP cores. PoC uses Python 3 as a platform independent scripting environment. All Python scripts are wrapped in Bash or PowerShell scripts, to hide some platform specifics of Darwin, Linux or Windows. See *Requirements* for further details.

# **PoC requires:**

- A supported synthesis tool chain, if you want to synthesise IP cores.
- A supported simulator too chain, if you want to simulate IP cores.
- The Python 3 programming language and runtime, if you want to use PoC's infrastructure.
- A shell to execute shell scripts:
  - Bash on Linux and OS X

- PowerShell on Windows

# PoC optionally requires:

- Git command line tools or
- Git User Interface, if you want to check out the latest 'master' or 'release' branch.

# PoC depends on third part libraries:

- Cocotb A coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python.
- *OSVVM* Open Source VHDL Verification Methodology.
- *UVVM* O Universal VHDL Verification Methodology.
- *VUnit* An unit testing framework for VHDL.

All dependencies are available as GitHub repositories and are linked to PoC as Git submodules into the PoC-Root\lib directory. See *Third Party Libraries* for more details on these libraries.

# 2.2 Download

The PoC-Library can be downloaded as a zip-file (latest 'master' branch), cloned with git clone or embedded with git submodule add from GitHub. GitHub offers HTTPS and SSH as transfer protocols. See the *Download* page for further details. The installation directory is referred to as PoCRoot.

Protocol	Git Clone Command
HTTPS	git clonerecursive https://github.com/VLSI-EDA/PoC.git PoC
SSH	git clonerecursive ssh://git@github.com:VLSI-EDA/PoC.git PoC

# 2.3 Configuring PoC on a Local System

To explore PoC's full potential, it's required to configure some paths and synthesis or simulation tool chains. The following commands start a guided configuration process. Please follow the instructions on screen. It's possible to relaunch the process at any time, for example to register new tools or to update tool versions. See *Configuration* for more details. Run the following command line instructions to configure PoC on your local system:

```
cd PoCRoot
.\poc.ps1 configure
```

Use the keyboard buttons: to accept, to decline, to skip/pass a step and to accept a default value displayed in brackets.

# 2.4 Integration

The PoC-Library is meant to be integrated into other HDL projects. Therefore it's recommended to create a library folder and add the PoC-Library as a Git submodule. After the repository linking is done, some short configuration steps are required to setup paths, tool chains and the target platform. The following command line instructions show a short example on how to integrate PoC.

## 1. Adding the Library as a Git submodule

The following command line instructions will create the folder lib\PoC\ and clone the PoC-Library as a Git submodule into that folder. ProjectRoot is the directory of the hosting Git. A detailed list of steps can be found at *Integration*.

```
cd ProjectRoot
mkdir lib | cd
git submodule add https://github.com:VLSI-EDA/PoC.git PoC
cd PoC
git remote rename origin github
cd ..\..
git add .gitmodules lib\PoC
git commit -m "Added new git submodule PoC in 'lib\PoC' (PoC-Library)."
```

# 2. Configuring PoC

The PoC-Library should be configured to explore its full potential. See *Configuration* for more details. The following command lines will start the configuration process:

```
cd ProjectRoot
.\lib\PoC\poc.ps1 configure
```

# 3. Creating PoC's my\_config.vhdl and my\_project.vhdl Files

The PoC-Library needs two VHDL files for its configuration. These files are used to determine the most suitable implementation depending on the provided target information. Copy the following two template files into your project's source folder. Rename these files to \*.vhdl and configure the VHDL constants in the files:

```
cd ProjectRoot
cp lib\PoC\src\common\my_config.vhdl.template src\common\my_config.vhdl
cp lib\PoC\src\common\my_project.vhdl.template src\common\my_project.vhdl
```

my\_config.vhdl defines two global constants, which need to be adjusted:

```
constant MY_BOARD : string := "CHANGE THIS"; -- e.g. Custom, ML505, 

→ KC705, Atlys
constant MY_DEVICE : string := "CHANGE THIS"; -- e.g. None, XC5VLX50T-

→ 1FF1136, EP2SGX90FF1508C3
```

my\_project.vhdl also defines two global constants, which need to be adjusted:

Further informations are provided at Creating my\_config/my\_project.vhdl.

# 4. Adding PoC's Common Packages to a Synthesis or Simulation Project

PoC is shipped with a set of common packages, which are used by most of its modules. These packages are stored in the PoCRoot\src\common directory. PoC also provides a VHDL context in common.vhdl, which can be used to reference all packages at once.

2.4. Integration 11

## 5. Adding PoC's Simulation Packages to a Simulation Project

Simulation projects additionally require PoC's simulation helper packages, which are located in the  $PoCRoot\src\sim$  directory. Because some VHDL version are incompatible among each other, PoC uses version suffixes like \*.v93.vhdl or \*.v08.vhdl in the file name to denote the supported VHDL version of a file.

# 6. Compiling Shipped IP Cores

Some IP Cores are shipped are pre-configured vendor IP Cores. If such IP cores shall be used in a HDL project, it's recommended to use PoC to create, compile and if needed patch these IP cores. See *Synthesis* for more details.

# 2.5 Run a Simulation

The following quick example uses the GHDL Simulator to analyze, elaborate and simulate a testbench for the module <code>arith\_prng</code> (Pseudo Random Number Generator - PRNG). The VHDL file <code>arith\_prng.vhdl</code> is located at <code>PoCRoot\src\arith</code> and virtually a member in the <code>PoC.arith</code> namespace. So the module can be identified by an unique name: <code>PoC.arith.prng</code>, which is passed to the frontend script.

# **Example:**

```
cd PoCRoot
.\poc.ps1 ghdl PoC.arith.prng
```

The CLI command ghdl chooses *GHDL Simulator* as the simulator and passes the fully qualified PoC entity name PoC.arith.prng as a parameter to the tool. All required source file are gathered and compiled to an executable. Afterwards this executable is launched in CLI mode and its outputs are displayed in console:

```
PS G:\git\Poc. .\poc.ps1 ghdl Poc.arith.prng

The Poc-tibrary - Service Tool

Initializing Poc-tibrary Service Tool

Initializing Poc-tibrary Service Tool for simulations

Preparing simulation environment...

Testbench: Poc.arith.prng

Running analysis for every vhdl file...

Running elaboration...

ghdl run messages for 'test.arith_prng_tb'

Poc TESTBENCH REPORT

Tests 2
-1: Default test
0: Test setup for BITS=8; SEED=0x12

Overall

Assertions 256

failed 0
Processes 3

active 0
Runtime 2.6 us

SIMULATION RESULT = PASSED

Overall Simulation Report

Name | Time | Status

arith | 0:03 | PASSED

Time: 0:03 Count: 1 Passed: 1 No Asserts: 0 Failed: 0 Errors: 0

PS G:\git\Poc>
```

Each testbench uses PoC's simulation helper packages to count asserts and to track active stimuli and checker processes. After a completed simulation run, an report is written to STDOUT or the simulator's console. Note the

line SIMULATION RESULT = PASSED. For each simulated PoC entity, a line in the overall report is created. It lists the runtime per testbench and the simulation status (... ERROR, FAILED, NO ASSERTS or PASSED). See *Simulation* for more details.

# 2.6 Run a Synthesis

The following quick example uses the Xilinx Systesis Tool (XST) to synthesize a netlist for IP core arith\_prng (Pseudo Random Number Generator - PRNG). The VHDL file arith\_prng.vhdl is located at PoCRoot\src\arith and virtually a member in the *PoC.arith* namespace. So the module can be identified by an unique name: PoC.arith.prng, which is passed to the frontend script.

# **Example:**

```
cd PoCRoot
.\poc.ps1 xst PoC.arith.prng --board=KC705
```

The CLI command xst chooses Xilinx Synthesis Tool as the synthesizer and passes the fully qualified PoC entity name PoC.arith.prng as a parameter to the tool. Additionally, the development board name is required to load the correct my\_config.vhdl file. All required source file are gathered and synthesized to a netlist.

```
D: Administator posh-git - poc [paebbels/master]

D: Administator posh-git - poc [paebbels/master]

In Pac-Library - Service Ioal

Internal: ing Poc Library Service Ioal for synthesis

Preparing synthesis environment.

Executing pre-processing tasks...

MBL Parsing

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1886: Function scale does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1886: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1816: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1816: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1813: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/config.obdl" Line 1815: Function device Jamily does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/bytical-obdl" Line 785: Function to_natural does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/bytical-obdl" Line 785: Function to_natural does not always return a value.

WRNING: IBLCompler: 443 - "D:/git/poc/re/common/bytical-obdl" Line 785: Function to_natural does not always return a value.

WRNI
```

# 2.7 Updating

The PoC-Library can be updated by using git fetch and git merge.

```
cd PoCRoot
# update the local repository
git fetch --prune
# review the commit tree and messages, using the 'treea' alias
git treea
# if all changes are OK, do a fast-forward merge
git merge
```

### See also:

Running one or more testbenches The installation can be checked by running one or more of PoC's testbenches.

Running one or more netlist generation flows The installation can also be checked by running one or more of PoC's synthesis flows.

Get Involved

A first step might be to use and explore PoC and it's infrastructure in an own project. Moreover, we encurage to read our online help which covers all aspects from quickstart example up to detailed IP core documentation. While using PoC, you might discover issues or missing feature. Please report them as *listed below*. If you have an interresting project, please send us feedback or get listed on our *Who uses PoC?* page.

If you are more familiar with PoC and it's components, you might start asking youself how components internally work. Please read our more advanced topics in the online help, read our inline source code comments or start a discussion on *Gitter* to ask us directly.

Now you should be very familiar with our work and you might be interessted in developing own components and contribute them to the main repository. See the *next section* for detailed instructions on the Git fork, commit, push and pull-request flow.

PoC ships some *third-party libraries*. If you are interessted in getting your library or components shipped as part of PoC or as a third-party components, please contact us.

# 3.1 Report a Bug

Please report issues of any kind in our Git provider's issue tracker. This allows us to categorize issues into groups and assign developers to them. You can track the issue's state and see how it's getting solved. All enhancements and feature requests are tracked on GitHub at GitHub Issues.

# 3.2 Feature Request

Please report missing features of any kind. We are allways looking forward to provide a full feature set. Please use our Git provider's issue tracker to report enhancements and feature requests, so you can track the request's status and implementation. All enhancements and feature requests are tracked on GitHub at GitHub Issues.

# 3.3 Talk to us on Gitter

You can chat with us on Gitter in our Gitter Room VLSI-EDA/PoC. You can use Gitter for free with your existing GitHub or Twitter account.

# 3.4 Contributers License Agreement

We require all contributers to sign a Contributor License Agreement (CLA). If you don't know whatfore a CLA is needed and how it prevents legal issues on both sides, read this short blog post. PoC uses the *Apache Contributor License Agreement* to match the *Apache License 2.0*.

So to get started, sign the Contributor License Agreement (CLA) at CLAHub.com. You can authenticate yourself with an existing GitHub account.

# 3.5 Contribute to PoC

Contibuting source code via Git is very easy. We don't provide direct write access to our repositories. Git offers the fork and pull-request philosophy, which means: You clone a repository, provide your changes in your own repository and notify us about outstanding changes via a pull-requests. We will then review your proposed changes and integrate them into our repository.

Steps 1 to 5 are done only once for setting up a forked repository.

# 3.5.1 1. Fork the PoC Repository

Git repositories can be cloned on a Git provider's server. This procedure is called *forking*. This allows Git providers to track the repository's network, check if repositories are related to each other and notify if pull-requests are available.

Fork our repository VLSI-EDA/PoC on GitHub into your or your's Git organisation's account. In the following the forked repository is referenced as <username>/PoC.

# 3.5.2 2. Clone the new Fork

Clone this new fork to your machine. See *Downloading via Git clone* for more details on how to clone PoC. If you have already cloned PoC, then you can setup the new fork as an additional *remote*. You should set VLSI-EDA/PoC as fetch target and the new fork <username>/PoC as push target.

# **Shell Commands for Cloning:**

```
cd GitRoot
git clone --recursive "ssh://git@github.com:<username>/PoC.git" PoC
cd PoC
git remote rename origin github
git remote add upstream "ssh://git@github.com:VLSI-EDA/PoC.git"
git fetch --prune --tags
```

### **Shell Commands for Editing an existing Clone:**

```
cd PoCRoot
git remote rename github upstream
git remote add github "ssh://git@github.com:<username>/PoC.git"
git fetch --prune --tags
```

These commands work for Git submodules too.

### 3.5.3 3. Checkout a Branch

Checkout the master or release branch and maybe stash outstanding changes.

```
cd PoCRoot
git checkout release
```

# 3.5.4 4. Setup PoC for Developers

Run PoC's configuration routines and setup the developer tools.

```
cd PoCRoot
.\PoC.ps1 configure git
```

# 3.5.5 5. Create your own master Branch

Each developer has his own master branch. So create one and check it out.

```
cd PoCRoot
git branch <username>/master
git checkout <username>/master
git push github <username>/master
```

If PoC's branches are moving forward, you can update your own master branch by merging changes into your branch.

# 3.5.6 6. Create your Feature Branch

Each new feature or bugfix is developed on a feature branch. Examples for branch names:

Branch name	Description
bugfix-utils	Fixes a bug in utils.vhdl.
docs-spelling	Fixes the documentation.
spi-controller	A new SPI controller implementation.

```
cd PoCRoot
git branch <username>/<feature>
git checkout <username>/<feature>
git push github <username>/<feature>
```

# 3.5.7 7. Commit and Push Changes

Commit your porposed changes onto your feature branch and push all changes to GitHub.

```
cd PoCRoot
# git add ....
git commit -m "Fixed a bug in function bounds() in utils.vhdl."
git push github <username>/<feature>
```

# 3.5.8 8. Create a Pull-Request

Go to your forked repository and klick on "Compare and Pull-Request" or go to our PoC repository and create a new pull request.

17

If this is your first Pull-Request, you need to sign our Contributers License Agreement (CLA).

3.5. Contribute to PoC

# 3.5.9 9. Keep your master up-to-date

Todo: undocumented

# 3.6 Give us Feedback

Please send us feedback about the PoC documentation, our IP cores or your user story on how you use PoC.

# 3.7 List of Contributers

Contributor <sup>1</sup>	Contact E-Mail
Genßler, Paul	paul.genssler@tu-dresden.de
Köhler, Steffen	steffen.koehler@tu-dresden.de
Lehmann, Patrick <sup>2</sup>	patrick.lehmann@tu-dresden.de; paebbels@gmail.com
Preußer, Thomas B. <sup>2</sup>	thomas.preusser@tu-dresden.de; thomas.preusser@utexas.edu
Reichel, Peter	peter.reichel@eas.iis.fraunhofer.de; peter@peterreichel.info
Schirok, Jan	janschirok@gmx.net
Voß, Jens	jens.voss@mailbox.tu-dresden.de
Zabel, Martin <sup>2</sup>	martin.zabel@tu-dresden.de

**Note:** This is a local copy of the Apache License Version 2.0.

<sup>&</sup>lt;sup>1</sup> In alphabetical order.

<sup>&</sup>lt;sup>2</sup> Maintainer.

# Apache License 2.0

Version 2.0, January 2004

## TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION

# 4.1 1. Definitions.

- **"License"** shall mean the terms and conditions for use, reproduction, and distribution as defined by Sections 1 through 9 of this document.
- "Licensor" shall mean the copyright owner or entity authorized by the copyright owner that is granting the License.
- "Legal Entity" shall mean the union of the acting entity and all other entities that control, are controlled by, or are under common control with that entity. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.
- "You" (or "Your") shall mean an individual or Legal Entity exercising permissions granted by this License.
- "Source" form shall mean the preferred form for making modifications, including but not limited to software source code, documentation source, and configuration files.
- "Object" form shall mean any form resulting from mechanical transformation or translation of a Source form, including but not limited to compiled object code, generated documentation, and conversions to other media types.
- "Work" shall mean the work of authorship, whether in Source or Object form, made available under the License, as indicated by a copyright notice that is included in or attached to the work (an example is provided in the Appendix below).
- **"Derivative Works"** shall mean any work, whether in Source or Object form, that is based on (or derived from) the Work and for which the editorial revisions, annotations, elaborations, or other modifications represent, as a whole, an original work of authorship. For the purposes of this License, Derivative Works shall not include works that remain separable from, or merely link (or bind by name) to the interfaces of, the Work and Derivative Works thereof.
- "Contribution" shall mean any work of authorship, including the original version of the Work and any modifications or additions to that Work or Derivative Works thereof, that is intentionally submitted to Licensor for inclusion in the Work by the copyright owner or by an individual or Legal Entity authorized to submit on behalf of the copyright owner. For the purposes of this definition, "submitted" means any form of electronic, verbal,

or written communication sent to the Licensor or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Licensor for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by the copyright owner as "Not a Contribution."

"Contributor" shall mean Licensor and any individual or Legal Entity on behalf of whom a Contribution has been received by Licensor and subsequently incorporated within the Work.

# 4.2 2. Grant of Copyright License.

Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare Derivative Works of, publicly display, publicly perform, sublicense, and distribute the Work and such Derivative Works in Source or Object form.

# 4.3 3. Grant of Patent License.

Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those patent claims licensable by such Contributor that are necessarily infringed by their Contribution(s) alone or by combination of their Contribution(s) with the Work to which such Contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Work or a Contribution incorporated within the Work constitutes direct or contributory patent infringement, then any patent licenses granted to You under this License for that Work shall terminate as of the date such litigation is filed.

# 4.4 4. Redistribution.

You may reproduce and distribute copies of the Work or Derivative Works thereof in any medium, with or without modifications, and in Source or Object form, provided that You meet the following conditions:

- · You must give any other recipients of the Work or Derivative Works a copy of this License; and
- You must cause any modified files to carry prominent notices stating that You changed the files; and
- You must retain, in the Source form of any Derivative Works that You distribute, all copyright, patent, trademark, and attribution notices from the Source form of the Work, excluding those notices that do not pertain to any part of the Derivative Works; and
- If the Work includes a "NOTICE" text file as part of its distribution, then any Derivative Works that You distribute must include a readable copy of the attribution notices contained within such NOTICE file, excluding those notices that do not pertain to any part of the Derivative Works, in at least one of the following places: within a NOTICE text file distributed as part of the Derivative Works; within the Source form or documentation, if provided along with the Derivative Works; or, within a display generated by the Derivative Works, if and wherever such third-party notices normally appear. The contents of the NOTICE file are for informational purposes only and do not modify the License. You may add Your own attribution notices within Derivative Works that You distribute, alongside or as an addendum to the NOTICE text from the Work, provided that such additional attribution notices cannot be construed as modifying the License.

You may add Your own copyright statement to Your modifications and may provide additional or different license terms and conditions for use, reproduction, or distribution of Your modifications, or for any such Derivative Works as a whole, provided Your use, reproduction, and distribution of the Work otherwise complies with the conditions stated in this License.

# 4.5 5. Submission of Contributions.

Unless You explicitly state otherwise, any Contribution intentionally submitted for inclusion in the Work by You to the Licensor shall be under the terms and conditions of this License, without any additional terms or conditions. Notwithstanding the above, nothing herein shall supersede or modify the terms of any separate license agreement you may have executed with Licensor regarding such Contributions.

# 4.6 6. Trademarks.

This License does not grant permission to use the trade names, trademarks, service marks, or product names of the Licensor, except as required for reasonable and customary use in describing the origin of the Work and reproducing the content of the NOTICE file.

# 4.7 7. Disclaimer of Warranty.

Unless required by applicable law or agreed to in writing, Licensor provides the Work (and each Contributor provides its Contributions) on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTICULAR PURPOSE. You are solely responsible for determining the appropriateness of using or redistributing the Work and assume any risks associated with Your exercise of permissions under this License.

# 4.8 8. Limitation of Liability.

In no event and under no legal theory, whether in tort (including negligence), contract, or otherwise, unless required by applicable law (such as deliberate and grossly negligent acts) or agreed to in writing, shall any Contributor be liable to You for damages, including any direct, indirect, special, incidental, or consequential damages of any character arising as a result of this License or out of the use or inability to use the Work (including but not limited to damages for loss of goodwill, work stoppage, computer failure or malfunction, or any and all other commercial damages or losses), even if such Contributor has been advised of the possibility of such damages.

# 4.9 9. Accepting Warranty or Additional Liability.

While redistributing the Work or Derivative Works thereof, You may choose to offer, and charge a fee for, acceptance of support, warranty, indemnity, or other liability obligations and/or rights consistent with this License. However, in accepting such obligations, You may act only on Your own behalf and on Your sole responsibility, not on behalf of any other Contributor, and only if You agree to indemnify, defend, and hold each Contributor harmless for any liability incurred by, or claims asserted against, such Contributor by reason of your accepting any such warranty or additional liability.

# Appendix: How to apply the Apache License to your work

To apply the Apache License to your work, attach the following boilerplate notice, with the fields enclosed by brackets "[]" replaced with your own identifying information. (Don't include the brackets!) The text should be enclosed in the appropriate comment syntax for the file format. We also recommend that a file or class name and description of purpose be included on the same "printed page" as the copyright notice for easier identification within third-party archives.

Copyright [yyyy] [name of copyright owner]

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

# Part II Main Documentation

**Using PoC** 

PoC can be used in several ways, if all *Requirements* are fulfilled. Chose one of the following integration kinds:

• **Stand-Alone IP Core Library:** Download PoC as archive file (\*.zip) from GitHub as latest branch copy or as tagged release file. IP cores can be copyed into one or more destination projects or the projects link to the selected IP core source files.

# Advantages:

- Simple and fast setup, configuring PoC is optional.
- Needs less disk space than a Git repository.
- After a configuration, PoC's additional features: simulation, synthesis, etc. can be used.

### **Disadvantages:**

- Manual updating via download and file overwrites.
- Updated IP cores need to be copyed again into the destination project.
- Using different PoC versions in different projects is not possible.
- No possibility to contribute bugfixes and extensions via Git pull requests.

**Next steps:** 1. See *Downloads* for how to download a stand-alone version (\*.zip-file) of the PoC-Library. 2. See *Configuration* for how to configure PoC on a local system.

• Stand-Alone IP Core Library cloned from Git: Download PoC via git clone from GitHub as latest branch copy. IP cores can be copyed into one or more destination projects or the projects link to the selected IP core source files.

### Advantages:

- Simple and fast setup, configuring PoC is optional.
- Access to the newest commits on a branch: New IP cores, new features, bugfixes.
- Fast and simple updates via git pull.
- After a configuration, PoC's additional features: simulation, synthesis, etc. can be used.
- Contribute bugfixes and extensions via Git pull requests.

# **Disadvantages:**

- Updated IP cores need to be copyed again into the destination project.

- Using different PoC versions in different projects is not possible

**Next steps:** 1. See *Downloads* for how to clone a stand-alone version of the PoC-Library. 2. See *Configuration* for how to configure PoC on a local system.

• Embedded IP Core Library as Git Submodule: Integrate PoC as a Git submodule into the destination projects Git repository.

### Advantages:

- Simple and fast setup, configuring PoC is optional, but recommended.
- Access to the newest commits on a branch: New IP cores, new features, bugfixes.
- Fast and simple updates via git pull.
- After a configuration, PoC's additional features: simulation, synthesis, etc. can be used.
- Moreover, some PoC infrastructure features can be used in the hosting repository and project as well.
- Contribute bugfixes and extensions via Git pull requests.
- Version linking between hosting Git and PoC.

**Next steps:** 1. See *Integration* for how to integrate PoC as a Git submodule into an existing Git. 2. See *Configuration* for how to configure PoC on a local system.

# 5.1 Requirements

## **Contents of this Page**

- Common requirements:
- Linux specific requirements:
  - Optional Tools on Linux:
- Mac OS specific requirements:
  - Optional Tools on Mac OS:
- Windows specific requirements:
  - Optional Tools on Windows:

The PoC-Library comes with some scripts to ease most of the common tasks, like running testbenches or generating IP cores. We choose to use Python 3 as a platform independent scripting environment. All Python scripts are wrapped in Bash or PowerShell scripts, to hide some platform specifics of Darwin, Linux or Windows.

# 5.1.1 Common requirements:

# **Programming Languages and Runtime Environments:**

- Python 3 ( $\geq$  3.5):
  - colorama
  - py-flags

All Python requirements are listed in requirements.txt and can be installed via: sudo python3.5 -m pip install -r requirements.txt

### Synthesis tool chains:

• Altera Quartus II  $\geq$  13.0 or

- Altera Quartus Prime  $\geq 15.1$  or
- Intel Quartus Prime ≥ 16.1 or
- Lattice Diamond  $\geq 3.6$  or
- Xilinx ISE 14.7<sup>1</sup> or
- Xilinx Vivado > 2016.3<sup>2</sup>

### Simulation tool chains

- Aldec Active-HDL (or Student Edition) or
- Aldec Active-HDL Lattice Edition or
- Mentor Graphics ModelSim PE (or Student Edition) or
- Mentor Graphics ModelSim SE or
- Mentor Graphics ModelSim Altera Edition or
- Mentor Graphics QuestaSim or
- Xilinx ISE Simulator 14.7 or
- Xilinx Vivado Simulator  $\geq 2016.3^3$  or
- GHDL  $\geq$  0.34dev and GTKWave  $\geq$  3.3.70

# 5.1.2 Linux specific requirements:

# Debian and Ubuntu specific:

• bash is configured as /bin/sh (read more) dpkg-reconfigure dash

### **Optional Tools on Linux:**

**Git** The command line tools to manage Git repositories. It's possible to extend the shell prompt with Git information.

SmartGit A Git client to handle complex Git flows in a GUI.

Generic Colouriser (grc)  $\geq$  1.9 Colorizes outputs of foreign scripts and programs. GRC is hosted on GitHub The latest \*.deb installation packages can be downloaded here.

# 5.1.3 Mac OS specific requirements:

Bash  $\geq$  4.3 Mac OS is shipped with Bash 3.2. Use Homebrew to install an up-to-date Bash brew install bash

coreutils Mac OS' readlink program has a different behavior than the Linux version. The coreutils package installs a GNU readlink clone called greadlink. brew install coreutils

5.1. Requirements 27

<sup>&</sup>lt;sup>1</sup> Xilinx discontinued ISE since Oct. 2013. The last release was 14.7.

<sup>&</sup>lt;sup>2</sup> Due to numerous bugs in the Xilinx Vivado Synthesis (incl. 2016.1), PoC can offer only a restricted Vivado support. See PoC's Vivado branch for a set of workarounds. The list of issues is documented on the *Known Issues* page.

<sup>&</sup>lt;sup>3</sup> Due to numerous bugs in the Xilinx Simulator (incl. 2016.1), PoC can offer only a restricted Vivado support. The list of issues is documented on the *Known Issues* page.

## **Optional Tools on Mac OS:**

**Git** The command line tools to manage Git repositories. It's possible to extend the shell prompt with Git information.

SmartGit or SourceTree A Git client to handle complex Git flows in a GUI.

Generic Colouriser (grc)  $\geq$  1.9 Colorizes outputs of foreign scripts and programs. GRC is hosted on GitHub brew install Grc

# 5.1.4 Windows specific requirements:

### **PowerShell**

- Allow local script execution (read more) PS> Set-ExecutionPolicy RemoteSigned
- PowerShell ≥ 5.0 (recommended) PowerShell 5.0 is shipped since Windows 10. It is a part if the Windows Management Framework 5.0 (WMF). Windows 7 and 8/8.1 can be updated to WMF 5.0. The package does not include PSReadLine, which is included in the Windows 10 PowerShell environment. Install PSReadLine manually: PS> Install-Module PSReadline.
- **PowerShell 4.0** PowerShell is shipped with Windows since Vista. If the required version not already included in Windows, it can be downloaded from Microsoft.com: WMF 4.0

### **Optional Tools on Windows:**

### PowerShell > 4.0

- **PSReadLine** replaces the command line editing experience in PowerShell for versions 3 and up.
- PowerShell Community Extensions (PSCX)  $\geq$  3.2 The latest PSCX can be downloaded from PowerShellGallery PS> Install-Module Pscx Note: PSCX  $\geq$  3.2.1 is required for PowerShell  $\geq$  5.0

**Git** (**MSys-Git**) The command line tools to manage Git repositories.

SmartGit or SourceTree A Git client to handle complex Git flows in a GUI.

posh-git PowerShell integration for Git PS> Install-Module posh-git

# **5.2 Downloading PoC**

### **Contents of this Page**

- Downloading from GitHub
- Downloading via git clone
  - On Linux
  - On OS X
  - On Windows
- Downloading via git submodule add
  - On Linux
  - On OS X
  - On Windows

# 5.2.1 Downloading from GitHub

The PoC-Library can be downloaded as a zip-file from GitHub. See the following table, to choose your desired git branch.

Branch	Download Link
master	zip-file ZIP
release	zip-file ZIP

# 5.2.2 Downloading via git clone

The PoC-Library can be downloaded (cloned) with git clone from GitHub. GitHub offers the transfer protocols HTTPS and SSH. You should use SSH if you have a GitHub account and have already uploaded an OpenSSH public key to GitHub, otherwise use HTTPS if you have no account or you want to use login credentials.

The created folder <GitRoot>\PoC is used as <PoCRoot> in later instructions or on other pages in this documentation.

Protocol	GitHub Repository URL
HTTPS	https://github.com/VLSI-EDA/PoC.git
SSH	ssh://git@github.com:VLSI-EDA/PoC.git

### On Linux

Command line instructions to clone the PoC-Library onto a Linux machine with HTTPS protocol:

```
cd GitRoot
git clone --recursive "https://github.com/VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
```

Command line instructions to clone the PoC-Library onto a Linux machine machine with SSH protocol:

```
cd GitRoot
git clone --recursive "ssh://git@github.com:VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
```

### On OS X

Please see the Linux instructions.

# **On Windows**

**Note:** All Windows command line instructions are intended for **Windows PowerShell**, if not marked otherwise. So executing the following instructions in Windows Command Prompt (**cmd.exe**) won't function or result in errors! See the *Requirements section* on where to download or update PowerShell.

Command line instructions to clone the PoC-Library onto a Windows machine with HTTPS protocol:

```
cd GitRoot
git clone --recursive "https://github.com/VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
```

Command line instructions to clone the PoC-Library onto a Windows machine with SSH protocol:

```
cd GitRoot
git clone --recursive "ssh://git@github.com:VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
```

**Note:** The option —recursive performs a recursive clone operation for all linked git submodules. An additional git submodule init and git submodule update call is not needed anymore.

# 5.2.3 Downloading via git submodule add

The PoC-Library is meant to be integrated into other HDL projects (preferably Git versioned projects). Therefore it's recommended to create a library folder and add the PoC-Library as a git submodule.

The following command line instructions will create a library folder: file: 'lib' and clone PoC as a git submodule into the subfolder: file: '<ProjectRoot>libPoC'.

### On Linux

Command line instructions to clone the PoC-Library onto a Linux machine with HTTPS protocol:

```
cd ProjectRoot
mkdir lib
git submodule add "https://github.com/VLSI-EDA/PoC.git" lib/PoC
cd lib/PoC
git remote rename origin github
cd ../..
git add .gitmodules lib/PoC
git commit -m "Added new git submodule PoC in 'lib/PoC' (PoC-Library)."
```

Command line instructions to clone the PoC-Library onto a Linux machine machine with SSH protocol:

```
cd ProjectRoot
mkdir lib
git submodule add "ssh://git@github.com:VLSI-EDA/PoC.git" lib/PoC
cd lib/PoC
git remote rename origin github
cd ../..
git add .gitmodules lib/PoC
git commit -m "Added new git submodule PoC in 'lib/PoC' (PoC-Library)."
```

# On OS X

Please see the Linux instructions.

### **On Windows**

**Note:** All Windows command line instructions are intended for **Windows PowerShell**, if not marked otherwise. So executing the following instructions in Windows Command Prompt (**cmd.exe**) won't function or result in errors! See the *Requirements section* on where to download or update PowerShell.

Command line instructions to clone the PoC-Library onto a Windows machine with HTTPS protocol:

```
cd <ProjectRoot>
mkdir lib | cd
git submodule add "https://github.com/VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
cd ..\..
git add .gitmodules lib\PoC
git commit -m "Added new git submodule PoC in 'lib\PoC' (PoC-Library)."
```

Command line instructions to clone the PoC-Library onto a Windows machine with SSH protocol:

```
cd <ProjectRoot>
mkdir lib | cd
git submodule add "ssh://git@github.com:VLSI-EDA/PoC.git" PoC
cd PoC
git remote rename origin github
cd ..\..
git add .gitmodules lib\PoC
git commit -m "Added new git submodule PoC in 'lib\PoC' (PoC-Library)."
```

## 5.3 Integrating PoC into Projects

```
• As a Git submodule

- On Linux

- On OS X

- On Windows
```

## 5.3.1 As a Git submodule

The following command line instructions will integrate PoC into a existing Git repository and register PoC as a Git submodule. Therefore a directory  $lib\PoC\$  is created and the PoC-Library is cloned as a Git submodule into that directory.

#### On Linux

```
cd ProjectRoot
mkdir lib
cd lib
git submodule add https://github.com/VLSI-EDA/PoC.git PoC
cd PoC
git remote rename origin github
cd ../..
git add .gitmodules lib\PoC
git commit -m "Added new git submodule PoC in 'lib/PoC' (PoC-Library)."
```

#### On OS X

Please see the Linux instructions.

#### **On Windows**

**Note:** All Windows command line instructions are intended for **Windows PowerShell**, if not marked otherwise. So executing the following instructions in Windows Command Prompt (**cmd.exe**) won't function or result in errors! See the *Requirements section* on where to download or update PowerShell.

```
cd ProjectRoot
mkdir lib | cd
git submodule add https://github.com/VLSI-EDA/PoC.git PoC
cd PoC
git remote rename origin github
cd ..\..
git add .gitmodules lib\PoC
git commit -m "Added new git submodule PoC in 'lib\PoC' (PoC-Library)."
```

#### See also:

Configuring PoC on a Local System

Create PoC's VHDL Configuration Files

# 5.4 Configuring PoC's Infrastructure

To explore PoC's full potential, it's required to configure some paths and synthesis or simulation tool chains. It's possible to relaunch the process at any time, for example to register new tools or to update tool versions.

#### Contents of this page

- Overview
- The PoC-Library
- Git
- $\bullet$  Aldec
  - Active-HDL
- Altera
  - Quartus
  - ModelSim Altera Edition
- Lattice
  - Diamond
  - Active-HDL Lattice Edition
- Mentor Graphics
  - QuestaSim
- Xilinx
  - ISE

- Vivado
- GHDL
- GTKWave
- · Hook Files

## 5.4.1 Overview

The setup process is started by invoking PoC's frontend script with the command configure. Please follow the instructions on screen. Use the keyboard buttons: to accept, to decline, to skip/pass a step and to accept a default value displayed in brackets.

Optionally, a vendor or tool chain name can be passed to the configuration process to launch only its configuration routines.

#### On Linux:

```
cd ProjectRoot
./lib/PoC/poc.sh configure
# with tool chain name
./lib/PoC/poc.sh configure Xilinx.Vivado
```

#### On OS X

Please see the Linux instructions.

#### On Windows

**Note:** All Windows command line instructions are intended for **Windows PowerShell**, if not marked otherwise. So executing the following instructions in Windows Command Prompt (**cmd.exe**) won't function or result in errors! See the *Requirements section* on where to download or update PowerShell.

```
cd ProjectRoot
.\lib\PoC\poc.ps1 configure
# with tool chain name
.\lib\PoC\poc.ps1 configure Xilinx.Vivado
```

#### **Introduction screen:**

```
PS D:\git\PoC> .\poc.ps1 configure

The PoC-Library - Service Tool

Explanation of abbreviations:
Y - yes P - pass (jump to next question)
N - no Ctrl + C - abort (no changes are saved)

Upper case or value in '[...]' means default value

Configuring PoC
PoC version: v1.0.1 (found in git)
Installation directory: D:\git\PoC (found in environment variable)
```

### 5.4.2 The PoC-Library

PoC itself has a fully automated configuration routine. It detects if PoC is under Git control. If so, it extracts the current version number from the latest Git tag. The installation directory is infered from \$PoCRootDirectory setup by PoC.ps1 or poc.sh.

```
Configuring PoC
PoC version: v1.0.1 (found in git)
Installation directory: D:\git\PoC (found in environment variable)
```

### 5.4.3 Git

**Note:** Setting up Git and Git developer settings, is an advanced feature recommended for all developers interrested in providing Git pull requests or patches.

```
Configuring Git
Git installation directory [C:\Program Files\Git]:
Install Git mechanisms for PoC developers? [y/N/p]: y
Install Git filters? [Y/n/p]:
Installing Git filters...
Install Git hooks? [Y/n/p]:
Installing Git hooks...
Setting 'pre-commit' hook for PoC...
```

#### **5.4.4 Aldec**

Configure the installation directory for all Aldec tools.

```
Configuring Aldec
Are Aldec products installed on your system? [Y/n/p]: Y
Aldec installation directory [C:\Aldec]:
```

#### **Active-HDL**

```
Configuring Aldec Active-HDL

Is Aldec Active-HDL installed on your system? [Y/n/p]: Y

Aldec Active-HDL version [10.3]:

Aldec Active-HDL installation directory [C:\Aldec\Active-HDL]: C:\Aldec\Active-

$\to$HDL-Student-Edition
```

## 5.4.5 Altera

Configure the installation directory for all Altera tools.

```
Configuring Altera
Are Altera products installed on your system? [Y/n/p]: Y
Altera installation directory [C:\Altera]:
```

#### Quartus

```
Configuring Altera Quartus

Is Altera Quartus-II or Quartus Prime installed on your system? [Y/n/p]: Y

Altera Quartus version [15.1]: 16.0

Altera Quartus installation directory [C:\Altera\16.0\quartus]:
```

#### **ModelSim Altera Edition**

```
Configuring ModelSim Altera Edition

Is ModelSim Altera Edition installed on your system? [Y/n/p]: Y

ModelSim Altera Edition installation directory [C:\Altera\15.0\modelsim_ae]:_

-C:\Altera\16.0\modelsim_ase
```

### 5.4.6 Lattice

Configure the installation directory for all Lattice Semiconductor tools.

```
Configuring Lattice

Are Lattice products installed on your system? [Y/n/p]: Y

Lattice installation directory [D:\Lattice]:
```

#### **Diamond**

```
Configuring Lattice Diamond

Is Lattice Diamond installed on your system? [Y/n/p]: >

Lattice Diamond version [3.7]:

Lattice Diamond installation directory [D:\Lattice\Diamond\3.7_x64]:
```

#### **Active-HDL Lattice Edition**

```
Configuring Active-HDL Lattice Edition

Is Aldec Active-HDL installed on your system? [Y/n/p]: Y

Active-HDL Lattice Edition version [10.2]:

Active-HDL Lattice Edition installation directory [D:\Lattice\Diamond\3.7_

$\infty$x64\active-hdl]:
```

## 5.4.7 Mentor Graphics

Configure the installation directory for all mentor Graphics tools.

```
Configuring Mentor
Are Mentor products installed on your system? [Y/n/p]: Y
Mentor installation directory [C:\Mentor]:
```

#### QuestaSim

```
Configuring Mentor QuestaSim

Is Mentor QuestaSim installed on your system? [Y/n/p]: Y

Mentor QuestaSim version [10.4d]: 10.4c

Mentor QuestaSim installation directory [C:\Mentor\QuestaSim\10.4c]:

C:\Mentor\QuestaSim64\10.4c
```

## **5.4.8 Xilinx**

Configure the installation directory for all Xilinx tools.

```
Configuring Xilinx
Are Xilinx products installed on your system? [Y/n/p]: Y
Xilinx installation directory [C:\Xilinx]:
```

#### **ISE**

If an Xilinx ISE environment is available and shall be configured in PoC, then answer the following questions:

```
Configuring Xilinx ISE

Is Xilinx ISE installed on your system? [Y/n/p]: Y

Xilinx ISE installation directory [C:\Xilinx\14.7\ISE_DS]:
```

#### Vivado

If an Xilinx ISE environment is available and shall be configured in PoC, then answer the following questions:

```
Configuring Xilinx Vivado
Is Xilinx Vivado installed on your system? [Y/n/p]: Y
Xilinx Vivado version [2016.2]:
Xilinx Vivado installation directory [C:\Xilinx\Vivado\2016.2]:
```

### 5.4.9 GHDL

```
Configuring GHDL

Is GHDL installed on your system? [Y/n/p]: Y

GHDL installation directory [C:\Tools\GHDL\0.34dev]:
```

#### 5.4.10 GTKWave

```
Configuring GTKWave
Is GTKWave installed on your system? [Y/n/p]: Y
GTKWave installation directory [C:\Tools\GTKWave\3.3.71]:
```

#### 5.4.11 Hook Files

PoC's wrapper scripts can be customized through pre- and post-hook file. See Wrapper Script Hook Files for more details.

# 5.5 Creating my\_config/my\_project.vhdl

The PoC-Library needs two VHDL files for its configuration. These files are used to determine the most suitable implementation depending on the provided platform information. These files are also used to select appropriate work arounds.

## 5.5.1 Create my\_config.vhdl

The my\_config.vhdl file can easily be created from the template file my\_config.vhdl.template provided by PoC in PoCRoot\src\common. (View source on GitHub.) Copy this file into the project's source directory and rename it to my\_config.vhdl.

This file should be included in version control systems and shared with other systems. my\_config.vhdl defines three global constants, which need to be adjusted:

```
constant MY_BOARD : string := "CHANGE THIS"; -- e.g. Custom, ML505, KC705, Atlys constant MY_DEVICE : string := "CHANGE THIS"; -- e.g. None, XC5VLX50T-1FF1136, _ → EP2SGX90FF1508C3 constant MY_VERBOSE : boolean := FALSE; -- activate report statements in _ → VHDL subprograms
```

The easiest way is to define a board name and set MY\_DEVICE to None. So the device name is inferred from the board information stored in PoCRoot\src\common\config.vhdl. If the requested board is not known to PoC or it's custom made, then set MY\_BOARD to Custom and MY\_DEVICE to the full FPGA device string.

#### Example 1: A "Stratix II GX Audio Video Development Kit" board:

#### Example 2: A custom made Spartan-6 LX45 board:

```
constant MY_BOARD : string := "Custom";
constant MY_DEVICE : string := "XC6SLX45-3CSG324";
```

## 5.5.2 Create my\_project.vhdl

The my\_project.vhdl file can also be created from a template file my\_project.vhdl.template provided by PoC in PoCRoot\src\common.

The file should to be copyed into a projects source directory and renamed into my\_project.vhdl. This file **must not** be included into version control systems – it's private to a computer. my\_project.vhdl defines two global constants, which need to be adjusted:

### **Example 1: A Windows System:**

```
constant MY_PROJECT_DIR : string := "D:/git/GitHub/PoC/";
constant MY_OPERATING_SYSTEM : string := "WINDOWS";
```

## **Example 2: A Debian System:**

```
constant MY_PROJECT_DIR : string := "/home/paebbels/git/GitHub/PoC/";
constant MY_OPERATING_SYSTEM : string := "LINUX";
```

#### See also:

Running one or more testbenches The installation can be checked by running one or more of PoC's testbenches.

**Running one or more netlist generation flows** The installation can also be checked by running one or more of PoC's synthesis flows.

# 5.6 Adding IP Cores to a Project

## 5.6.1 Manually Addind IP Cores

**Adding IP Cores to Altera Quartus** 

## The PoC-Library Documentation, Release td

**Todo:** No documentation available.

## **Adding IP Cores to Lattice Diamond**

Todo: No documentation available.

## **Adding IP Cores to Xilinx ISE**

**Todo:** No documentation available.

#### Adding IP Cores to Xilinx Vivado

**Todo:** No documentation available.

## 5.7 Simulation

## **Contents of this Page**

- Overview
- Quick Example
- Vendor Specific Testbenches
- Running a Single Testbench
  - Aldec Active-HDL
  - Cocotb with QuestaSim backend
  - GHDL (plus GTKwave)
  - Mentor Graphics QuestaSim
  - Xilinx ISE Simulator
  - Xilinx Vivado Simulator
- Running a Group of Testbenches
- Continuous Integration (CI)

### 5.7.1 Overview

The Python Infrastructure shipped with the PoC-Library can launch manual, half-automated and fully automated testbenches. The testbench can be run in command line or GUI mode. If available, the used simulator is launched with pre-configured waveform files. This can be done by invoking one of PoC's frontend script:

• poc.sh: poc.sh <common options> <simulator> <module> <simulator options> Use this fronend script on Darwin, Linux and Unix platforms.

• **poc.ps1**: poc.ps1 <common options> <simulator> <module> <simulator options> Use this frontend script Windows platforms.

**Attention:** All Windows command line instructions are intended for Windows PowerShell, if not marked otherwise. So executing the following instructions in Windows Command Prompt (cmd.exe) won't function or result in errors!

#### See also:

**PoC Configuration** See the Configuration page on how to configure PoC and your installed simulator tool chains. This is required to invoke the simulators.

Supported Simulators See the Intruction page for a list of supported simulators.


## 5.7.2 Quick Example

The following quick example uses the GHDL Simulator to analyze, elaborate and simulate a testbench for the module arith\_prng (Pseudo Random Number Generator - PRNG). The VHDL file arith\_prng.vhdl is located at PoCRoot\src\arith and virtually a member in the *PoC.arith* namespace. So the module can be identified by an unique name: PoC.arith.prng, which is passed to the frontend script.

### Example 1:

```
cd PoCRoot
.\poc.ps1 ghdl PoC.arith.prng
```

The CLI command ghdl chooses *GHDL Simulator* as the simulator and passes the fully qualified PoC entity name PoC.arith.prng as a parameter to the tool. All required source file are gathered and compiled to an executable. Afterwards this executable is launched in CLI mode and it's outputs are displayed in console:



Each testbench uses PoC's simulation helper packages to count asserts and to track active stimuli and checker processes. After a completed simulation run, an report is written to STDOUT or the simulator's console. Note the


5.7. Simulation 39

line SIMULATION RESULT = PASSED. For each simulated PoC entity, a line in the overall report is created. It lists the runtime per testbench and the simulation status (... ERROR, FAILED, NO ASSERTS or PASSED).

#### Example 2:

Passing an additional option —gui to the service tool, opens the testbench in GUI-mode. If a waveform configuration file is present (e.g. a \*.gtkw file for GTKWave), then it is preloaded into the simulator's waveform viewer.

```
cd PoCRoot
.\poc.ps1 ghdl PoC.arith.prng --gui
```



## 5.7.3 Vendor Specific Testbenches

PoC is shipped with a set of well known FPGA development boards. This set is extended by a list of generic boards, named after each supported FPGA vendor. These generic boards can be used in simulations to select a representative FPGA of a supported device vendor. If no board or device name is passed to a testbench run, the GENERIC board is chosen.

Board Name	Target Board	Target Device
GENERIC	GENERIC	GENERIC
Altera	DE4	Stratix-IV 230
Lattice	ECP5Versa	ECP5-45UM
Xilinx	KC705	Kintex-7 325T

A vendor specific testbench can be launched by passing either --board=xxx or --device=yyy as an additional parameter to the PoC scripts.

```
# Example 1 - A Lattice board
.\poc.ps1 ghdl PoC.arith.prng --board=Lattice
# Example 2 - A Altera Stratix IV board
.\poc.ps1 ghdl PoC.arith.prng --board=DE4
# Example 3 - A Xilinx Kintex-7 325T device
.\poc.ps1 ghdl PoC.arith.prng --device=XC7K325T-2FFG900
```

**Note:** Running vendor specific testbenches may require pre-compiled vendor libraries. Some simulators are shipped with diverse pre-compiled libraries, others include scripts or user guides to pre-compile them on the target system.

PoC is shipped with a set of pre-compile scripts to offer a unified interface and common storage for all supported vendor's pre-compile procedures. See *Pre-Compiling Vendor Libraries*.

## 5.7.4 Running a Single Testbench

A testbench run is supervised by PoC's PoCRoot\py\PoC.py service tool, which offers a consistent interface to all simulators. Unfortunately, every platform has it's specialties, so a wrapper script is needed as abstraction from the host's operating system. Depending on the choosen tool chain, the wrapper script will source or invoke the vendor tool's environment scripts to pre-load the needed environment variables, paths or license file settings.

The order of options to the frontend script is as following: <common options> <simulator> <module> <simulator options>

The frontend offers several common options:

Common	Option	Description
-q	-quiet	Quiet-mode (print nothing)
-v	-verbose	Print more messages
-d	-debug	Debug mode (print everything)
	–dryrun	Run in dry-run mode

One of the following supported simulators can be choosen, if installed and configured in PoC:

Simulator	Description
asim	Active-HDL Simulator
cocotb	Cocotb simulation using QuestaSim Simulator
ghdl	GHDL Simulator
isim	Xilinx ISE Simulator
vsim	QuestaSim Simulator or ModelSim
xsim	Xilinx Vivado Simulator

A testbench run can be interrupted by sending a keyboard interrupt to Python. On most operating systems this is done by pressing Ctrl + C. If PoC runs multiple testbenches at once, all finished testbenches are reported with there testbench result. The aborted testbench will be listed as errored.

#### **Aldec Active-HDL**

The command to invoke a simulation using Active-HDL is asim followed by a list of PoC entities. The following options are supported for Active-HDL:

Simulator Option		Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
	-std=[87 93 02 08]	Select a VHDL standard. Default: 08

**Note:** GUI mode for Active-HDL is not yet supported.

### **Example:**

```
cd PoCRoot
.\poc.ps1 asim PoC.arith.prng --std=93
```

5.7. Simulation 41

#### Cocotb with QuestaSim backend

The command to invoke a Cocotb simulation using QuestaSim is cocotb followed by a list of PoC entities. The following options are supported for Cocotb:

Simulator	Option	Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
-g	-gui	Start the simulation in the QuestaSim GUI.

**Note:** Cocotb is currently only on Linux with QuestaSim supported. We are working to support the Windows platform and the GHDL backend.

## **Example:**

```
cd PoCRoot
.\poc.ps1 cocotb PoC.cache.par
```

## **GHDL** (plus GTKwave)

The command to invoke a simulation using GHDL is ghdl followed by a list of PoC entities. The following options are supported for GHDL:

Simulator	Option	Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
-g	-gui	Start GTKwave, if installed. Open *.gtkw, if available.
	-std=[87 93 02 08]	Select a VHDL standard. Default: 08

## **Example:**

```
cd PoCRoot
.\poc.ps1 ghdl PoC.arith.prng --board=Atlys -g
```

## **Mentor Graphics QuestaSim**

The command to invoke a simulation using QuestaSim or ModelSim is vsim followed by a list of PoC entities. The following options are supported for QuestaSim:

Simulator	Option	Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
-g	-gui	Start the simulation in the QuestaSim GUI.
	-std=[87 93 02 08]	Select a VHDL standard. Default: 08

#### **Example:**

```
cd PoCRoot
.\poc.ps1 vsim PoC.arith.prng --board=DE4 --gui
```

If QuestaSim is started in GUI mode (--gui), PoC will provide several Tcl files (\*.do) in the simulator's working directory to recompile, restart or rerun the current simulation. The rerun command is based on the saved IP core's run script, which may default to run -all.

Tcl Script	Performed Tasks
recompile.do	recompile and restart
relaunch.do	recompile, restart and rerun
saveWaveform.do	save the current waveform viewer settings

#### Xilinx ISE Simulator

The command to invoke a simulation using ISE Simulator (isim) is isim followed by a list of PoC entities. The following options are supported for ISE Simulator:

Simulator	Option	Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
-g	-gui	Start the simulation in the ISE Simulator GUI (iSim).

## **Example:**

```
cd PoCRoot
.\poc.ps1 isim PoC.arith.prng --board=Atlys -g
```

## Xilinx Vivado Simulator

The command to invoke a simulation using Vivado Simulator (isim) is xsim followed by a list of PoC entities. The following options are supported for Vivado Simulator:

Simulator	Option	Description
	-board= <board></board>	Specify a target board.
	-device= <device></device>	Specify a target device.
-g	-gui	Start Vivado in simulation mode.
	-std=[93 08]	Select a VHDL standard. Default: 93

### **Example:**

```
cd PoCRoot
.\poc.ps1 xsim PoC.arith.prng --board=Atlys -g
```

## 5.7.5 Running a Group of Testbenches

Each simulator can be invoked with a space seperated list of PoC entiries or a wildcard at the end of the fully qualified entity name.

5.7. Simulation 43

Supported wildcard patterns are  $\star$  and ?. Question mark refers to all entities in a PoC (sub-)namespace. Asterisk refers to all PoC entiries in the current namespace and all sub-namespaces.

#### **Examples for testbenches groups:**

PoC entity list		Description	
PoC.arith.prng		A single PoC entity: arith_prng	
PoC.*		All entities in the whole library	
PoC.io.ddrio.?		All entities in PoC.io.ddrio: ddrio_in, ddrio_inout,	
		ddrio_out	
PoC.fifo.*	PoC.cache.*	All FIFO, cache and data-structure testbenches.	
PoC.dstruct.*			

```
cd PoCRoot
.\poc.ps1 -q asim PoC.arith.prng PoC.io.ddrio.* PoC.sort.lru_cache
```



**Resulting output:** 

## 5.7.6 Continuous Integration (CI)

All PoC testbenches are executed on every GitHub upload (push) via Travis-CI. The testsuite runs all testbenches for the virtual board <code>GENERIC</code> with an FPGA device called <code>GENERIC</code>. We can't run vendor dependent testbenches, because we can't upload the vendor simulation libraries to Travis-CI.

To reproduce the Travis-CI results on a local machine, run the following command. The -q option, launches the frontend in quiet mode to reduce the command line messages:

```
cd PoCRoot
.\poc.ps1 -q ghdl PoC.*
```

```
Windows PowerShell
                                                                                                                                                                                                                                               ×
                                                                                                                                                                                                                                  Testbench: PoC.sort.sortnet.OddEvenMergeSort
Testbench: PoC.sort.sortnet.Stream_Adapter
Testbench: PoC.sort.sortnet.Stream_Adapter
Testbench: PoC.sort.sortnet.Stream_Adapter2
Testbench: PoC.sort.lru_cache
                                                   | Time |
                                                                         Status
  addw
convert_bin2bcd
counter_bcd
                                                          3:04
                                                                             PASSED
                                                                            PASSED
PASSED
PASSED
PASSED
PASSED
PASSED
PASSED
                                                         0:04
0:01
0:02
0:03
0:02
0:01
0:01
0:01
   firstone
prefix_and
prefix_or
                                                         0:02
0:02
                                                                            PASSED
PASSED
   cc_got
cc_got_tempput
ic_assembly
                                                         0:02
0:02
0:02
0:02
                                                                             PASSED
   ddrio
                                                         0:01
0:01
0:01
       in
inout
                                                                            PASSED
PASSED
  out
uart
                                                                            PASSED
PASSED
                                                         0:02
0:02
  Debounce
   lut
Sine
                                                          0:01
                                                                        NO ASSERTS
                                                         0:01
       sdp
   gearbox
                                                                        NO ASSERTS
                                                                        NO ASSERTS
                                                         0:02
0:01
                                                                        PASSED
NO ASSERTS
PASSED
PASSED
                                                         0:02
0:04
       Average
Histogram
                                                         0:01
0:01
0:02
   sortnet
BitonicSort
                                                          0:56
2:54
0:46
0:03
  OddEvenSort
OddEvenMergeSort
Stream_Adapter
Stream_Adapter2
lru_cache
ime: 9:07 Count: 41
                                                  Passed: 30 No Asserts: 9 Failed: 2 Errors: 0
PS G:\git\PoC>
```

If the vendor libraries are available and pre-compiled, then it's also possible to run a CI flow for a specific vendor. This is an Altera example for the Terrasic DE4 board:

```
cd PoCRoot
.\poc.ps1 -q vsim PoC.* --board=DE4
```

#### See also:

**PoC Configuration** See the Configuration page on how to configure PoC and your installed simulator tool chains. This is required to invoke the simulators.

Latest Travis-CI Report Browse the list of branches at Travis-CI.org.

# 5.8 Synthesis

5.8. Synthesis 45

### **Contents of this Page**

- Overview
- Quick Example
- Running a single Synthesis
  - Altera / Intel Quartus
  - Lattice Diamond
  - Xilinx ISE Synthesis Tool (XST)
  - Xilinx ISE Core Generator
  - Xilinx Vivado Synthesis

### 5.8.1 Overview

The Python infrastructure shipped with the PoC-Library can launch manual, half-automated and fully automated synthesis runs. This can be done by invoking one of PoC's frontend script:

- poc.sh: poc.sh <common options> <compiler> <module> <compiler options> Use this fronend script on Darwin, Linux and Unix platforms.
- poc.ps1: poc.ps1 <common options> <compiler> <module> <compiler options> Use this frontend script Windows platforms.

**Attention:** All Windows command line instructions are intended for Windows PowerShell, if not marked otherwise. So executing the following instructions in Windows Command Prompt (cmd.exe) won't function or result in errors!

#### See also:

**PoC Configuration** See the Configuration page on how to configure PoC and your installed synthesis tool chains. This is required to invoke the compilers.

Supported Compiler See the Intruction page for a list of supported compilers.

#### See also:

List of Supported FPGA Devices See this list to find a supported and well known target device.

List of Supported Development Boards See this list to find a supported and well known development board.

## 5.8.2 Quick Example

The following quick example uses the Xilinx Systesis Tool (XST) to synthesize a netlist for IP core arith\_prng (Pseudo Random Number Generator - PRNG). The VHDL file arith\_prng.vhdl is located at PoCRoot\src\arith and virtually a member in the *PoC.arith* namespace. So the module can be identified by an unique name: PoC.arith.prng, which is passed to the frontend script.

### Example 1:

```
cd PoCRoot
.\poc.ps1 xst PoC.arith.prng --board=KC705
```

The CLI command xst chooses *Xilinx Synthesis Tool* as the synthesizer and passes the fully qualified PoC entity name PoC.arith.prng as a parameter to the tool. Additionally, the development board name is required to load the correct my\_config.vhdl file. All required source file are gathered and synthesized to a netlist.

```
Drystype [pachbe]s/master = 10. Noc.psi xst PoC.arith.prng —hoard-KC785

Lending XIIInk SES environment 'C:XIIInk14.7-18E_BE-settings64.het'

The PoC-Library - Service Tool

Initializing PoC-Library Service Tool for synthesis

Preparing synthesis on bronnent...

Bronning Spiny Synthesis on bronnent...

Ronning Spiny Synthesis on bronnent...

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1806: Function scale does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1806: Function scale does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1806: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function device.family does not always return a value.

WHIN NC:IBLCompiler: 443 = "Bi/git/poc/ser/common/config.vbdl" Line 1816: Function to Line 1816: Function to Jose 1816: Function fifte does not always return a value.

WHIN NC:IBLC
```

## 5.8.3 Running a single Synthesis

A synthesis run is supervised by PoC's *PoCRoot\py\PoC.py* service tool, which offers a consistent interface to all synthesizers. Unfortunately, every platform has it's specialties, so a wrapper script is needed as abstraction from the host's operating system. Depending on the choosen tool chain, the wrapper script will source or invoke the vendor tool's environment scripts to pre-load the needed environment variables, paths or license file settings.

The order of options to the frontend script is as following: <common options> <synthesizer> <module> [<module>] <synthesizer options>

The frontend offers several common options:

Common Option		Description
-q	quiet	Quiet-mode (print nothing)
-A	verbose	Print more messages
-d	debug	Debug mode (print everything)
	dryrun	Run in dry-run mode

One of the following supported synthesizers can be choosen, if installed and configured in PoC:

Synthesizer	Command Reference
Altera Quartus II or Intel Quartus Prime	PoC.py quartus
Lattice (Diamond) Synthesis Engine (LSE)	PoC.py lse
Xilinx ISE Systhesis Tool (XST)	PoC.py xst
Xilinx ISE Core Generator (CoreGen)	PoC.py coregen
Xilinx Vivado Synthesis	PoC.py vivado

## Altera / Intel Quartus

The command to invoke a synthesis using Altera Quartus II or Intel Quartus Prime is quartus followed by a list of PoC entities. The following options are supported for Quartus:

5.8. Synthesis 47

Simulator Option		Description
board= <board></board>		Specify a target board.
	device= <device></device>	Specify a target device.

## **Example:**

```
cd PoCRoot
.\poc.ps1 quartus PoC.arith.prng --board=DE4
```

#### **Lattice Diamond**

The command to invoke a synthesis using Lattice Diamond is lse followed by a list of PoC entities. The following options are supported for the Lattice Synthesis Engine (LSE):

Simulator Option		Description
board= <board></board>		Specify a target board.
	device= <device></device>	Specify a target device.

## **Example:**

```
cd PoCRoot
.\poc.ps1 lse PoC.arith.prng --board=ECP5Versa
```

## Xilinx ISE Synthesis Tool (XST)

The command to invoke a synthesis using Xilinx ISE Synthesis is xst followed by a list of PoC entities. The following options are supported for the Xilinx Synthesis Tool (XST):

Simulator Option		Description
board= <board></board>		Specify a target board.
	device= <device></device>	Specify a target device.

#### **Example:**

```
cd PoCRoot
.\poc.ps1 xst PoC.arith.prng --board=KC705
```

#### **Xilinx ISE Core Generator**

The command to invoke an IP core generation using Xilinx Core Generator is coregen followed by a list of PoC entities. The following options are supported for Core Generator (CG):

Simulator Option		Description
board= <board></board>		Specify a target board.
	device= <device></device>	Specify a target device.

### **Example:**

```
cd PoCRoot .\poc.ps1 coregen PoC.xil.mig.Atlys_1x128 --board=Atlys
```

## **Xilinx Vivado Synthesis**

The command to invoke a synthesis using Xilinx Vivado Synthesis is vivado followed by a list of PoC entities. The following options are supported for Vivado Synthesis (Synth):

Simulator Option		Description
board= <board></board>		Specify a target board.
	device= <device></device>	Specify a target device.

## **Example:**

```
cd PoCRoot
.\poc.ps1 vivado PoC.arith.prng --board=KC705
```

# 5.9 Project Management

- 5.9.1 Overview
- 5.9.2 Solutions
- 5.9.3 Projects

# 5.10 Pre-Compiling Vendor Libraries

### **Contents of this Page**

- Overview
- Supported Simulators
- FPGA Vendor's Primitive Libraries
  - Altera
  - Lattice
  - Xilinx ISE
  - Xilinx Vivado
- Third-Party Libraries
  - OSVVM
  - UVVM
- Simulator Adapters
  - Cocotb

### 5.10.1 Overview

Running vendor specific testbenches may require pre-compiled vendor libraries. Some vendors ship their simulators with diverse pre-compiled libraries, but these don't include primitive libraries from hardware vendors. More over, many auxillary libraries are outdated. Hardware vendors ship their tool chains with pre-compile scripts or user guides to pre-compile the primitive libraries for a list of supported simulators on a target system.

PoC is shipped with a set of pre-compile scripts to offer a unified interface and common storage for all supported vendor's pre-compile procedures. The scripts are located in \tools\precompile\ and the output is stored in \temp\precompiled\<Simulator>\<Library>.

## 5.10.2 Supported Simulators

The current set of pre-compile scripts support these simulators:

Vendor	Simulator and	Altera	Lattice	Xilinx (ISE)	Xilinx (Vivado)
	Edition				
20. Gingold	GHDL with	yes yes	yes yes	yes yes	yes yes
20. Giligolu	std=93c				
	GHDL with				
	std=08				
Aldec	Active-HDL	planned	planned	planned	planned
	(or Studu-	planned	shipped	planned	planned
	dent Ed.)	planned	planned	planned	planned
	Active-HDL				
	Lattice Ed.				
	Reviera-PRO				
Mentor	ModelSim PE	yes yes shipped	yes yes yes yes	yes yes yes yes	yes yes yes yes
	(or Stududent	yes			
	Ed.) ModelSim				
	SE ModelSim				
	Altera Ed.				
	QuestaSim				
Xilinx	ISE Simulator			shipped not	not supported
	Vivado Simula-			supported	shipped
	tor				

## 5.10.3 FPGA Vendor's Primitive Libraries

### **Altera**

**Note:** The Altera Quartus tool chain needs to be configured in PoC. See *Configuring PoC's Infrastruture* for further details.

#### On Linux

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-altera.sh --all
# Example 2 - Compile only for GHDL and VHDL-2008
./tools/precompile/compile-altera.sh --ghdl --vhdl2008
```

## List of command line arguments:

Common	Option	Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.
	vhd193	GHDL only: Compile only for VHDL-93.
	vhd12008	GHDL only: Compile only for VHDL-2008.

#### **On Windows**

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-altera.ps1 -All
# Example 2 - Compile only for GHDL and VHDL-2008
.\tools\precompile\compile-altera.ps1 -GHDL -VHDL2008
```

## List of command line arguments:

Common	Option	Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.
	-VHDL93	GHDL only: Compile only for VHDL-93.
	-VHDL2008	GHDL only: Compile only for VHDL-2008.

#### Lattice

**Note:** The Lattice Diamond tool chain needs to be configured in PoC. See *Configuring PoC's Infrastruture* for further details.

## On Linux

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-lattice.sh --all
# Example 2 - Compile only for GHDL and VHDL-2008
./tools/precompile/compile-lattice.sh --ghdl --vhdl2008
```

Common	Option	Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.
	vhd193	GHDL only: Compile only for VHDL-93.
	vhd12008	GHDL only: Compile only for VHDL-2008.

#### **On Windows**

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-lattice.ps1 -All
# Example 2 - Compile only for GHDL and VHDL-2008
.\tools\precompile\compile-lattice.ps1 -GHDL -VHDL2008
```

### **List of command line arguments:**

Common	Option	Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.
	-VHDL93	GHDL only: Compile only for VHDL-93.
	-VHDL2008	GHDL only: Compile only for VHDL-2008.

#### Xilinx ISE

**Note:** The Xilinx ISE tool chain needs to be configured in PoC. See *Configuring PoC's Infrastruture* for further details.

### On Linux

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-xilinx-ise.sh --all
# Example 2 - Compile only for GHDL and VHDL-2008
./tools/precompile/compile-xilinx-ise.sh --ghdl --vhdl2008
```

### List of command line arguments:

Common	Option	Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.
	vhd193	GHDL only: Compile only for VHDL-93.
	vhd12008	GHDL only: Compile only for VHDL-2008.

#### **On Windows**

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-xilinx-ise.ps1 -All
# Example 2 - Compile only for GHDL and VHDL-2008
.\tools\precompile\compile-xilinx-ise.ps1 -GHDL -VHDL2008
```

Common Option		Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.
	-VHDL93	GHDL only: Compile only for VHDL-93.
	-VHDL2008	GHDL only: Compile only for VHDL-2008.

### Xilinx Vivado

**Note:** The Xilinx Vivado tool chain needs to be configured in PoC. See *Configuring PoC's Infrastruture* for further details.

### **On Linux**

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-xilinx-vivado.sh --all
# Example 2 - Compile only for GHDL and VHDL-2008
./tools/precompile/compile-xilinx-vivado.sh --ghdl --vhdl2008
```

#### List of command line arguments:

Common Option		Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.
	vhd193	GHDL only: Compile only for VHDL-93.
	vhd12008	GHDL only: Compile only for VHDL-2008.

### **On Windows**

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-xilinx-vivado.ps1 -All
# Example 2 - Compile only for GHDL and VHDL-2008
.\tools\precompile\compile-xilinx-vivado.ps1 -GHDL -VHDL2008
```

Common Option		Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.
	-VHDL93	GHDL only: Compile only for VHDL-93.
	-VHDL2008	GHDL only: Compile only for VHDL-2008.

## 5.10.4 Third-Party Libraries

#### **OSVVM**

#### On Linux

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-osvvm.sh --all
# Example 2 - Compile only for GHDL
./tools/precompile/compile-osvvm.sh --ghdl
```

### List of command line arguments:

Common Option		Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.

#### On Windows

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-osvvm.ps1 -All
# Example 2 - Compile only for GHDL
.\tools\precompile\compile-osvvm.ps1 -GHDL
```

## List of command line arguments:

Common Option		Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.

### **UVVM**

## On Linux

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-uvvm.sh --all
# Example 2 - Compile only for GHDL
./tools/precompile/compile-uvvm.sh --ghdl
```

Common Option		Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.

#### **On Windows**

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-uvvm.ps1 -All
# Example 2 - Compile only for GHDL
.\tools\precompile\compile-uvvm.ps1 -GHDL
```

### List of command line arguments:

Common Option		Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-A11	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.

## 5.10.5 Simulator Adapters

### Cocotb

#### On Linux

Attention: This is an experimental compile script.

```
# Example 1 - Compile for all Simulators
./tools/precompile/compile-cocotb.sh --all
# Example 2 - Compile only for GHDL
./tools/precompile/compile-cocotb.sh --ghdl
```

## List of command line arguments:

Common Option		Parameter Description
-h	help	Print embedded help page(s).
-c	clean	Clean-up directories.
-a	all	Compile for all simulators.
	ghdl	Compile for GHDL.
	questa	Compile for QuestaSim.

#### **On Windows**

**Attention:** This is an experimental compile script.

```
# Example 1 - Compile for all Simulators
.\tools\precompile\compile-cocotb.ps1 -All
# Example 2 - Compile only for GHDL
.\tools\precompile\compile-cocotb.ps1 -GHDL
```

Common Option		Parameter Description
-h	-Help	Print embedded help page(s).
-c	-Clean	Clean-up directories.
-a	-All	Compile for all simulators.
	-GHDL	Compile for GHDL.
	-Questa	Compile for QuestaSim.

## 5.11 Miscellaneous

The directory PoCRoot\tools\ contains several tools and addons to ease the work with the PoC-Library and VHDL.

## **5.11.1 GNU Emacs**

Todo: No documentation available.

### 5.11.2 Git

- git-alias.setup.ps1/git-alias.setup.sh registers new global aliasses in Git
  - git tree Prints the colored commit tree into the console
  - git treea Prints the colored commit tree into the console

```
git config --global alias.tree 'log --decorate --pretty=oneline --abbrev-

--date-order --graph'
git config --global alias.tree 'log --decorate --pretty=oneline --abbrev-

--commit --date-order --graph --all'
```

Browse the Git directory.

## 5.11.3 Notepad++

The PoC-Library is shipped with syntax highlighting rules for Notepad++. The following additional file types are supported:

- PoC Configuration Files (\*.ini)
- PoC .Files Files (.files)
- PoC .Rules Files (.rules)
- Xilinx User Constraint Files (\*.ucf): Syntax Highlighting Xilinx UCF

Browse the Notepad++ directory.

# CHAPTER 6

**IP Core Interfaces** 

PoC defines a set of on-chip interfaces described in the next sections.

# 6.1 Command-Status-Error (PoC.CSE) Interface

Todo: Define the PoC.CSE (Command-Status-Error) interface used in ...

## 6.2 PoC.FIFO Interface

**Todo:** Define the PoC.FIFO interface (writer and reader) used in PoC.fifo.\*  $\dots$ 

## 6.3 PoC.Mem Interface

PoC.Mem is a single-cycle, pipelined memory interface used by various memory controllers and related components like caches. Memory accesses are always word aligned, and during writes a mask defines which bytes are actually written to the memory (if supported by the memory controller).

## 6.3.1 Configuration

Each entity may have an individual configuration, especially if it has two PoC.Mem interfaces or if it adapts between PoC.Mem and another interface.

The typical configuration parameters are:

Parameter	Description
ADDR_BITS or A_BITS	Number of address bits. Each address identifies exactly one memory word.
DATA_BITS or D_BITS	Size of a memory word in bits. DATA_BITS must be divisible by 8.

A memory word consists of DATA\_BITS/8 bytes.

Individual bytes are only addressed during writes by the write mask. The write mask has one mask-bit for each byte in a memory word.

For example, a 1 KiByte memory with a 32-bit datapath has the following configuration:

- 4 bytes per memory word,
- ADDR\_BITS=8 because  $\log_2(1 \text{ KiByte}/4 \text{ bytes}) = 8$ , and
- DATA\_BITS=32 which is the datapath size in bits.

## 6.3.2 Interface signals

The following signal names are typically prefixed in the port list of a concrete entity to separate the PoC.Mem interface from other interfaces of the entity. Moreover, clock and reset may be shared with other interfaces of the entity.

The PoC.Mem interface consists of the following signals:

Signal	Description
clk	The clock. All other signals are synchronous to the rising edge of this clock.
rst	High-active synchronous reset.
rdy	High-active ready for request.
req	High-active request.
write	'1' if write request, '0' if read request
addr	The (word) address.
wdata	The data to be written to the memory.
wmask (op-	Write-mask, for each byte: '0' = write byte, '1' = mask byte from write. Signal/port is omitted
tional)	if write mask is not supported.
rstb	High-active read-strobe.
rdata	The read-data returned from the memory.

The interface is actually splitted into two parts:

- the request part: signals rdy, req, write, addr, wdata and wmask, and
- the read-reply part: signals rstb and rdata.

## 6.3.3 Operation

The request and the read-reply part operate indepent of each other to support pipelined reading from memory. The pipeline depth is defined by the actual memory controller. If a user application does support only a specific number of outstanding reads, then the application must limit the number of issued reads on its own.

#### Requests

If req is low, then no request is issued to the memory in the current clock cycle. The state of the signals write, addr, wdata and wmask doesn't care.

If req is high, then a request is issued to the memory in the current clock cycle as given by write, addr, wdata and wmask. The request will be accepted by the memory, if rdy is high in the same clock cycle, otherwise the request will be ignored. wdata and wmask doesn't care if a read request is issued.

rdy does not depend on req in the current clock cycle. rdy may go low in the following clock cycle after a request has been issued or a synchronous reset has been applied.

## **Read Replies**

If rstb is high in the current clock cycle, then rdata delivers the requested read data (read reply). Otherwise, if rstb is low, then rdata is unknown. The user application has to immediatly handle the incoming read data, because it cannot signal ready or acknowledge.

After issuing a read request, the memory responds with a read reply in the following clock cycle (i.e. synchronous read) or any later clock cycle depending on the pipeline depth. For each read request, a read reply is generated. Read requests are not reordered.

## 6.4 PoC.Stream Interface

**Todo:** Define the PoC.Stream interface used in PoC.net.\* and PoC.bus.stream.\*...

**IP Core Documentations** 

Namespace for Packages:

## 7.1 Common Packages

These are common packages....

## 7.1.1 components

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.1.2 context

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.1.3 config

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

#### **7.1.4** fileio

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

### 7.1.5 math

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.1.6 strings

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.1.7 utils

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

#### 7.1.8 vectors

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

# 7.2 Simulation Packages

## 7.2.1 sim types

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam

voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.2 sim\_global (VHDL-93)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.3 sim\_global (VHDL-2008)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.4 sim\_unprotected (VHDL-93)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.5 sim protected (VHDL-2008)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.6 simulation (VHDL-93)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.7 simulation (VHDL-2008)

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur

sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 7.2.8 sim\_waveform

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

Namespaces for Entities:

## 7.3 PoC.alt

**Todo:** This namespace is reserved for Altera specific entities.

## 7.4 PoC.arith

These are arithmetic entities....

### **Package**

PoC.arith Package

#### **Entities**

- PoC.arith.addw
- PoC.arith.carrychain\_inc
- PoC.arith.convert\_bin2bcd
- PoC.arith.counter\_bcd
- PoC.arith.counter\_free
- PoC.arith.counter\_gray
- PoC.arith.counter\_ring
- PoC.arith.div
- PoC.arith.firstone
- PoC.arith.muls\_wide
- PoC.arith.prefix\_and
- PoC.arith.prefix\_or
- PoC.arith.prng
- PoC.arith.same
- PoC.arith.scaler
- PoC.arith.shifter\_barrel
- PoC.arith.sqrt

## 7.4.1 PoC.arith Package

This package holds all component declarations for this namespace.

## **Exported Enumerations**

- tArch
- tBlocking
- tSkipping

### **Exported Functions**

• arith\_div\_latency

## **Exported Components**

- PoC.arith.addw
- PoC.arith.carrychain\_inc\_xilinx
- PoC.arith.counter\_bcd
- *PoC.arith.counter\_gray*
- PoC.arith.div
- PoC.arith.firstone
- PoC.arith.inc\_ovcy\_xilinx
- PoC.arith.muls\_wide
- PoC.arith.prefix\_and\_xilinx
- PoC.arith.prefix\_or\_xilinx
- PoC.arith.prng
- PoC.arith.same
- $\bullet \ \textit{PoC.arith.sqrt}$

Source file: arith.pkg.vhdl

## 7.4.2 PoC.arith.addw

Implements wide addition providing several options all based on an adaptation of a carry-select approach.

### References:

- Hong Diep Nguyen and Bogdan Pasca and Thomas B. Preusser: FPGA-Specific Arithmetic Optimizations of Short-Latency Adders, FPL 2011. -> ARCH: AAM, CAI, CCA -> SKIPPING: CCC
- Marcin Rogawski, Kris Gaj and Ekawat Homsirikamol: A Novel Modular Adder for One Thousand Bits and More Using Fast Carry Chains of Modern FPGAs, FPL 2014. -> ARCH: PAI -> SKIPPING: PPN\_KS, PPN\_BK

7.4. PoC.arith 65

## **Entity Declaration:**

```
entity arith_addw is
     generic (
2
       N : positive;
                                           -- Operand Width
                                           -- Block Count
       K : positive;
                              := AAM;
       ARCH
                   : tArch
                                                 -- Architecture
       BLOCKING : tBlocking := DFLT;
SKIPPING : tSkipping := CCC;
                                                  -- Blocking Scheme
7
                                                 -- Carry Skip Scheme
8
       P_INCLUSIVE : boolean := false
                                                 -- Use Inclusive Propagate, i.e. c^1
9
     );
10
     port (
11
       a, b : in std_logic_vector(N-1 downto 0);
12
       cin : in std_logic;
13
14
          : out std_logic_vector(N-1 downto 0);
15
        cout : out std_logic
16
     );
17
   end entity;
18
```

Source file: arith/arith\_addw.vhdl

## 7.4.3 PoC.arith.carrychain\_inc

This is a generic carry-chain abstraction for increment by one operations.

 $Y \le X + (0...0) \& Cin$ 

### **Entity Declaration:**

Source file: arith/arith\_carrychain\_inc.vhdl

## 7.4.4 PoC.arith.convert\_bin2bcd

Todo: No documentation available.

### **Entity Declaration:**

```
entity arith_convert_bin2bcd is
generic (
BITS : positive := 8;
```

(continues on next page)

```
DIGITS
                      : positive
                                      := 3;
       RADIX
                       : positive
5
                                      := 2
     );
6
     port (
       Clock
                      : in std_logic;
                      : in std_logic;
9
       Reset
10
                      : in std_logic;
       Start.
11
       Busy
                      : out std_logic;
12
13
       Binary
                      : in std_logic_vector(BITS - 1 downto 0);
14
       IsSigned
                      : in std_logic
                                                                       := '0';
15
       BCDDigits
                      : out T_BCD_VECTOR(DIGITS - 1 downto 0);
16
17
       Sign
                       : out std_logic
18
     );
19
   end entity;
```

Source file: arith/arith convert bin2bcd.vhdl

# 7.4.5 PoC.arith.counter\_bcd

Counter with output in binary coded decimal (BCD). The number of BCD digits is configurable by DIGITS.

All control signals (reset rst, increment inc) are high-active and synchronous to clock clk. The output val is the current counter state. Groups of 4 bit represent one BCD digit. The lowest significant digit is specified by val (3 downto 0).

#### **Todo:**

- implement a dec input for decrementing
- implement a load input to load a value

#### **Entity Declaration:**

```
entity arith_counter_bcd is
     generic (
2
       DIGITS : positive
                                                     -- Number of BCD digits
     );
4
     port (
5
       clk : in std logic;
6
       rst : in std logic;
                                                     -- Reset to 0
       inc : in std logic;
                                                     -- Increment
       val : out T_BCD_VECTOR(DIGITS-1 downto 0)
                                                     -- Value output
     );
10
   end entity;
11
```

Source file: arith/arith\_counter\_bcd.vhdl

### 7.4.6 PoC.arith.counter free

Implements a free-running counter that generates a strobe signal every DIVIDER-th cycle the increment input was asserted. There is deliberately no output or specification of the counter value so as to allow an implementation to optimize as much as possible.

The implementation guarantees a strobe output directly from a register. It is asserted exactly for one clock after DIVIDER cycles of an asserted increment input have been observed.

7.4. PoC.arith 67

### **Entity Declaration:**

```
entity arith_counter_free is
2
     generic (
       DIVIDER : positive
4
     );
     port (
5
       -- Global Control
6
       clk : in std_logic;
7
       rst : in std_logic;
8
       inc : in std_logic;
10
       stb : out std_logic
                                             -- End-of-Period Strobe
11
12
     );
   end entity arith_counter_free;
13
```

Source file: arith/arith\_counter\_free.vhdl

# 7.4.7 PoC.arith.counter\_gray

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity arith_counter_gray is
     generic (
2
       BITS : positive;
                                                      -- Bit width of the counter
                             := 0
       INIT : natural
                                                      -- Initial/reset counter value
    ) ;
     port (
      clk : in std_logic;
       rst : in std_logic;
                                                      -- Reset to INIT value
       inc : in std_logic;
                                                      -- Increment
       dec : in std_logic
                             := '0';
                                                      -- Decrement
10
       val : out std_logic_vector(BITS-1 downto 0); -- Value output
11
12
       cry : out std_logic
                                                      -- Carry output
13
    );
   end entity arith_counter_gray;
```

Source file: arith/arith\_counter\_gray.vhdl

## 7.4.8 PoC.arith.counter\_ring

This module implements an up/down ring-counter with loadable initial value (seed) on reset. The counter can be configured to a Johnson counter by enabling INVERT\_FEEDBACK. The number of counter bits is configurable with BITS.

### **Entity Declaration:**

```
);
    port (
6
       Clock : in std_logic;
                                                                              -- Clock
       Reset : in std_logic;
                                                                              -- Reset
              : in std_logic_vector(BITS - 1 downto 0) := (others => '0'); --_
       seed
   →initial counter vector / load value
                                                         := '0';
      inc : in std_logic
10
   \rightarrow increment counter
                                                         := '0';
      dec : in std_logic
11
   →decrement counter
      value : out std_logic_vector(BITS - 1 downto 0)
12
   ⇔counter value
    ) ;
13
   end entity;
```

Source file: arith/arith\_counter\_ring.vhdl

#### 7.4.9 PoC.arith.div

Implementation of a Non-Performing restoring divider with a configurable radix. The multi-cycle division is controlled by 'start' / 'rdy'. A new division is started by asserting 'start'. The result Q = A/D is available when 'rdy' returns to '1'. A division by zero is identified by output Z. The Q and R outputs are undefined in this case.

#### **Entity Declaration:**

```
entity arith_div is
1
2
     generic (
       A_BITS
                                                -- Dividend Width
                           : positive;
       D_BITS
                                               -- Divisor Width
4
                           : positive;
                          : positive := 1; -- Power of Compute Radix (2**RAPOW)
       RAPOW
                           : boolean := false -- Computation Pipeline
       PIPELINED
6
     ) ;
     port (
       -- Global Reset/Clock
       clk : in std_logic;
10
       rst : in std_logic;
11
12
       -- Ready / Start
13
       start : in std_logic;
14
15
       ready : out std_logic;
16
       -- Arguments / Result (2's complement)
17
       A : in std_logic_vector(A_BITS-1 downto 0); -- Dividend
18
       D : in std_logic_vector(D_BITS-1 downto 0); -- Divisor
19
       Q : out std_logic_vector(A_BITS-1 downto 0); -- Quotient
20
       R : out std_logic_vector(D_BITS-1 downto 0);
                                                      -- Remainder
21
       Z : out std_logic -- Division by Zero
22
23
   end entity arith_div;
24
```

Source file: arith/arith\_div.vhdl

### 7.4.10 PoC.arith.firstone

Computes from an input word, a word of the same size that has, at most, one bit set. The output contains a set bit at the position of the rightmost set bit of the input if and only if such a set bit exists in the input.

7.4. PoC.arith 69

A typical use case for this computation would be an arbitration over requests with a fixed and strictly ordered priority. The terminology of the interface assumes this use case and provides some useful extras:

- Set tin <= '0' (no input token) to disallow grants altogether.
- Read tout (unused token) to see whether or any grant was issued.
- Read bin to obtain the binary index of the rightmost detected one bit. The index starts at zero (0) in the rightmost bit position.

This implementation uses carry chains for wider implementations.

#### **Entity Declaration:**

```
entity arith_firstone is
    generic (
2
     N : positive
                                          -- Length of Token Chain
3
    );
4
    port (
5
     6
                                                    Token Output
     grnt : out std_logic_vector(N-1 downto 0); -- Grant:
                                          -- Inactive: Unused Token
     tout : out std_logic;
     bin : out std_logic_vector(log2ceil(N)-1 downto 0) -- Binary Grant Index
10
   );
11
  end entity arith_firstone;
12
```

Source file: arith/arith firstone.vhdl

## 7.4.11 PoC.arith.muls\_wide

Signed wide multiplication spanning multiple DSP or MULT blocks. Small partial products are calculated through LUTs. For detailed documentation see below.

### **Entity Declaration:**

Source file: arith/arith\_muls\_wide.vhdl

## 7.4.12 PoC.arith.prefix\_and

Prefix AND computation:  $y(i) \le '1'$  when x(i downto 0) = (i downto 0 => '1') else '0'; This implementation uses carry chains for wider implementations.

## **Entity Declaration:**

```
entity arith_prefix_and is

generic (
    N : positive

);

port (
    x : in std_logic_vector(N-1 downto 0);
    y : out std_logic_vector(N-1 downto 0)

);

end entity;
```

Source file: arith/arith\_prefix\_and.vhdl

# 7.4.13 PoC.arith.prefix\_or

Prefix OR computation:  $y(i) \le 0'$  when x(i downto 0) = (i downto 0 => 0') else 1'; This implementation uses carry chains for wider implementations.

### **Entity Declaration:**

```
entity arith_prefix_or is

generic (
    N : positive

);

port (
    x : in std_logic_vector(N-1 downto 0);
    y : out std_logic_vector(N-1 downto 0)

);

end entity;
```

Source file: arith/arith\_prefix\_or.vhdl

### 7.4.14 PoC.arith.prng

This module implementes a Pseudo-Random Number Generator (PRNG) with configurable bit count (BITS). This module uses an internal list of FPGA optimized polynomials from 3 to 168 bits. The polynomials have at most 5 tap positions, so that long shift registers can be inferred instead of single flip-flops.

The generated number sequence includes the value all-zeros, but not all-ones.

### **Entity Declaration:**

```
entity arith_prng is
1
2
     generic (
       BITS : positive
                               := 32;
       SEED : std_logic_vector := "0"
     );
     port (
       clk : in std_logic;
       rst : in std_logic;
                                                         -- reset value to initial seed
       got : in std_logic;
                                                         -- the current value has been_
9
   →got, and a new value should be calculated
       val
           : out std_logic_vector(BITS - 1 downto 0) -- the pseudo-random number
10
     );
11
   end entity;
12
```

Source file: arith/arith\_prng.vhdl

### 7.4.15 PoC.arith.same

This circuit may, for instance, be used to detect the first sign change and, thus, the range of a two's complement number.

These components may be chained by using the output of the predecessor as guard input. This chaining allows to have intermediate results available while still ensuring the use of a fast carry chain on supporting FPGA architectures. When chaining, make sure to overlap both vector slices by one bit position as to avoid an undetected sign change between the slices.

7.4. PoC.arith 71

### **Entity Declaration:**

```
entity arith_same is
     generic (
2
       N : positive
                                                  -- Input width
3
     );
     port (
       g : in std_logic := '1';
                                                 -- Guard Input (!g => !y)
       x : in std_logic_vector(N-1 downto 0); -- Input Vector
7
       y : out std_logic
                                                 -- All-same Output
8
     );
9
   end entity;
10
```

Source file: arith/arith\_same.vhdl

### 7.4.16 PoC.arith.scaler

A flexible scaler for fixed-point values. The scaler is implemented for a set of multiplier and divider values. Each individual scaling operation can arbitrarily select one value from each these sets.

The computation calculates: unsigned (arg) \* MULS (msel) / DIVS (dsel) rounded to the nearest (tie upwards) fixed-point result of the same precision as arg.

The computation is started by asserting start to high for one cycle. If a computation is running, it will be restarted. The completion of a calculation is signaled via done. done is high when no computation is in progress. The result of the last scaling operation is stable and can be read from res. The weight of the LSB of res is the same as the LSB of arg. Make sure to tap a sufficient number of result bits in accordance to the highest scaling ratio to be used in order to avoid a truncation overflow.

### **Entity Declaration:**

```
entity arith_scaler is
1
2
    generic (
      MULS : T_POSVEC := (0 => 1); -- The set of multipliers to choose from in_
3
   \rightarrowscaling operations.
      DIVS: T_POSVEC:= (0 => 1) -- The set of divisors to choose from in scaling_
   →operations.
5
    );
    port (
6
      clk : in std_logic;
      rst : in std_logic;
8
      start : in std_logic;
                                    -- Start of Computation
10
      11
      msel : in std_logic_vector(log2ceil(MULS'length)-1 downto 0) := (others => '0
12
   ');
      dsel : in std_logic_vector(log2ceil(DIVS'length)-1 downto 0) := (others => '0
13
   ');
14
                                    -- Completion
15
      done : out std_logic;
           : out std_logic_vector
                                    -- Result
16
      res
17
    );
  end entity arith_scaler;
18
```

Source file: arith/arith\_scaler.vhdl

## 7.4.17 PoC.arith.shifter\_barrel

This Barrel-Shifter supports:

- · shifting and rotating
- right and left operations
- arithmetic and logic mode (only valid for shift operations)

This is equivalent to the CPU instructions: SLL, SLA, SRL, SRA, RL, RR

### **Entity Declaration:**

```
entity arith_shifter_barrel is
      generic (
2
        BITS
                       : positive := 32
      );
4
      port (
                             : in std_logic_vector(BITS - 1 downto 0);
        Input
6
         ShiftAmount
                             : in std_logic_vector(log2ceilnz(BITS) - 1 downto 0);
        ShiftAmount : in std_logic_
ShiftRotate : in std_logic;
LeftRight : in std_logic;
ArithmeticLogic : in std_logic;
8
10
                             : out std_logic_vector(BITS - 1 downto 0)
11
12
      );
   end entity;
```

Source file: arith/arith\_shifter\_barrel.vhdl

# 7.4.18 PoC.arith.sqrt

Iterative Square Root Extractor.

Its computation requires (N+1)/2 steps for an argument bit width of N.

### **Entity Declaration:**

```
entity arith_sqrt is
     generic (
2
       N : positive -- := 8
                                                -- Bit Width of Argument
3
     );
     port (
5
       -- Global Control
       rst : in std_logic;
                                            -- Reset (synchronous)
       clk : in std_logic;
                                            -- Clock
10
       -- Inputs
       arg : in std_logic_vector(N-1 downto 0); -- Radicand
11
       start : in std_logic;
                                                     -- Start Strobe
12
13
       -- Outputs
14
       sqrt : out std_logic_vector((N-1)/2 downto 0); -- Result
15
       rdy : out std_logic
                                                        -- Ready / Done
16
     );
17
   end entity arith_sqrt;
```

Source file: arith/arith\_sqrt.vhdl

7.4. PoC.arith 73

# 7.5 PoC.bus

These are bus entities....

#### **Sub-namespaces**

- PoC.bus.stream
- PoC.bus.wb

#### **Entities**

• PoC.bus.Arbiter

#### 7.5.1 PoC.bus.stream

PoC.Stream modules ...

### PoC.bus.stream Package

Source file: stream.pkg.vhdl

#### PoC.bus.stream.Buffer

This module implements a generic buffer (FIFO) for the *PoC.Stream* protocol. It is generic in DATA\_BITS and in META\_BITS as well as in FIFO depths for data and meta information.

### **Entity Declaration:**

```
entity stream_Buffer is
2
     generic (
       FRAMES
3
                            : positive
                                                                                             :=__
    \hookrightarrow 2:
       DATA_BITS
                            : positive
4
    <u>⇔</u>8;
       DATA_FIFO_DEPTH
                            : positive
5
    <del>⇔</del>8;
       META_BITS
                            : T_POSVEC
6
    \hookrightarrow (0 => 8);
       META_FIFO_DEPTH : T_POSVEC
    \hookrightarrow (0 => 16)
     ) ;
     port (
9
                            : in std_logic;
       Clock
10
       Reset
                            : in std_logic;
11
        -- IN Port
12
       In_Valid
                          : in std_logic;
13
        In_Data
                          : in std_logic_vector(DATA_BITS - 1 downto 0);
14
        In_SOF
                          : in std_logic;
15
        In_EOF
                          : in std_logic;
16
                          : out std_logic;
        In_Ack
17
        In_Meta_rst : out std_logic;
In_Meta_nxt : out std_logic_vector(META_BITS'length - 1 downto 0);
18
19
        In_Meta_Data
                           : in std_logic_vector(isum(META_BITS) - 1 downto 0);
20
        -- OUT Port
21
        Out_Valid
                            : out std_logic;
22
        Out_Data
                            : out std_logic_vector(DATA_BITS - 1 downto 0);
23
        Out_SOF
                            : out std_logic;
24
```

(continues on next page)

```
Out_EOF : out std_logic;
Out_Ack : in std_logic;
Out_Meta_rst : in std_logic;
Out_Meta_nxt : in std_logic_vector(META_BITS'length - 1 downto 0);
Out_Meta_Data : out std_logic_vector(isum(META_BITS) - 1 downto 0)

Out_Meta_Data : out std_logic_vector(isum(META_BITS) - 1 downto 0)

end entity;
```

Source file: bus/stream/stream Buffer.vhdl

#### PoC.bus.stream.DeMux

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity stream_DeMux is
2
     generic (
       PORTS
                                                           := 2;
                            : positive
       DATA_BITS
META_BITS
                                                           := 8;
                          : positive
4
                                                           := 8;
                            : natural
       META_REV_BITS
                                                           := 2
                           : natural
6
     );
     port (
                            : in std_logic;
       Clock
                            : in std_logic;
10
        -- Control interface
11
        DeMuxControl : in std_logic_vector(PORTS - 1 downto 0);
12
        -- IN Port
13
14
        In_Valid
                          : in std_logic;
        In_Data
In_Meta
                          : in std_logic_vector(DATA_BITS - 1 downto 0);
15
                          : in std_logic_vector(META_BITS - 1 downto 0);
16
        In_Meta_rev : out std_logic_vector(META_REV_BITS - 1 downto 0);
17
                          : in std_logic;
        In_SOF
18
        In_EOF
                           : in std logic;
19
        In_Ack
                            : out std_logic;
20
        -- OUT Ports
21
       Out_Valid : out std_logic_vector(PORTS - 1 downto 0);
Out_Data : out T_SLM(PORTS - 1 downto 0, DATA_BITS -
22
                           : out T_SLM(PORTS - 1 downto 0, DATA_BITS - 1 downto 0);
23
       Out_Meta : out T_SLM(PORTS - 1 downto 0, META_BITS - 1 downto 0);
Out_Meta_rev : in T_SLM(PORTS - 1 downto 0, META_REV_BITS - 1 downto 0);
24
25
                          : out std_logic_vector(PORTS - 1 downto 0);
       Out SOF
26
        Out_EOF
                           : out std_logic_vector(PORTS - 1 downto 0);
27
        Out_Ack
                            : in std_logic_vector(PORTS - 1 downto 0)
28
     );
29
   end entity;
30
```

Source file: bus/stream\_DeMux.vhdl

#### PoC.bus.stream.Mux

Todo: No documentation available.

7.5. PoC.bus 75

#### **Entity Declaration:**

```
entity stream_Mux is
2
       generic (
          PORTS
                                     : positive
                                                                               := 2;
3
          DATA_BITS : positive META_BITS : natural
                                                                               := 8;
4
                                   : natural
                                                                               := 8;
5
          META_REV_BITS : natural
                                                                              := 2--;
6
             WEIGHTS
                                       : T_INTVEC
                                                                                 := (1, 1)
7
       );
8
       port (
9
          Clock
                                    : in std_logic;
10
          Reset
                                     : in std_logic;
11
          -- IN Ports
12
          In_Valid : in std_logic_vector(PORTS - 1 downto 0);
In_Data : in T_SLM(PORTS - 1 downto 0, DATA_BITS - 1 downto 0);
In_Meta : in T_SLM(PORTS - 1 downto 0, META_BITS - 1 downto 0);
In_Meta_rev : out T_SLM(PORTS - 1 downto 0, META_REV_BITS - 1 downto 0);
In_SOF : in std_logic_vector(PORTS - 1 downto 0);
13
14
15
16
17
                                    : in std_logic_vector(PORTS - 1 downto 0);
          In_EOF
18
          In_Ack
                                    : out std_logic_vector(PORTS - 1 downto 0);
19
           -- OUT Port
20
          Out_Valid : out std_logic;
Out_Data : out std_logic_vector(DATA_BITS - 1 downto 0);
21
          Out_Data : out std_logic_vector(META_BITS - 1 downto 0),
Out_Meta_rev : in std_logic_vector(META_REV_BITS - 1 downto 0);
Out_SOF : out std_logic;
22
23
24
25
26
          Out_Ack
                                     : in std_logic
27
       );
28
     end entity;
29
```

Source file: bus/stream/stream\_Mux.vhdl

#### PoC.bus.stream.Mirror

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity stream_Mirror is
2
    generic (
      PORTS
                      : positive
                                                 := 2;
3
      DATA_BITS
                                                 := 8;
                      : positive
4
                                                 := (0 => 8);
                      : T_POSVEC
      META_BITS
5
      META_LENGTH
                      : T_POSVEC
                                                  := (0 => 16)
6
    );
7
    port (
8
      Clock
                       : in std_logic;
9
       Reset
                       : in std_logic;
10
      -- IN Port
11
       In_Valid
                      : in std_logic;
12
       In_Data
                      : in std_logic_vector(DATA_BITS - 1 downto 0);
13
       In_SOF
                      : in std_logic;
14
      In_EOF
                      : in std_logic;
15
       In_Ack
                       : out std_logic;
16
      In_Meta_rst : out std_logic;
17
```

(continues on next page)

```
: out std_logic_vector(META_BITS'length - 1 downto 0);
       In_Meta_nxt
18
       In_Meta_Data
                       : in std_logic_vector(isum(META_BITS) - 1 downto 0);
19
       -- OUT Port
       Out_Valid
                       : out std_logic_vector(PORTS - 1 downto 0);
21
       Out_Data
                       : out T_SLM(PORTS - 1 downto 0, DATA_BITS - 1 downto 0);
22
       Out_SOF
                       : out std_logic_vector(PORTS - 1 downto 0);
23
       Out_EOF
                       : out std_logic_vector(PORTS - 1 downto 0);
24
       Out_Ack
                       : in std_logic_vector(PORTS - 1 downto 0);
25
       Out_Meta_rst : in std_logic_vector(PORTS - 1 downto 0);
26
       Out_Meta_nxt
                        : in T_SLM(PORTS - 1 downto 0, META_BITS'length - 1 downto_
27
   →0);
       Out_Meta_Data
                        : out T_SLM(PORTS - 1 downto 0, isum(META_BITS) - 1 downto 0)
28
     );
29
   end entity;
```

Source file: bus/stream/stream\_Mirror.vhdl

#### PoC.bus.stream.Sink

**Todo:** No documentation available.

### **Entity Declaration:**

Source file: bus/stream\_Sink.vhdl

#### PoC.bus.stream.Source

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity stream_Source is
1
     generic (
2
       TESTCASES
                        : T_SIM_STREAM_FRAMEGROUP_VECTOR_8
4
     );
     port (
                          : in std_logic;
       Clock
       Reset.
                          : in std_logic;
       -- Control interface
       Enable
                         : in std_logic;
9
       -- OUT Port
10
       Out_Valid
                          : out std_logic;
11
       Out_Data
                          : out T_SLV_8;
12
       Out_SOF
                          : out std_logic;
13
       Out_EOF
                          : out std_logic;
14
       Out_Ack
                          : in std_logic
15
16
     );
   end entity;
17
```

Source file: bus/stream\_Source.vhdl

7.5. PoC.bus 77

#### PoC.bus.stream.FrameGenerator

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity stream_FrameGenerator is
 1
 2
                  generic (
                         DATA_BITS
                                                                                                                                                                                                                               := 8;
                                                                                     : positive
                         WORD_BITS
                                                                                    : positive
                                                                                                                                                                                                                              := 16;
                         APPEND
                                                                                     : T_FRAMEGEN_APPEND
                                                                                                                                                                                                                              := FRAMEGEN_APP_NONE;
                        FRAMEGROUPS
                                                                                    : T_FRAMEGEN_FRAMEGROUP_VECTOR_8
                                                                                                                                                                                                                             := (0 => C_FRAMEGEN_
             →FRAMEGROUP_EMPTY)
 7
                ) ;
 8
                  port (
                                                                                         : in std_logic;
 9
                        Clock
                                                                                     : in std_logic;
                         Reset
10
                         -- CSE interface
11
                         Command : in T_FRAMEGEN_COMMAND;
12
                          Status
                                                                                         : out T_FRAMEGEN_STATUS;
13
                         -- Control interface
14
                                                                                     : in T_SLV_16;
15
                         Pause
                         FrameGroupIndex : in T_SLV_8;
16
                        FrameIndex : in ____ : in 
17
18
                        FrameLength
                                                                                    : in T_SLV_16;
19
                         -- OUT Port
20
                                                                      : out std_logic;
21
                         Out_Valid
                                                                                   : out std_logic_vector(DATA_BITS - 1 downto 0);
22
                         Out_Data
                          Out_SOF
                                                                                    : out std_logic;
23
24
                          Out_EOF
                                                                                    : out std_logic;
25
                          Out_Ack
                                                                                    : in std_logic
26
                  );
           end entity;
27
```

Source file: bus/stream/stream\_FrameGenerator.vhdl

### 7.5.2 PoC.bus.wb

WishBone modules ...

**Entities:** 

#### PoC.bus.wb Package

Source file: wb.pkg.vhdl

#### PoC.bus.wb.ocram

This slave supports Wishbone Registered Feedback bus cycles (aka. burst transfers / advanced synchronous cycle termination). The mode "Incrementing burst cycle" (CTI = 010) with "Linear burst" (BTE = 00) is supported.

If your master does support Wishbone Classis bus cycles only, then connect wb\_cti\_i = "000" and wb\_bte\_i = "00".

Connect the ocram of your choice to the ram\_\* port signals. (Every RAM with single cyle read latency is supported.)

#### **Configuration:**

PIPE\_STAGES = 1 The RAM output is directly connected to the bus. Thus, the read access latency (one cycle) is short. But, the RAM's read timing delay must be respected.

**PIPE\_STAGES = 2** The RAM output is registered again. Thus, the read access latency is two cycles.

### **Entity Declaration:**

Source file: bus/wb/wb ocram.vhdl

### PoC.bus.wb.fifo\_adapter

Small FIFOs are included in this module, if larger or asynchronous transmit / receive FIFOs are required, then they must be connected externally.

old comments: UART BAUD rate generator bclk\_r = bit clock is rising bclk\_x8\_r = bit clock times 8 is rising

#### **Entity Declaration:**

Source file: bus/wb/wb\_fifo\_adapter.vhdl

#### PoC.bus.wb.uart\_wrapper

Wrapper module for PoC.io.uart.rx and PoC.io.uart.tx to support the Wishbone interface. Synchronized reset is used.

### **Entity Declaration:**

Source file: bus/wb/wb\_uart\_wrapper.vhdl

### 7.5.3 PoC.bus.Arbiter

This module implements a generic arbiter. It currently supports the following arbitration strategies:

• Round Robin (RR)

### **Entity Declaration:**

```
entity bus_Arbiter is
1
     generic (
2
                                                             := "RR"; -- RR, LOT
       STRATEGY
                                : string
       PORTS
                                 : positive
                                                             := 1;
       WEIGHTS
                                 : T_INTVEC
                                                             := (0 => 1);
       OUTPUT REG
                                 : boolean
                                                             := TRUE
     );
7
     port (
8
       Clock
                                 : in std logic;
                                 : in std_logic;
       Reset
10
11
       Arbitrate
                                 : in std_logic;
12
       Request_Vector
                                 : in std_logic_vector(PORTS - 1 downto 0);
13
```

(continues on next page)

7.5. PoC.bus 79

```
Arbitrated : out std_logic;
Grant_Vector : out std_logic_vector(PORTS - 1 downto 0);
Grant_Index : out std_logic_vector(log2ceilnz(PORTS) - 1 downto_

out out std_logic_vector(log2ceilnz(PORTS) - 1 downto_

end entity;
```

Source file: bus/bus Arbiter.vhdl

# 7.6 PoC.cache

The namespace *PoC.cache* offers different cache implementations.

#### **Entities**

- PoC.cache.cpu: Cache with cache controller to be used within a CPU.
- PoC.cache.mem: Cache with PoC.Mem Interface interface on the "CPU" side.
- PoC.cache.par: Cache with parallel tag-unit and data memory (using infered memory).
- PoC.cache.par2: Cache with parallel tag-unit and data memory (using PoC.mem.ocram.sp).
- PoC.cache.tagunit\_par: Tag-Unit with parallel tag comparison. Configurable as:
  - Full-associative cache,
  - Direct-mapped cache, or
  - Set-associative cache.
- PoC.cache.tagunit\_seq: Tag-Unit with sequential tag comparison. Configurable as:
  - Full-associative cache,
  - Direct-mapped cache, or
  - Set-associative cache.

# 7.6.1 PoC.cache.cpu

This unit provides a cache (*PoC.cache.par2*) together with a cache controller which reads / writes cache lines from / to memory. The memory is accessed using a *PoC.Mem Interface* interfaces, the related ports and parameters are prefixed with mem\_.

The CPU side (prefix cpu\_) has a modified PoC.Mem interface, so that this unit can be easily integrated into processor pipelines. For example, let's have a pipeline where a load/store instruction is executed in 3 stages (after fetching, decoding, ...):

- 1. Execute (EX) for address calculation,
- 2. Load/Store 1 (LS1) for the cache access,
- 3. Load/Store 2 (LS2) where the cache returns the read data.

The read data is always returned one cycle after the cache access completes, so there is conceptually a pipeline register within this unit. The stage LS2 can be merged with a write-back stage if the clock period allows so.

The stage LS1 and thus EX and LS2 must stall, until the cache access is completed, i.e., the EX/LS1 pipeline register must hold the cache request until it is acknowledged by the cache. This is signaled by cpu\_got as described in Section Operation below. The pipeline moves forward (is enabled) when:

```
pipeline_enable <= (not cpu_req) or cpu_got;</pre>
```

If the pipeline can stall due to other reasons, care must be taken to not unintentionally executing the cache access twice or missing the read data.

Of course, the EX/LS1 pipeline register can be omitted and the CPU side directly fed by the address caculator. But be aware of the high setup time of this unit and high propate time for cpu\_got.

This unit supports only one outstanding CPU request. More outstanding requests are provided by PoC.cache.mem.

### Configuration

Parameter	Description
REPLACE-	Replacement policy of embedded cache. For supported values see
MENT_POLICY	PoC.cache_replacement_policy.
CACHE_LINES	Number of cache lines.
ASSOCIATIV-	Associativity of embedded cache.
ITY	
CPU_ADDR_BI	SNumber of address bits on the CPU side. Each address identifies one memory word as seen
	from the CPU. Calculated from other parameters as described below.
CPU_DATA_BIT	SWidth of the data bus (in bits) on the CPU side. CPU_DATA_BITS must be divisible by 8.
MEM_ADDR_B	TNumber of address bits on the memory side. Each address identifies one word in the mem-
	ory.
MEM_DATA_BI	<b>TS</b> Width of a memory word and of a cache line in bits. MEM_DATA_BITS must be divisible
	by CPU_DATA_BITS.

If the CPU data-bus width is smaller than the memory data-bus width, then the CPU needs additional address bits to identify one CPU data word inside a memory word. Thus, the CPU address-bus width is calculated from:

```
CPU_ADDR_BITS=log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS
```

The write policy is: write-through, no-write-allocate.

### Operation

### **Alignment of Cache / Memory Accesses**

Memory accesses are always aligned to a word boundary. Each memory word (and each cache line) consists of MEM\_DATA\_BITS bits. For example if MEM\_DATA\_BITS=128:

- memory address 0 selects the bits 0..127 in memory,
- memory address 1 selects the bits 128..256 in memory, and so on.

Cache accesses are always aligned to a CPU word boundary. Each CPU word consists of CPU\_DATA\_BITS bits. For example if CPU\_DATA\_BITS=32:

- CPU address 0 selects the bits 0.. 31 in memory word 0,
- CPU address 1 selects the bits 32.. 63 in memory word 0,
- CPU address 2 selects the bits 64.. 95 in memory word 0,
- CPU address 3 selects the bits 96..127 in memory word 0,
- CPU address 4 selects the bits 0.. 31 in memory word 1,
- CPU address 5 selects the bits 32.. 63 in memory word 1, and so on.

7.6. PoC.cache 81

#### **Shared and Memory Side Interface**

A synchronous reset must be applied even on a FPGA.

The memory side interface is documented in detail here.

#### **CPU Side Interface**

The CPU (pipeline stage LS1, see above) issues a request by setting cpu\_req, cpu\_write, cpu\_addr, cpu\_wdata and cpu\_wmask as in the *PoC.Mem Interface* interface. The cache acknowledges the request by setting cpu\_got to '1'. If the request is not acknowledged (cpu\_got = '0') in the current clock cycle, then the request must be repeated in the following clock cycle(s) until it is acknowledged, i.e., the pipeline must stall.

A cache access is completed when it is acknowledged. A new request can be issued in the following clock cycle.

Of course, cpu\_got may be asserted in the same clock cycle where the request was issued if a read hit occurs. This allows a throughput of one (read) request per clock cycle, but the drawback is, that cpu\_got has a high propagation delay. Thus, this output should only control a simple pipeline enable logic.

When cpu\_got is asserted for a read access, then the read data will be available in the following clock cycle.

Due to the write-through policy, a write will always take several clock cycles and acknowledged when the data has been issued to the memory.

**Warning:** If the design is synthesized with Xilinx ISE / XST, then the synthesis option "Keep Hierarchy" must be set to SOFT or TRUE.

### **Entity Declaration:**

```
entity cache_cpu is
     generic (
2
       REPLACEMENT_POLICY : string
                                    := "LRU";
       CACHE_LINES : positive;
4
       ASSOCIATIVITY
                         : positive;
5
       CPU_DATA_BITS
                         : positive;
6
       MEM_ADDR_BITS
                         : positive;
       MEM_DATA_BITS
                          : positive
     );
     port (
10
       clk : in std_logic; -- clock
11
       rst : in std_logic; -- reset
12
13
       -- "CPU" side
14
       cpu_req : in std_logic;
15
       cpu_write : in std_logic;
16
       cpu_addr : in unsigned(log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS-1_
17

→downto 0);
       cpu_wdata : in std_logic_vector(CPU_DATA_BITS-1 downto 0);
18
       cpu_wmask : in std_logic_vector(CPU_DATA_BITS/8-1 downto 0);
19
       cpu_got : out std_logic;
20
       cpu_rdata : out std_logic_vector(CPU_DATA_BITS-1 downto 0);
21
22
       -- Memory side
23
       mem_req : out std_logic;
24
       mem_write : out std_logic;
25
       mem_addr : out unsigned(MEM_ADDR_BITS-1 downto 0);
26
       mem_wdata : out std_logic_vector(MEM_DATA_BITS-1 downto 0);
27
```

(continues on next page)

```
mem_wmask : out std_logic_vector(MEM_DATA_BITS/8-1 downto 0);
mem_rdy : in std_logic;
mem_rstb : in std_logic;
mem_rdata : in std_logic_vector(MEM_DATA_BITS-1 downto 0)

;
end entity;
```

#### See also:

PoC.cache.mem

Source file: cache/cache\_cpu.vhdl

### 7.6.2 PoC.cache.mem

This unit provides a cache (*PoC.cache.par2*) together with a cache controller which reads / writes cache lines from / to memory. It has two *PoC.Mem Interface* interfaces:

- one for the "CPU" side (ports with prefix cpu\_), and
- one for the memory side (ports with prefix mem\_).

Thus, this unit can be placed into an already available memory path between the CPU and the memory (controller). If you want to plugin a cache into a CPU pipeline, see *PoC.cache.cpu*.

### Configuration

Parameter	Description
REPLACE-	Replacement policy of embedded cache. For supported values see
MENT_POLICY	PoC.cache_replacement_policy.
CACHE_LINES	Number of cache lines.
ASSOCIATIV-	Associativity of embedded cache.
ITY	
CPU_ADDR_BI	SNumber of address bits on the CPU side. Each address identifies one memory word as seen
	from the CPU. Calculated from other parameters as described below.
CPU_DATA_BIT	SWidth of the data bus (in bits) on the CPU side. CPU_DATA_BITS must be divisible by 8.
MEM_ADDR_B	TNumber of address bits on the memory side. Each address identifies one word in the mem-
	ory.
MEM_DATA_BI	<b>SW</b> idth of a memory word and of a cache line in bits. MEM_DATA_BITS must be divisible
	by CPU_DATA_BITS.
OUTSTAND-	Number of oustanding requests, see notes below.
ING_REQ	

If the CPU data-bus width is smaller than the memory data-bus width, then the CPU needs additional address bits to identify one CPU data word inside a memory word. Thus, the CPU address-bus width is calculated from:

```
CPU_ADDR_BITS=log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS
```

The write policy is: write-through, no-write-allocate.

The maximum throughput is one request per clock cycle, except for OUSTANDING\_REQ = 1.

If OUTSTANDING REQ is:

- 1: then 1 request is buffered by a single register. To give a short critical path (clock-to-output delay) for cpu\_rdy, the throughput is degraded to one request per 2 clock cycles at maximum.
- 2: then 2 requests are buffered by *PoC.fifo.glue*. This setting has the lowest area requirements without degrading the performance.

7.6. PoC.cache

• >2: then the requests are buffered by *PoC.fifo.cc\_got*. The number of outstanding requests is rounded up to the next suitable value. This setting is useful in applications with out-of-order execution (of other operations). The CPU requests to the cache are always processed in-order.

### Operation

Memory accesses are always aligned to a word boundary. Each memory word (and each cache line) consists of MEM\_DATA\_BITS bits. For example if MEM\_DATA\_BITS=128:

- memory address 0 selects the bits 0..127 in memory,
- memory address 1 selects the bits 128..256 in memory, and so on.

Cache accesses are always aligned to a CPU word boundary. Each CPU word consists of CPU\_DATA\_BITS bits. For example if CPU\_DATA\_BITS=32:

- CPU address 0 selects the bits 0.. 31 in memory word 0,
- CPU address 1 selects the bits 32.. 63 in memory word 0,
- CPU address 2 selects the bits 64.. 95 in memory word 0,
- CPU address 3 selects the bits 96..127 in memory word 0,
- CPU address 4 selects the bits 0.. 31 in memory word 1,
- CPU address 5 selects the bits 32.. 63 in memory word 1, and so on.

A synchronous reset must be applied even on a FPGA.

The interface is documented in detail here.

**Warning:** If the design is synthesized with Xilinx ISE / XST, then the synthesis option "Keep Hierarchy" must be set to SOFT or TRUE.

### **Entity Declaration:**

```
entity cache mem is
     generic (
2
       REPLACEMENT_POLICY : string
                                    := "LRU";
       CACHE_LINES : positive;
       ASSOCIATIVITY
                         : positive;
       CPU_DATA_BITS
                         : positive;
       CPU_DATE.

MEM_ADDR_BITS
                         : positive;
                         : positive;
       MEM_DATA_BITS
       OUTSTANDING_REQ : positive := 2
Q
10
     );
11
     port (
       clk : in std_logic; -- clock
12
       rst : in std_logic; -- reset
13
14
       -- "CPU" side
15
       cpu_req
                : in std_logic;
16
       cpu_write : in std_logic;
17
       cpu_addr : in unsigned(log2ceil(MEM_DATA_BITS/CPU_DATA_BITS)+MEM_ADDR_BITS-1_
18
    →downto 0);
       cpu_wdata : in std_logic_vector(CPU_DATA_BITS-1 downto 0);
19
       cpu_wmask : in std_logic_vector(CPU_DATA_BITS/8-1 downto 0) := (others => '0
20
    ');
                : out std_logic;
       cpu rdv
21
       cpu_rstb : out std_logic;
22
       cpu_rdata : out std_logic_vector(CPU_DATA_BITS-1 downto 0);
```

(continues on next page)

```
24
        -- Memory side
25
       mem_req : out std_logic;
26
       mem_write : out std_logic;
27
       mem_addr : out unsigned(MEM_ADDR_BITS-1 downto 0);
28
       mem_wdata : out std_logic_vector(MEM_DATA_BITS-1 downto 0);
29
       mem_wmask : out std_logic_vector(MEM_DATA_BITS/8-1 downto 0);
30
       mem_rdy : in std_logic;
31
       mem_rstb : in std_logic;
32
       mem_rdata : in std_logic_vector(MEM_DATA_BITS-1 downto 0)
33
34
   end entity;
35
```

#### See also:

PoC.cache.cpu

Source file: cache/cache\_mem.vhdl

# 7.6.3 PoC.cache.par

Implements a cache with parallel tag-unit and data memory.

**Note:** This component infers a single-port memory with read-first behavior, that is, upon writes the old-data is returned on the read output. Such memory (e.g. LUT-RAM) is not available on all devices. Thus, synthesis may infer a lot of flip-flops plus multiplexers instead, which is very inefficient. It is recommended to use *PoC.cache.par2* instead which has a slightly different interface.

All inputs are synchronous to the rising-edge of the clock *clock*.

#### **Command truth table:**

Request	ReadWrite	Invalidate	Replace	Command
0	0	0	0	None
1	0	0	0	Read cache line
1	1	0	0	Update cache line
1	0	1	0	Read cache line and discard it
1	1	1	0	Write cache line and discard it
0		0	1	Replace cache line.

All commands use Address to lookup (request) or replace a cache line. Address and OldAddress do not include the word/byte select part. Each command is completed within one clock cycle, but outputs are delayed as described below.

Upon requests, the outputs CacheMiss and CacheHit indicate (high-active) whether the Address is stored within the cache, or not. Both outputs have a latency of one clock cycle.

Upon writing a cache line, the new content is given by CacheLineIn. Upon reading a cache line, the current content is outputed on CacheLineOut with a latency of one clock cycle.

Upon replacing a cache line, the new content is given by CacheLineIn. The old content is outputed on CacheLineOut and the old tag on OldAddress, both with a latency of one clock cycle.

**Warning:** If the design is synthesized with Xilinx ISE / XST, then the synthesis option "Keep Hierarchy" must be set to SOFT or TRUE.

7.6. PoC.cache 85

### **Entity Declaration:**

```
entity cache_par is
     generic (
2
       REPLACEMENT_POLICY : string := "LRU";
       CACHE_LINES : positive := 32; --1024;
       ASSOCIATIVITY
                          : positive := 32; --4;
       ADDRESS_BITS : positive := 8; --32-6;
DATA BITS : positive := 8 --64 * 8
                          : positive := 8 --64*8
       DATA_BITS
7
     );
8
     port (
9
       Clock : in std_logic;
10
       Reset : in std_logic;
11
12
       Request : in std_logic;
ReadWrite : in std_logic;
13
14
       Invalidate : in std_logic;
15
       Replace : in std_logic;
16
       Address : in std_logic_vector(ADDRESS_BITS - 1 downto 0);
17
18
       CacheLineIn : in std_logic_vector(DATA_BITS - 1 downto 0);
19
       CacheLineOut : out std_logic_vector(DATA_BITS - 1 downto 0);
20
       CacheHit : out std_logic := '0';
21
       CacheMiss : out std_logic := '0';
22
       OldAddress : out std_logic_vector(ADDRESS_BITS - 1 downto 0)
23
     );
24
   end entity;
```

Source file: cache/cache\_par.vhdl

# 7.6.4 PoC.cache.par2

Cache with parallel tag-unit and data memory. For the data memory, PoC.mem.ocram.sp is used.

## Configuration

Parameter	Description
REPLACE-	Replacement policy. For supported policies see PoC.cache_replacement_policy.
MENT_POLICY	
CACHE_LINES	Number of cache lines.
ASSOCIATIVITY	Associativity of the cache.
ADDR_BITS	Number of address bits. Each address identifies exactly one cache line in mem-
	ory.
DATA_BITS	Size of a cache line in bits. DATA_BITS must be divisible by 8.

## Command truth table

Request	ReadWrite	Invalidate	Replace	Command
0	0	0	0	None
1	0	0	0	Read cache line
1	1	0	0	Update cache line
1	0	1	0	Read cache line and discard it
1	1	1	0	Write cache line and discard it
0	0	0	1	Read cache line before replace.
0	1	0	1	Replace cache line.

#### Operation

All inputs are synchronous to the rising-edge of the clock *clock*.

All commands use Address to lookup (request) or replace a cache line. Address and OldAddress do not include the word/byte select part. Each command is completed within one clock cycle, but outputs are delayed as described below.

Upon requests, the outputs CacheMiss and CacheHit indicate (high-active) whether the Address is stored within the cache, or not. Both outputs have a latency of one clock cycle (pipelined) if HIT\_MISS\_REG is true, otherwise the result is outputted immediately (combinational).

Upon writing a cache line, the new content is given by CacheLineIn. Only the bytes which are not masked, i.e. the corresponding bit in WriteMask is '0', are actually written.

Upon reading a cache line, the current content is outputed on CacheLineOut with a latency of one clock cycle.

Replacing a cache line requires two steps, both with Replace = '1':

- 1. Read old contents of cache line by setting ReadWrite to '0'. The old content is outputed on CacheLineOut and the old tag on OldAddress, both with a latency of one clock cycle.
- 2. Write new cache line by setting ReadWrite to '1'. The new content is given by CacheLineIn. All bytes shall be written, i.e. WriteMask = 0. The new cache line content will be outputed again on CacheLineOut in the next clock cycle (latency = 1).

**Warning:** If the design is synthesized with Xilinx ISE / XST, then the synthesis option "Keep Hierarchy" must be set to SOFT or TRUE.

#### **Entity Declaration:**

```
entity cache_par2 is
1
     generic (
2
       REPLACEMENT_POLICY : string
                                     := "LRU";
3
                          : positive := 32;
       CACHE_LINES
       ASSOCIATIVITY
                          : positive := 32;
                          : positive := 8;
       ADDR_BITS
                          : positive := 8;
       DATA BITS
                          : boolean := true -- must be true for Cocotb.
       HIT_MISS_REG
8
     ) :
     port (
10
       Clock : in std logic;
11
       Reset : in std_logic;
12
13
       Request
                 : in std_logic;
14
       ReadWrite : in std_logic;
15
       WriteMask : in std_logic_vector(DATA_BITS/8 - 1 downto 0) := (others => '0');
16
       Invalidate : in std_logic;
17
18
       Replace : in std_logic;
       Address
                 : in std_logic_vector(ADDR_BITS-1 downto 0);
19
20
       CacheLineIn : in std_logic_vector(DATA_BITS - 1 downto 0);
21
       CacheLineOut : out std_logic_vector(DATA_BITS - 1 downto 0);
22
       CacheHit : out std_logic := '0';
23
                    : out std_logic := '0';
       CacheMiss
24
       OldAddress : out std_logic_vector(ADDR_BITS-1 downto 0)
25
     );
26
   end entity;
27
```

Source file: cache/cache\_par2.vhdl

7.6. PoC.cache 87

# 7.6.5 PoC.cache.replacement\_policy

### Supported policies:

Abbr.	Policies	supported
RR	round robin	not yet
RAND	random	not yet
CLOCK	clock algorithm	not yet
LRU	least recently used	YES
LFU	least frequently used	not yet

#### **Command thruth table:**

TagAccess	ReadWrite	Invalidate	Replace	Command
0			0	None
1	0	0	0	TagHit and reading a cache line
1	1	0	0	TagHit and writing a cache line
1	0	1	0	TagHit and invalidate a cache line (while reading)
1	1	1	0	TagHit and invalidate a cache line (while writing)
0		0	1	Replace cache line

In a set-associative cache, each cache-set has its own instance of this component.

The input HitWay specifies the accessed way in a fully-associative or set-associative cache.

The output ReplaceWay identifies the way which will be replaced as next by a replace command. In a set-associative cache, this is the way in a specific cache set (see above).

### **Entity Declaration:**

```
entity cache_replacement_policy is
2
       REPLACEMENT_POLICY : string := "LRU";
       CACHE_WAYS : positive := 32
     );
     port (
       Clock : in std_logic;
       Reset : in std_logic;
Q
       -- replacement interface
10
       Replace : in std_logic;
11
       ReplaceWay: out std_logic_vector(log2ceilnz(CACHE_WAYS) - 1 downto 0);
12
13
       -- cacheline usage update interface
14
       TagAccess : in std_logic;
15
       ReadWrite : in std_logic;
16
       Invalidate : in std_logic;
17
       HitWay
               : in std_logic_vector(log2ceilnz(CACHE_WAYS) - 1 downto 0)
18
     );
19
   end entity;
```

Source file: cache/cache\_replacement\_policy.vhdl

# 7.6.6 PoC.cache.tagunit\_par

Tag-unit with fully-parallel compare of tag.

### Configuration

Parameter	Description
REPLACE-	Replacement policy. For supported policies see PoC.cache_replacement_policy.
MENT_POLICY	
CACHE_LINES	Number of cache lines.
ASSOCIATIVITY	Associativity of the cache.
ADDRESS_BITS	Number of address bits. Each address identifies exactly one cache line in mem-
	ory.

#### Command truth table

Request	ReadWrite	Invalidate	Replace	Command
0	0	0	0	None
1	0	0	0	Read cache line
1	1	0	0	Update cache line
1	0	1	0	Read cache line and discard it
1	1	1	0	Write cache line and discard it
0		0	1	Replace cache line.

### Operation

All inputs are synchronous to the rising-edge of the clock *clock*.

All commands use Address to lookup (request) or replace a cache line. Each command is completed within one clock cycle.

Upon requests, the outputs CacheMiss and CacheHit indicate (high-active) immediately (combinational) whether the Address is stored within the cache, or not. But, the cache-line usage is updated at the rising-edge of the clock. If hit, LineIndex specifies the cache line where to find the content.

The output ReplaceLineIndex indicates which cache line will be replaced as next by a replace command. The output OldAddress specifies the old tag stored at this index. The replace command will store the Address and update the cache-line usage at the rising-edge of the clock.

For a direct-mapped cache, the number of CACHE\_LINES must be a power of 2. For a set-associative cache, the expression CACHE\_LINES / ASSOCIATIVITY must be a power of 2.

Note: The port NewAddress has been removed. Use Address instead as described above.

If Address is fed from a register and an Altera FPGA is used, then Quartus Map converts the tag memory from a memory with asynchronous read to a memory with synchronous read by adding a pass-through logic. Quartus Map reports warning 276020 which is intended.

**Warning:** If the design is synthesized with Xilinx ISE / XST, then the synthesis option "Keep Hierarchy" must be set to SOFT or TRUE.

#### **Entity Declaration:**

```
entity cache_tagunit_par is
generic (
    REPLACEMENT_POLICY : string := "LRU";

(continues on next page)
```

7.6. PoC.cache

```
CACHE_LINES
                          : positive := 32;
       ASSOCIATIVITY
                         : positive := 32;
       ADDRESS_BITS
                          : positive := 8
     );
     port (
       Clock : in std_logic;
       Reset : in std_logic;
10
11
                        : in std_logic;
       Replace
12
       ReplaceLineIndex : out std_logic_vector(log2ceilnz(CACHE_LINES) - 1 downto 0);
13
       OldAddress
                       : out std_logic_vector(ADDRESS_BITS - 1 downto 0);
14
15
       Request
                 : in std_logic;
16
       ReadWrite : in std_logic;
17
       Invalidate : in std_logic;
18
       Address : in std_logic_vector(ADDRESS_BITS - 1 downto 0);
19
       LineIndex : out std_logic_vector(log2ceilnz(CACHE_LINES) - 1 downto 0);
20
       TagHit : out std_logic;
21
       TagMiss
                 : out std_logic
22
     );
23
   end entity;
24
```

Source file: cache/cache\_tagunit\_par.vhdl

## 7.6.7 PoC.cache.tagunit\_seq

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity cache_tagunit_seq is
     generic (
2
       REPLACEMENT_POLICY : string
                                         := "LRU";
       CACHE_LINES : positive
                                         := 32;
       ASSOCIATIVITY
                         : positive
                                         := 32;
                         : positive := 128;
: positive := 8;
       TAG_BITS
CHUNK_BITS
6
7
       TAG_BYTE_ORDER
                          : T_BYTE_ORDER := LITTLE_ENDIAN;
8
       USE_INITIAL_TAGS : boolean := false;
9
       INITIAL_TAGS : T_SLM
                                          := (0 downto 0 => (127 downto 0 => '0'))
10
     );
11
12
     port (
       Clock : in std_logic;
13
       Reset : in std_logic;
14
15
       Replace
                           : in std_logic;
16
                          : out std_logic;
       Replaced
17
       Replace_NewTag_rst : out std_logic;
18
       Replace NewTag rev : out std_logic;
19
       Replace_NewTag_nxt : out std_logic;
20
       Replace_NewTag_Data : in std_logic_vector(CHUNK_BITS - 1 downto 0);
21
       Replace_NewIndex : out std_logic_vector(log2ceilnz(CACHE_LINES) - 1 downto_
22
    \hookrightarrow 0);
23
24
       Request
                           : in std_logic;
       Request_ReadWrite : in std_logic;
25
```

(continues on next page)

```
Request_Invalidate : in std_logic;
26
       Request_Tag_rst : out std_logic;
27
       Request_Tag_rev : out std_logic;
28
       Request_Tag_nxt : out std_logic;
29
       Request_Tag_Data : in std_logic_vector(CHUNK_BITS - 1 downto 0);
30
                          : out std_logic_vector(log2ceilnz(CACHE_LINES) - 1 downto_
       Request_Index
31
   \hookrightarrow 0);
       Request_TagHit
                         : out std_logic;
32
       Request_TagMiss : out std_logic
33
     );
34
   end entity;
35
```

Source file: cache/cache\_tagunit\_seq.vhdl

## 7.7 PoC.comm

These are communication entities....

# 7.7.1 PoC.comm Package

Source file: comm.pkg.vhdl

#### 7.7.2 PoC.comm.crc

Computes the Cyclic Redundancy Check (CRC) for a data packet as remainder of the polynomial division of the message by the given generator polynomial (GEN).

The computation is unrolled so as to process an arbitrary number of message bits per step. The generated CRC is independent from the chosen processing width.

### **Entity Declaration:**

```
entity comm_crc is
     generic (
2
                                                             -- Generator Polynomial
       GEN : bit_vector;
       BITS : positive;
                                                             -- Number of Bits to be
   ⇔processed in parallel
       STARTUP_RMD : std_logic_vector := "0";
6
       OUTPUT_REGS : boolean
                                       := true
     );
     port (
       clk : in std_logic;
                                                             -- Clock
10
11
                                                             -- Parallel Preload of
12
       set : in std_logic;
   →Remainder
       init : in std_logic_vector(abs(mssb_idx(GEN)-GEN'right)-1 downto 0);
13
       step : in std_logic;
                                                             -- Process Input Data (MSB
14
    →first)
       din : in std_logic_vector(BITS-1 downto 0);
15
16
       rmd : out std_logic_vector(abs(mssb_idx(GEN)-GEN'right)-1 downto 0); --_
17
   → Remainder
       zero : out std_logic
                                                             -- Remainder is Zero
18
```

(continues on next page)

7.7. PoC.comm 91

```
);
end entity comm_crc;
```

Source file: comm/comm\_crc.vhdl

#### 7.7.3 PoC.comm.scramble

The LFSR computation is unrolled to generate an arbitrary number of mask bits in parallel. The mask are output in little endian. The generated bit sequence is independent from the chosen output width.

#### **Entity Declaration:**

```
entity comm_scramble is
2
     generic (
       GEN : bit_vector;
                                -- Generator Polynomial (little endian)
                                -- Width of Mask Bits to be computed in parallel in_
       BITS : positive
   →each step
    );
    port (
6
       clk : in std_logic;
                                -- Clock
7
       set : in std_logic;
                                -- Set LFSR to value provided on din
           : in std_logic_vector(GEN'length-2 downto 0) := (others => '0');
10
       din
11
                                -- Compute a Mask Output
12
       step : in std_logic;
       mask : out std_logic_vector(BITS-1 downto 0)
13
    ):
14
  end entity comm_scramble;
15
```

Source file: comm/comm\_scramble.vhdl

### 7.8 PoC.dstruct

The namespace *PoC.dstruct* offers different data structure implementations.

#### **Package**

The package *PoC.dstruct* holds all component declarations for this namespace.

#### **Entities**

- PoC.dstruct.deque implements a deque (two-sided FIFO).
- PoC.dstruct.stack implements a regular stack.

# 7.8.1 PoC.dstruct.deque

Implements a deque (double-ended queue). This data structure allows two acting entities to queue data elements for the consumption by the other while still being able to unqueue untaken ones in LIFO fashion.

#### **Entity Declaration:**

```
entity dstruct_deque is
1
     generic (
2
       D_BITS
                 : positive;
                                            -- Data Width
3
       MIN_DEPTH : positive
                                            -- Minimum Deque Depth
     );
5
     port (
       -- Shared Ports
       clk, rst : in std_logic;
8
9
       -- Port A
10
       dinA : in std_logic_vector(D_BITS-1 downto 0); -- DataA Input
11
       putA : in std_logic;
12
       gotA : in std_logic;
13
       doutA : out std_logic_vector(D_BITS-1 downto 0); -- DataA Output
14
       validA : out std_logic;
15
       fullA : out std_logic;
16
17
       -- Port B
18
       dinB : in std_logic_vector(D_BITS-1 downto 0); -- DataB Input
19
       putB
             : in std_logic;
20
       gotB
              : in std_logic;
21
       doutB : out std_logic_vector(D_BITS-1 downto 0);
22
       validB : out std_logic;
23
       fullB : out std_logic
24
25
     );
   end entity dstruct_deque;
```

Source file: dstruct/dstruct\_deque.vhdl

### 7.8.2 PoC.dstruct.stack

Implements a stack, a LIFO storage abstraction.

### **Entity Declaration:**

```
entity dstruct_stack is
     generic (
2
       D_BITS
                 : positive;
                                            -- Data Width
       MIN_DEPTH : positive
                                            -- Minimum Stack Depth
4
     );
     port (
       -- INPUTS
       clk, rst : in std_logic;
       -- Write Ports
10
       din : in std_logic_vector(D_BITS-1 downto 0); -- Data Input
11
       put : in std_logic; -- 0 -> pop, 1 -> push
12
       full : out std_logic;
13
14
       -- Read Ports
15
       got : in std_logic;
16
       dout : out std_logic_vector(D_BITS-1 downto 0);
17
       valid : out std_logic
18
19
     );
   end entity dstruct_stack;
```

Source file: dstruct/dstruct\_stack.vhdl

7.8. PoC.dstruct 93

### 7.9 PoC.fifo

The namespace *PoC.fifo* offers different FIFO (first-in, first-out) implementations.

#### Package

The package PoC.fifo holds all component declarations for this namespace.

#### **Entities**

PoC offers FIFOs with a *got*-interface. This means, the current read-pointer value is available on the output. Asserting the *got*-input, acknoledge the processing of the current output signals and moves the read-pointer to the next value, if available.

All FIFOs implement a bidirectional flow control (*put/full* and *valid/got*). Each FIFO also offers a EmptyState (write-side) and FullState (read-side) to indicate the current fill-state.

The prefixes  $cc_{-}$  (common clock),  $dc_{-}$  (dependent clock) and  $ic_{-}$  (independent clock) refer to the write- and read-side clock relationship.

- *PoC.fifo.cc\_got* implements a regular FIFO (one common clock, got-interface)
- *PoC.fifo.cc\_got\_tempgot* implements a regular FIFO (one common clock, got-interface), extended by a transactional *tempgot*-interface (read-side).
- *PoC.fifo.cc\_got\_tempput* implements a regular FIFO (one common clock, got-interface), extended by a transactional *tempput*-interface (write-side).
- IP:fifo\_dc\_got implements a cross-clock FIFO (two related clocks, got-interface)
- PoC.fifo.ic got implements a cross-clock FIFO (two independent clocks, got-interface)
- PoC.fifo.glue implements a two-stage FIFO (one common clock, got-interface)
- *PoC.fifo.shift* implements a regular FIFO (one common clock, got-interface, optimized for FPGAs with shifter primitives)

#### 7.9.1 PoC.fifo Package

This package holds all component declarations for this namespace.

Source file: fifo.pkg.vhdl

### 7.9.2 PoC.fifo.cc\_got

This module implements a regular FIFO with common clock (cc), pipelined interface. Common clock means read and write port use the same clock. The FIFO size can be configured in word width (D\_BITS) and minimum word count MIN\_DEPTH. The specified depth is rounded up to the next suitable value.

DATA\_REG (=true) is a hint, that distributed memory or registers should be used as data storage. The actual memory type depends on the device architecture. See implementation for details.

\*STATE\_\*\_BITS defines the granularity of the fill state indicator \*state\_\*. If a fill state is not of interest, set \*STATE\_\*\_BITS = 0. fstate\_rd is associated with the read clock domain and outputs the guaranteed number of words available in the FIFO. estate\_wr is associated with the write clock domain and outputs the number of words that is guaranteed to be accepted by the FIFO without a capacity overflow. Note that both these indicators cannot replace the full or valid outputs as they may be implemented as giving pessimistic bounds that are minimally off the true fill state.

fstate\_rd and estate\_wr are combinatorial outputs and include an address comparator (subtractor) in their path.

### **Examples:**

• FSTATE\_RD\_BITS = 1:

fstate_rd	filled (at least)
0	0/2 full
1	1/2 full (half full)

• FSTATE\_RD\_BITS = 2:

fstate_rd	filled (at least)
0	0/4 full
1	1/4 full
2	2/4 full (half full)
3	3/4 full

#### **Entity Declaration:**

```
entity fifo_cc_got is
2
      generic (
       D_BITS : positive; -- Data Width
MIN_DEPTH : positive; -- Minimum FIFO Depth
DATA_REG : boolean := false; -- Store Data Content in Registers
STATE_REG : boolean := false; -- Registered Full/Empty Indicators
OUTPUT_REG : boolean := false; -- Registered FIFO Output
5
6
        8
9
10
      );
11
      port (
12
        -- Global Reset and Clock
13
        rst, clk : in std_logic;
14
        -- Writing Interface
15
        put : in std_logic;
                                                                         -- Write Request
16
                   : in std_logic_vector(D_BITS-1 downto 0); -- Input Data
        din
17
        full : out std logic;
18
        estate_wr : out std_logic_vector(imax(0, ESTATE_WR_BITS-1) downto 0);
19
20
        -- Reading Interface
21
        got : in std_logic;
                                                                         -- Read Completed
22
                   : out std_logic_vector(D_BITS-1 downto 0); -- Output Data
23
        dout
        valid : out std_logic;
24
25
        fstate_rd : out std_logic_vector(imax(0, FSTATE_RD_BITS-1) downto 0)
26
      );
   end entity fifo_cc_got;
27
```

### See also:

**IP:fifo\_dc\_got** For a FIFO with dependent clocks.

*PoC.fifo.ic\_got* For a FIFO with independent clocks (cross-clock FIFO).

PoC.fifo.glue For a minimal FIFO / pipeline decoupling.

Source file: fifo/fifo\_cc\_got.vhdl

# 7.9.3 PoC.fifo.cc\_got\_tempgot

The specified depth (MIN\_DEPTH) is rounded up to the next suitable value.

7.9. PoC.fifo 95

As uncommitted reads occupy FIFO space that is not yet available for writing, an instance of this FIFO can, indeed, report full and not vld at the same time. While a commit would eventually make space available for writing (not ful), a rollback would re-iterate data for reading (vld).

commit and rollback are inclusive and apply to all reads (got) since the previous commit or rollback up to and including a potentially simultaneous read.

The FIFO state upon a simultaneous assertion of commit and rollback is undefined!

\*STATE\_\*\_BITS defines the granularity of the fill state indicator \*state\_\*. fstate\_rd is associated with the read clock domain and outputs the guaranteed number of words available in the FIFO. estate\_wr is associated with the write clock domain and outputs the number of words that is guaranteed to be accepted by the FIFO without a capacity overflow. Note that both these indicators cannot replace the full or valid outputs as they may be implemented as giving pessimistic bounds that are minimally off the true fill state.

If a fill state is not of interest, set  $\star$ STATE\_ $\star$ \_BITS = 0.

fstate\_rd and estate\_wr are combinatorial outputs and include an address comparator (subtractor) in their path.

#### **Examples:**

```
FSTATE_RD_BITS = 1:

fstate_rd == 0 => 0/2 full
fstate_rd == 1 => 1/2 full (half full)

FSTATE_RD_BITS = 2:

fstate_rd == 0 => 0/4 full
fstate_rd == 1 => 1/4 full
fstate_rd == 2 => 2/4 full
fstate_rd == 3 => 3/4 full
```

#### **Entity Declaration:**

```
entity fifo_cc_got_tempgot is
1
     generic (
2
       D_BITS
                       : positive;
                                             -- Data Width
                                    -- Minimum FIFO Depth
       MIN_DEPTH
                     : positive;
4
                     : boolean := false; -- Store Data Content in Registers
       DATA_REG
5
       STATE_REG : boolean := false; -- Registered Full/Empty Indicators
OUTPUT_REG : boolean := false; -- Registered FIFO Output
6
7
       ESTATE_WR_BITS : natural := 0;
                                             -- Empty State Bits
8
       FSTATE_RD_BITS : natural := 0
                                             -- Full State Bits
9
     );
10
11
       -- Global Reset and Clock
12
       rst, clk : in std_logic;
13
14
       -- Writing Interface
15
       put : in std_logic;
                                                                -- Write Request
16
                : in std_logic_vector(D_BITS-1 downto 0); -- Input Data
       din
17
                 : out std_logic;
       full
18
       estate_wr : out std_logic_vector(imax(0, ESTATE_WR_BITS-1) downto 0);
19
20
       -- Reading Interface
21
22
       got : in std_logic;
                                                                -- Read Completed
                 : out std_logic_vector(D_BITS-1 downto 0); -- Output Data
23
       dout
       valid
                 : out std_logic;
24
       fstate_rd : out std_logic_vector(imax(0, FSTATE_RD_BITS-1) downto 0);
25
```

(continues on next page)

```
commit : in std_logic;
rollback : in std_logic
);
end entity fifo_cc_got_tempgot;
```

Source file: fifo/fifo\_cc\_got\_tempgot.vhdl

## 7.9.4 PoC.fifo.cc\_got\_tempput

The specified depth (MIN\_DEPTH) is rounded up to the next suitable value.

As uncommitted writes populate FIFO space that is not yet available for reading, an instance of this FIFO can, indeed, report full and not vld at the same time. While a commit would eventually make data available for reading (vld), a rollback would free the space for subsequent writing (not ful).

commit and rollback are inclusive and apply to all writes (put) since the previous 'commit' or 'rollback' up to and including a potentially simultaneous write.

The FIFO state upon a simultaneous assertion of commit and rollback is undefined.

\*STATE\_\*\_BITS defines the granularity of the fill state indicator \*state\_\*. fstate\_rd is associated with the read clock domain and outputs the guaranteed number of words available in the FIFO. estate\_wr is associated with the write clock domain and outputs the number of words that is guaranteed to be accepted by the FIFO without a capacity overflow. Note that both these indicators cannot replace the full or valid outputs as they may be implemented as giving pessimistic bounds that are minimally off the true fill state.

If a fill state is not of interest, set  $*STATE\_*\_BITS = 0$ .

fstate\_rd and estate\_wr are combinatorial outputs and include an address comparator (subtractor) in their path.

### **Examples:**

```
FSTATE_RD_BITS = 1:

fstate_rd == 0 => 0/2 full
fstate_rd == 1 => 1/2 full (half full)

FSTATE_RD_BITS = 2:

fstate_rd == 0 => 0/4 full
fstate_rd == 1 => 1/4 full
fstate_rd == 2 => 2/4 full
fstate_rd == 3 => 3/4 full
```

#### **Entity Declaration:**

```
entity fifo_cc_got_tempput is
     generic (
2
                                               -- Data Width
       D BITS
                        : positive;
       MIN_DEPTH
                      : positive;
                                              -- Minimum FIFO Depth
       DATA_REG
                      : boolean := false; -- Store Data Content in Registers
5
                    : boolean := false; -- Registered Full/Empty :
: boolean := false; -- Registered FIFO Output
                                              -- Registered Full/Empty Indicators
       STATE REG
6
       OUTPUT_REG
       ESTATE_WR_BITS : natural := 0;
                                               -- Empty State Bits
       FSTATE_RD_BITS : natural := 0
                                               -- Full State Bits
     );
10
     port (
11
```

(continues on next page)

7.9. PoC.fifo 97

```
-- Global Reset and Clock
12
       rst, clk : in std_logic;
13
       -- Writing Interface
15
       put : in std_logic;
                                                              -- Write Request
                : in std_logic_vector(D_BITS-1 downto 0); -- Input Data
17
       din
                : out std_logic;
       full
18
       estate_wr : out std_logic_vector(imax(0, ESTATE_WR_BITS-1) downto 0);
19
20
                : in std_logic;
       commit
21
       rollback : in std_logic;
22
23
       -- Reading Interface
24
25
             : in std_logic;
                                                              -- Read Completed
       dout
                 : out std_logic_vector(D_BITS-1 downto 0); -- Output Data
26
       valid : out std_logic;
27
       fstate_rd : out std_logic_vector(imax(0, FSTATE_RD_BITS-1) downto 0)
28
     );
29
   end entity fifo_cc_got_tempput;
30
```

Source file: fifo/fifo cc got tempput.vhdl

## 7.9.5 PoC.fifo.glue

Its primary use is the decoupling of enable domains in a processing pipeline. Data storage is limited to two words only so as to allow both the ful and the vld indicators to be driven by registers.

### **Entity Declaration:**

```
entity fifo glue is
1
     generic (
2
       D_BITS : positive
                                                            -- Data Width
3
     );
     port (
       -- Control
       clk : in std_logic;
                                                           -- Clock
       rst : in std_logic;
                                                           -- Synchronous Reset
Q
       -- Input
10
       put : in std_logic;
                                                           -- Put Value
11
       di : in std_logic_vector(D_BITS-1 downto 0); -- Data Input
12
       ful : out std_logic;
                                                           -- Full 1
13
14
       -- Output
15
       vld : out std_logic;
                                                           -- Data Available
16
       do : out std_logic_vector(D_BITS-1 downto 0); -- Data Output
17
                                                           -- Data Consumed
18
       got : in std_logic
     ):
19
   end entity fifo_glue;
20
```

Source file: fifo/fifo\_glue.vhdl

## 7.9.6 PoC.fifo.ic assembly

This module assembles a FIFO stream from data blocks that may arrive slightly out of order. The arriving data is ordered according to their address. The streamed output starts with the data word written to address zero (0) and may proceed all the way to just before the first yet missing data. The association of data with addresses is used on

the input side for the sole purpose of reconstructing the correct order of the data. It is assumed to wrap so as to allow an infinite input sequence. Addresses are not actively exposed to the purely stream-based FIFO output.

The implemented functionality enables the reconstruction of streams that are tunnelled across address-based transports that are allowed to reorder the transmission of data blocks. This applies to many DMA implementations.

#### **Entity Declaration:**

```
entity fifo_ic_assembly is
     generic (
2
       D_BITS : positive;
                                              -- Data Width
       A_BITS : positive;
                                              -- Address Bits
       G_BITS : positive
                                              -- Generation Guard Bits
     );
     port (
       -- Write Interface
       clk_wr : in std_logic;
       rst_wr : in std_logic;
10
11
        -- Only write addresses in the range [base, base+2**(A_BITS-G_BITS)) are
12
        -- acceptable. This is equivalent to the test
13
            tmp(A\_BITS-1 \ downto \ A\_BITS-G\_BITS) = 0 \ where \ tmp = addr - base.
14
        -- Writes performed outside the allowable range will assert the failure
15
16
          indicator, which will stick until the next reset.
17
        -- No write is to be performed before base turns zero (0) for the first
        -- time.
18
19
       base : out std_logic_vector(A_BITS-1 downto 0);
       failed : out std_logic;
20
21
       addr : in std_logic_vector(A_BITS-1 downto 0);
22
       din : in std_logic_vector(D_BITS-1 downto 0);
23
       put : in std logic;
24
25
        -- Read Interface
26
       clk_rd : in std_logic;
27
       rst_rd : in std_logic;
28
29
30
       dout : out std_logic_vector(D_BITS-1 downto 0);
       vld : out std_logic;
31
       got : in std_logic
32
33
     ) ;
   end entity fifo_ic_assembly;
34
```

Source file: fifo/fifo\_ic\_assembly.vhdl

## 7.9.7 PoC.fifo.ic\_got

Independent clocks meens that read and write clock are unrelated.

This implementation uses dedicated block RAM for storing data.

First-word-fall-through (FWFT) mode is implemented, so data can be read out as soon as valid goes high. After the data has been captured, then the signal got must be asserted.

Synchronous reset is used. Both resets may overlap.

DATA\_REG (=true) is a hint, that distributed memory or registers should be used as data storage. The actual memory type depends on the device architecture. See implementation for details.

\*STATE\_\*\_BITS defines the granularity of the fill state indicator \*state\_\*. fstate\_rd is associated with the read clock domain and outputs the guaranteed number of words available in the FIFO. estate\_wr is associated with the write clock domain and outputs the number of words that is guaranteed to be accepted by the FIFO

7.9. PoC.fifo 99

without a capacity overflow. Note that both these indicators cannot replace the full or valid outputs as they may be implemented as giving pessimistic bounds that are minimally off the true fill state.

If a fill state is not of interest, set  $*STATE_*_BITS = 0$ .

fstate\_rd and estate\_wr are combinatorial outputs and include an address comparator (subtractor) in their path.

```
Examples: - FSTATE_RD_BITS = 1: fstate_rd == 0 \Rightarrow 0/2 full fstate_rd == 1 \Rightarrow 1/2 full (half full)
```

• FSTATE\_RD\_BITS = 2: fstate\_rd == 0 => 0/4 full fstate\_rd == 1 => 1/4 full fstate\_rd == 2 => 2/4 full fstate\_rd == 3 => 3/4 full

## **Entity Declaration:**

```
entity fifo_ic_got is
     generic (
2
       D_BITS
                     : positive;
                                          -- Data Width
                    : positive;
       MIN_DEPTH
                                          -- Minimum FIFO Depth
       DATA_REG : boolean := false; -- Store Data Content in Registers
OUTPUT_REG : boolean := false; -- Registered FIFO Output
7
       FSTATE_RD_BITS : natural := 0
                                          -- Full State Bits
8
9
     );
10
     port (
       -- Write Interface
11
       clk_wr : in std_logic;
12
13
       rst_wr
                : in std_logic;
                : in std_logic;
14
       put
                : in std_logic_vector(D_BITS-1 downto 0);
       din
15
       full : out std_logic;
16
       estate_wr : out std_logic_vector(imax(ESTATE_WR_BITS-1, 0) downto 0);
17
18
       -- Read Interface
19
       clk_rd : in std_logic;
20
       rst_rd : in std_logic;
21
               : in std_logic;
       got
22
               : out std_logic;
       valid
23
       dout : out std_logic_vector(D_BITS-1 downto 0);
24
       fstate_rd : out std_logic_vector(imax(FSTATE_RD_BITS-1, 0) downto 0)
25
     );
26
   end entity fifo_ic_got;
```

Source file: fifo/fifo\_ic\_got.vhdl

#### 7.9.8 PoC.fifo.shift

This FIFO implementation is based on an internal shift register. This is especially useful for smaller FIFO sizes, which can be implemented in LUT storage on some devices (e.g. Xilinx' SRLs). Only a single read pointer is maintained, which determines the number of valid entries within the underlying shift register.

The specified depth (MIN\_DEPTH) is rounded up to the next suitable value.

#### **Entity Declaration:**

```
entity fifo_shift is
generic (
```

(continues on next page)

```
D_BITS
                : positive;
                                             -- Data Width
3
       MIN_DEPTH : positive
                                             -- Minimum FIFO Size in Words
4
     );
     port (
6
       -- Global Control
       clk : in std_logic;
       rst : in std_logic;
9
10
       -- Writing Interface
11
       put : in std_logic;
                                                          -- Write Request
12
       din : in std_logic_vector(D_BITS-1 downto 0); -- Input Data
13
14
       ful : out std_logic;
                                                          -- Capacity Exhausted
15
16
       -- Reading Interface
       got : in std_logic;
                                                           -- Read Done Strobe
17
       dout : out std_logic_vector(D_BITS-1 downto 0); -- Output Data
18
                                                           -- Data Valid
       vld : out std_logic
19
     );
20
   end entity fifo_shift;
21
```

Source file: fifo/fifo shift.vhdl

## 7.10 PoC.io

The namespace PoC.io offers different general purpose I/O (GPIO) implementations, as well as low-speed bus protocol controllers.

#### **Sub-namespaces**

- PoC.io.ddrio Double-Data-Rate (DDR) input/output abstraction layer.
- PoC.io.iic I<sup>2</sup>C bus controllers
- PoC.io.jtag JTAG implementations
- PoC.io.lcd LC-Display bus controllers
- PoC.io.mdio Management Data I/O (MDIO) controllers for Ethernet PHYs
- PoC.io.ow OneWire / iButton bus controllers
- PoC.io.ps2 Periphery bus of the Personal System/2 (PS/2)
- PoC.io.uart Universal Asynchronous Receiver Transmitter (UART) controllers
- PoC.io.vga VGA, DVI, HDMI controllers

### **Package**

The package PoC.io holds all enum, function and component declarations for this namespace.

#### Entities

- PoC.io.Debounce
- PoC.io.7SegmentMux BCD
- PoC.io.7SegmentMux\_HEX
- PoC.io.FanControl
- PoC.io.FrequencyCounter
- PoC.io.GlitchFilter
- PoC.io.PulseWidthModulation

7.10. PoC.io 101

• PoC.io.TimingCounter

### 7.10.1 PoC.io.ddrio

These are DDR-I/O (Double Data Rate - Input/Output) entities....

#### Entities

- PoC.io.ddrio.in
- PoC.io.ddrio.inout
- PoC.io.ddrio.out

#### PoC.io.ddrio Package

Source file: ddrio.pkg.vhdl

#### PoC.io.ddrio.in

Instantiates chip-specific DDR (Double Data Rate) input registers.

Both data <code>DataIn\_high/low</code> are synchronously outputted to the on-chip logic with the rising edge of <code>Clock</code>. <code>DataIn\_high</code> is the value at the <code>Pad</code> sampled with the same rising edge. <code>DataIn\_low</code> is the value sampled with the falling edge directly before this rising edge. Thus sampling starts with the falling edge of the clock as depicted in the following waveform.

After power-up, the output ports DataIn\_high and DataIn\_low both equal INIT\_VALUE.

Pad must be connected to a PAD because FPGAs only have these registers in IOBs.

### **Entity Declaration:**

```
entity ddrio_in is
     generic (
2
                       : positive;
        BITS
        INIT_VALUE : bit_vector := x"FFFFFFFF"
4
     );
     port (
6
        Clock
                       : in std_logic;
        ClockEnable : in
       CIOCKENADIE : in std_logic;
DataIn_high : out std_logic_vector(BITS - 1 downto 0);
                                 std_logic;
        DataIn_low
                        : out std_logic_vector(BITS - 1 downto 0);
: in std_logic_vector(BITS - 1 downto 0)
10
        Pad
                                 std_logic_vector(BITS - 1 downto 0)
11
12
13
   end entity;
```

Source file: io/ddrio/ddrio\_in.vhdl

#### PoC.io.ddrio.inout

Instantiates chip-specific DDR input and output registers.

Both data <code>DataOut\_high/low</code> as well as <code>OutputEnable</code> are sampled with the <code>rising\_edge(Clock)</code> from the on-chip logic. <code>DataOut\_high</code> is brought out with this rising edge. <code>DataOut\_low</code> is brought out with the falling edge.

OutputEnable (Tri-State) is high-active. It is automatically inverted if necessary. Output is disabled after power-up.

Both data <code>DataIn\_high/low</code> are synchronously outputted to the on-chip logic with the rising edge of <code>Clock</code>. <code>DataIn\_high</code> is the value at the <code>Pad</code> sampled with the same rising edge. <code>DataIn\_low</code> is the value sampled with the falling edge directly before this rising edge. Thus sampling starts with the falling edge of the clock as depicted in the following waveform.

Pad must be connected to a PAD because FPGAs only have these registers in IOBs.

### **Entity Declaration:**

```
entity ddrio_inout is
    generic (
2
      BITS
                  : positive
3
    );
4
    port (
5
      ClockOut : in
                             std_logic;
6
      ClockOutEnable : in std_logic;
      OutputEnable : in std_logic;
      DataOut_high : in std_logic_vector(BITS - 1 downto 0);
      DataOut_low
                    : in std_logic_vector(BITS - 1 downto 0);
10
11
      ClockIn
                             std_logic;
                    : in
12
      ClockInEnable : in
                             std logic;
13
      DataIn_high : out
                             std_logic_vector(BITS - 1 downto 0);
14
      DataIn_low
                    : out
                              std_logic_vector(BITS - 1 downto 0);
15
16
      Pad
                      : inout std_logic_vector(BITS - 1 downto 0)
17
18
    );
  end entity;
```

Source file: io/ddrio/ddrio\_inout.vhdl

#### PoC.io.ddrio.out

Instantiates chip-specific DDR output registers.

Both data DataOut\_high/low as well as OutputEnable are sampled with the rising\_edge (Clock) from the on-chip logic. DataOut\_high is brought out with this rising edge. DataOut\_low is brought out with the falling edge.

OutputEnable (Tri-State) is high-active. It is automatically inverted if necessary. If an output enable is not required, you may save some logic by setting NO\_OUTPUT\_ENABLE = true.

If NO\_OUTPUT\_ENABLE = false then output is disabled after power-up. If NO\_OUTPUT\_ENABLE = true then output after power-up equals INIT\_VALUE.

Pad must be connected to a PAD because FPGAs only have these registers in IOBs.

# **Entity Declaration:**

```
entity ddrio_out is
generic (
    NO_OUTPUT_ENABLE : boolean := false;
BITS : positive;
INIT_VALUE : bit_vector := x"FFFFFFF"

);
port (
    Clock : in std_logic;
ClockEnable : in std_logic := '1';
OutputEnable : in std_logic := '1';
```

(continues on next page)

```
DataOut_high: in std_logic_vector(BITS - 1 downto 0);
DataOut_low: in std_logic_vector(BITS - 1 downto 0);
Pad: out std_logic_vector(BITS - 1 downto 0)

14 );
end entity;
```

Source file: io/ddrio/ddrio out.vhdl

### 7.10.2 PoC.io.iic

These are I2C entities....

# PoC.io.iic Package

Source file: iic.pkg.vhdl

### PoC.io.iic.BusController

The I2C BusController transmitts bits over the I2C bus (SerialClock - SCL, SerialData - SDA) and also receives them. To send/receive words over the I2C bus, use the I2C Controller, which utilizes this controller. This controller is compatible to the System Management Bus (SMBus).

### **Entity Declaration:**

Source file: io/iic/iic\_BusController.vhdl

### PoC.io.iic.Controller

The I2C Controller transmitts words over the I2C bus (SerialClock - SCL, SerialData - SDA) and also receives them. This controller utilizes the I2C BusController to send/receive bits over the I2C bus. This controller is compatible to the System Management Bus (SMBus).

### **Entity Declaration:**

Source file: io/iic/iic\_Controller.vhdl

### PoC.io.iic.Switch PCA9548A

Todo: No documentation available. TODO

# **Entity Declaration:**

Source file: io/iic/iic\_Switch\_PCA9548A.vhdl

# 7.10.3 PoC.io.jtag

These are JTAG entities....

# 7.10.4 PoC.io.lcd

These are LCD entities....

# PoC.io.lcd Package

Source file: lcd.pkg.vhdl

# PoC.io.lcd.LCDBuffer

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: io/lcd/lcd\_LCDBuffer.vhdl

### PoC.io.lcd.LCDBusController

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: io/lcd/lcd\_LCDBusController.vhdl

# PoC.io.lcd.LCDController\_KS0066U

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: io/lcd/lcd\_LCDController\_KS0066U.vhdl

# PoC.io.lcd.LCDSynchronizer

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: io/lcd/lcd\_LCDSynchronizer.vhdl

### 7.10.5 PoC.io.mdio

These are MDIO entities....

### mdio BusController

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

### PoC.io.mdio.Controller

**Todo:** No documentation available.

### **Entity Declaration:**

Source file: io/mdio/mdio\_Controller.vhdl

# PoC.io.mdio.IIC\_Adapter

**Todo:** No documentation available.

### **Entity Declaration:**

Source file: io/mdio/mdio\_IIC\_Adapter.vhdl

# 7.10.6 PoC.io.ow

These are OneWire entities....

#### ow BusController

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

### ow\_Controller

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

# 7.10.7 PoC.io.pio

These are Pmod entities....

## PoC.io.pio.in

## **Entity Declaration:**

Source file: io/pio/pio\_in.vhdl

### PoC.io.pio.out

### **Entity Declaration:**

Source file: io/pio/pio\_out.vhdl

### PoC.io.pio.fifo\_in

## **Entity Declaration:**

Source file: io/pio/pio\_fifo\_in.vhdl

# PoC.io.pio.fifo\_out

### **Entity Declaration:**

Source file: io/pio/pio\_fifo\_out.vhdl

# 7.10.8 PoC.io.pmod

These are Pmod entities....

# **Entities**

- PoC.io.pmod.KYPD
- PoC.io.pmod.SSD
- PoC.io.pmod.USBUART

# PoC.io.pmod Package

Source file: pmod.pkg.vhdl

### PoC.io.pmod.KYPD

This module drives a 4-bit one-cold encoded column vector to read back a 4-bit rows vector. By scanning column-by-column it's possible to extract the current button state of the whole keypad. This wrapper converts the high-active signals from *PoC.io.KeypadScanner* to low-active signals for the pmod. An additional debounce circuit filters the button signals. The scan frequency and bounce time can be configured.

# **Entity Declaration:**

```
entity pmod_KYPD is
2
     generic (
       CLOCK_FREQ
                      : FREQ
                                    := 100 \text{ MHz};
       SCAN_FREQ
                                    := 1 \text{ kHz};
                     : FREQ
       BOUNCE_TIME : time
                                    := 10 ms
     );
6
     port (
       Clock : in std_logic;
Reset : in -----
       -- Matrix interface
10
       Keys : out T_PMOD_KYPD_KEYPAD;
11
       -- KeyPad interface
12
       Columns_n : out std_logic_vector(3 downto 0);
13
14
       Rows_n
                     : in std_logic_vector(3 downto 0)
15
     );
16
   end entity;
```

Source file: io/pmod/pmod\_KYPD.vhdl

### PoC.io.pmod.SSD

This module drives a dual-digit 7-segment display (Pmod\_SSD). The module expects two binary encoded 4-bit Digit<i>> signals and drives a 2x6 bit Pmod connector (7 anode bits, 1 cathode bit).

```
Segment Pos./ Index
       | 000
  AAA
          5 1
 F B
        - 1
        1 5
 F
   В
             1
          666
 GGG
        1
          4 2
 Ε
   С
        4
   С
        DDD DOT | 333 7
```

# **Entity Declaration:**

```
entity pmod_SSD is
1
     generic (
2
       CLOCK_FREQ
                      : FREQ
                                 := 100 \text{ MHz};
3
       REFRESH_RATE : FREQ
                                 := 1 kHz
4
5
     );
     port (
6
       Clock
                  : in std_logic;
7
       Digit0
                  : in std_logic_vector(3 downto 0);
9
10
       Digit1
                  : in std_logic_vector(3 downto 0);
11
       SSD
                  : out T_PMOD_SSD_PINS
12
```

(continues on next page)

```
);
end entity;
```

Source file: io/pmod/pmod\_SSD.vhdl

### PoC.io.pmod.USBUART

This module abstracts a FTDI FT232R USB-UART bridge by instantiating a *PoC.io.uart.fifo*. The FT232R supports up to 3 MBaud. A synchronous FIFO interface with a 32 words buffer is provided. Hardware flow control (RTS\_CTS) is enabled.

# **Entity Declaration:**

```
entity pmod_USBUART is
     generic (
2
                   : FREQ
: BAUD
       CLOCK_FREQ
                                := 100 \text{ MHz};
4
       BAUDRATE
                                := 115200 Bd
     );
5
6
     port (
       Clock
                : in std_logic;
                  : in std_logic;
       Reset
                 : in std_logic;
       TX_put
10
       TX_Data : in std_logic_vector(7 downto 0);
11
       TX_Full : out std_logic;
12
13
       RX_Valid : out std_logic;
14
       RX_Data : out std_logic_vector(7 downto 0);
15
       RX_got : in std_logic;
16
17
       UART_TX : out std_logic;
18
19
       UART_RX : in std_logic;
       UART_RTS : out std_logic;
20
       UART_CTS : in std_logic
21
22
     );
   end entity;
23
```

Source file: io/pmod/pmod\_USBUART.vhdl

# 7.10.9 PoC.io.ps2

These are PS/2 entities....

### 7.10.10 PoC.io.uart

These are UART (Universal Asynchronous Receiver Transmitter) entities....

# **Entities**

- PoC.io.uart.bclk
- PoC.io.uart.rx
- PoC.io.uart.tx
- PoC.io.uart.fifo

# PoC.io.uart Package

Source file: uart.pkg.vhdl

#### PoC.io.uart.bclk

**Todo:** No documentation available.

**old comments:** UART BAUD rate generator bclk\_r = bit clock is rising bclk\_x8\_r = bit clock times 8 is rising

### **Entity Declaration:**

```
entity uart_bclk is
    generic (
2
                             := 100 \text{ MHz};
       CLOCK_FREQ
                   : FREQ
3
      BAUDRATE : BAUD
                                := 115200 Bd
4
    );
    port (
               : in std_logic;
      clk
               : in std_logic;
      rst.
      bclk : out std_logic;
      bclk_x8 : out std_logic
10
    );
11
  end entity;
12
```

Source file: io/uart/uart\_bclk.vhdl

# PoC.io.uart.rx

UART Receiver: 1 Start + 8 Data + 1 Stop

### **Entity Declaration:**

```
entity uart_rx is
1
2
     generic (
       SYNC_DEPTH : natural := 2 -- use zero for already clock-synchronous rx
     );
     port (
       -- Global Control
6
       clk : in std_logic;
       rst : in std_logic;
       -- Bit Clock and RX Line
10
       bclk_x8 : in std_logic;
                                -- bit clock, eight strobes per bit length
11
12
              : in std_logic;
13
14
       -- Byte Stream Output
15
       do : out std_logic_vector(7 downto 0);
       stb : out std_logic
16
     );
17
   end entity;
18
```

Source file: io/uart/uart\_rx.vhdl

#### PoC.io.uart.tx

UART Transmitter: 1 Start + 8 Data + 1 Stop

### **Entity Declaration:**

```
entity uart_tx is
     port (
2
       -- Global Control
       clk : in std_logic;
4
       rst : in std_logic;
5
       -- Bit Clock and TX Line
       bclk : in std_logic; -- bit clock, one strobe each bit length
8
       tx : out std_logic;
9
10
       -- Byte Stream Input
11
       di : in std_logic_vector(7 downto 0);
12
       put : in std_logic;
13
14
       ful : out std_logic
15
     );
   end entity;
16
```

Source file: io/uart/uart tx.vhdl

#### PoC.io.uart.fifo

Small FIFO s are included in this module, if larger or asynchronous transmit / receive FIFOs are required, then they must be connected externally.

**old comments:** UART BAUD rate generator bclk = bit clock is rising bclk\_x8 = bit clock times 8 is rising

### **Entity Declaration:**

```
entity uart_fifo is
2
     generic (
       -- Communication Parameters
       CLOCK_FREQ : FREQ;
4
                               : BAUD;
       BAUDRATE
5
       ADD_INPUT_SYNCHRONIZERS : boolean
                                                                 := TRUE;
6
7
       -- Buffer Dimensioning
8
       TX_MIN_DEPTH : positive TX_ESTATE_BITS : natural
                                                                 := 16;
9
                                                                 := 0;
10
                                                                 := 16;
       RX_MIN_DEPTH
                                : positive
11
       RX_FSTATE_BITS
12
                                : natural
                                                                 := 0;
13
       -- Flow Control
14
       FLOWCONTROL
                               : T_IO_UART_FLOWCONTROL_KIND := UART_FLOWCONTROL_
15
    →NONE;
                              : std_logic_vector(7 downto 0) := x"11"; -- ^Q
       SWFC_XON_CHAR
16
       SWFC_XON_CHAR
SWFC_XON_TRIGGER
SWFC_XOFF_CHAR
                              : real
                                                                 := 0.0625;
17
       SWFC_XOFF_CHAR
                              : std_logic_vector(7 downto 0) := x"13"; -- ^S
18
       SWFC_XOFF_TRIGGER
                              : real
                                                                 := 0.75
19
     );
20
     port (
21
                     : in std_logic;
22
       Clock
       Reset
               : in std_logic;
23
```

(continues on next page)

```
24
       -- FIFO interface
25
       TX_put : in std_logic;
26
       TX_Data
                    : in std_logic_vector(7 downto 0);
27
       TX_Full : out std_logic;
28
       TX_EmptyState : out std_logic_vector(imax(0, TX_ESTATE_BITS-1) downto 0);
29
30
       RX_Valid
                    : out std_logic;
31
       RX_Data
                    : out std_logic_vector(7 downto 0);
32
       RX_got
                     : in std_logic;
33
       RX_FullState : out std_logic_vector(imax(0, RX_FSTATE_BITS-1) downto 0);
34
35
       RX_Overflow : out std_logic;
36
37
       -- External pins
               : out std_logic;
       UART_TX
38
       UART_RX
                     : in std_logic;
39
       UART_RTS
UART_CTS
                    : out std_logic;
40
                     : in std_logic
41
     );
42
   end entity;
43
```

Source file: io/uart/uart\_fifo.vhdl

# 7.10.11 PoC.io.vga

These are VGA entities....

### PoC.io.vga Package

Source file: vga.pkg.vhdl

### PoC.io.vga.phy

# **Entity Declaration:**

Source file: io/vga/vga\_phy.vhdl

## PoC.io.vga.phy\_ch7301c

The clock frequency must be the same as used for the timing module, e.g., 25 MHZ for VGA 640x480. A phase-shifted clock must be provided: - clk0 : 0 degrees - clk90 : 90 degrees

```
pixel_data(23 downto 16): red pixel_data(15 downto 8): green pixel_data(7 downto 0): blue
```

The reset\_b-pin must be driven by other logic (such as the reset button).

The IIC\_interface is not part of this modules, as an IIC-master controls several slaves. The following registers must be set, see tests/ml505/vga\_test\_ml505.vhdl for an example.

Register	Value	Description
0x49 PM	0xC0 0xD0	Enable DVI, RGB bypass off Enable DVI, RGB bypass
		on
0x33	0x08 if clk_freq <= 65 MHz else	
TPCP	0x06	
0x34 TPD	0x16 if clk_freq <= 65 MHz else	
	0x26	
0x36 TPF	0x60 if clk_freq <= 65 MHz else	
	0xA0	
0x1F IDF	0x80 0x90	when using SMT (VS0, HS0) when using CVT (VS1,
		HS0)
0x21 DC	0x09	Enable DAC if RGB bypass is on

# **Entity Declaration:**

Source file: io/vga/vga\_phy\_ch7301c.vhdl

### PoC.io.vga.timing

### **Configuration:**

MODE = 0: VGA mode with 640x480 pixels, 60 Hz, frequency(clk) ~ 25 MHz MODE = 1: HD 720p with 1280x720 pixels, 60 Hz, frequency(clk) = 74,5 MHz MODE = 2: HD 1080p with 1920x1080 pixels, 60 Hz, frequency(clk) = 138.5 MHz

MODE = 2 uses reduced blanking => only suitable for LCDs.

For MODE = 0, CVT can be configured: - CVT = false: Use Safe Mode Timing (SMT).

The legacy fall-back mode supported by CRTs as well as LCDs. HSync: low-active. VSync: low-active. frequency(clk) = 25.175 MHz. (25 MHz works => 31 kHz / 59 Hz)

• CVT = true: The "new" Coordinated Video Timing (since 2003). The CVT supports some new features, such as reduced blanking (for LCDs) or aspect ratio encoding. See the web for more details. Standard CRT-based timing (CVT-GTF) has been implemented for best compatibility: HSync: low-active. VSync: high-active. frequency(clk) = 23.75 MHz. (25 MHz works => 31 kHz / 62 Hz)

### Usage:

The frequency of clk must be equal to the pixel clock frequency of the selected video mode, see also above.

When using analog output, the VGA color signals must be blanked, during horizontal and vertical beam return. This could be achieved by combinatorial "anding" the color value with "beam\_on" (part of "phy\_ctrl") inside the PHY.

When using digital output (DVI), then "beam on" is equal to "DE" (Data Enable) of the DVI transmitter.

xvalid and yvalid show if xpos respectivly ypos are in a valid range. beam\_on is '1' iff both xvalid and yvalid = '1'.

xpos and ypos also show the pixel location during blanking. This might be useful in some applications. But be careful, that the ranges differ between SMT and CVT.

### **Entity Declaration:**

Source file: io/vga/vga\_timing.vhdl

# 7.10.12 PoC.io Package

This package holds all component declarations for this namespace.

Source file: io.pkg.vhdl

# 7.10.13 PoC.io.7SegmentMux\_BCD

This module is a 7 segment display controller that uses time multiplexing to control a common anode for each digit in the display. The shown characters are BCD encoded. A dot per digit is optional. A minus sign for negative numbers is supported.

## **Entity Declaration:**

```
entity io_7SegmentMux_BCD is
2
    generic (
       CLOCK_FREQ
                     : FREQ
                                     := 100 \text{ MHz};
                                    := 1 \text{ kHz};
4
       REFRESH_RATE : FREQ
5
      DIGITS : positive
                                   := 4
6
    );
    port (
7
                      : in std_logic;
8
      Clock
9
10
       BCDDigits : in T_BCD_VECTOR(DIGITS - 1 downto 0);
       BCDDots
                       : in std_logic_vector(DIGITS - 1 downto 0);
11
12
       SegmentControl : out std_logic_vector(7 downto 0);
13
       DigitControl : out std_logic_vector(DIGITS - 1 downto 0)
14
    );
15
  end entity;
16
```

Source file: io/io\_7SegmentMux\_BCD.vhdl

# 7.10.14 PoC.io.7SegmentMux HEX

This module is a 7 segment display controller that uses time multiplexing to control a common anode for each digit in the display. The shown characters are HEX encoded. A dot per digit is optional.

### **Entity Declaration:**

```
entity io 7SegmentMux HEX is
     generic (
2
       CLOCK_FREQ
                     : FREO
                                    := 100 \text{ MHz};
      REFRESH_RATE : FREQ
                                   := 1 \text{ kHz};
      DIGITS
                     : positive
                                  := 4
     );
     port (
      Clock
                       : in std_logic;
9
      HexDigits : in T_SLVV_4(DIGITS - 1 downto 0);
10
                      : in std_logic_vector(DIGITS - 1 downto 0);
       HexDots
11
12
       SegmentControl : out std_logic_vector(7 downto 0);
13
       DigitControl
                      : out std_logic_vector(DIGITS - 1 downto 0)
14
     );
15
   end entity;
```

Source file: io/io\_7SegmentMux\_HEX.vhdl

### 7.10.15 PoC.io.Debounce

This module debounces several input pins preventing input changes following a previous one within the configured BOUNCE\_TIME to pass. Internally, the forwarded state is locked for, at least, this BOUNCE\_TIME. As the backing timer is restarted on every input fluctuation, the next passing input update must have seen a stabilized input.

The parameter COMMON\_LOCK uses a single internal timer for all processed inputs. Thus, all inputs must stabilize before any one may pass changed. This option is usually fully acceptable for user inputs such as push buttons.

The parameter ADD\_INPUT\_SYNCHRONIZERS triggers the optional instantiation of a two-FF input synchronizer on each input bit.

### **Entity Declaration:**

```
entity io Debounce is
1
     generic (
2
       CLOCK_FREQ
                                : FREO;
       BOUNCE_TIME
                                : time;
       BITS
                                : positive := 1;
                                                      := x"00000000"; -- initial state
       INIT
                                : std_logic_vector
    ⊶of Output
       ADD_INPUT_SYNCHRONIZERS : boolean := true;
       COMMON_LOCK
                               : boolean := false
8
     );
9
     port (
10
       Clock
             : in std_logic;
11
             : in std_logic
                                            := '0';
       Reset
12
       Input : in std_logic_vector(BITS-1 downto 0);
13
       Output : out std_logic_vector(BITS-1 downto 0) := resize(descend(INIT), BITS)
     );
15
   end entity;
```

Source file: io/io Debounce.vhdl

# 7.10.16 PoC.io.FanControl

### **Entity Declaration:**

```
entity io_FanControl is
    generic (
      CLOCK_FREQ
                              : FREQ;
      ADD_INPUT_SYNCHRONIZERS : boolean
                                          := TRUE;
                                          := FALSE
      ENABLE_TACHO
                              : boolean
    port (
       -- Global Control
                              : in std_logic;
                              : in std_logic;
      Reset
10
11
       -- Fan Control derived from internal System Health Monitor
13
      Fan_PWM
                 : out std_logic;
14
       -- Decoding of Speed Sensor (Requires ENABLE_TACHO)
15
      Fan_Tacho : in std_logic := 'X';
16
      TachoFrequency : out std_logic_vector(15 downto 0)
17
    );
18
   end entity;
19
```

Source file: io/io\_FanControl.vhdl

# 7.10.17 PoC.io.FrequencyCounter

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity io_FrequencyCounter is
    generic (
2
      CLOCK FREO
                               : FREO
                                                      := 100 \text{ MHz};
      TIMEBASE
                                                      := 1 sec;
                               : time
      RESOLUTION
                                : positive
                                                       := 8
    );
    port (
                : in std_logic;
      Clock
      Reset
                : in std_logic;
                 : in std_logic;
10
      FreqIn
      FreqOut : out std_logic_vector(RESOLUTION - 1 downto 0)
```

(continues on next page)

```
);
end entity;
```

Source file: io/io\_FrequencyCounter.vhdl

### 7.10.18 PoC.io.GlitchFilter

This module filters glitches on a wire. The high and low spike suppression cycle counts can be configured.

# **Entity Declaration:**

```
entity io_GlitchFilter is
    generic (
2
                                      : natural
      HIGH_SPIKE_SUPPRESSION_CYCLES
                                                         := 5;
       LOW_SPIKE_SUPPRESSION_CYCLES
                                         : natural
4
    );
5
    port (
6
             : in std_logic;
       Clock
       Input
              : in std_logic;
       Output : out std_logic
10
    );
  end entity;
11
```

Source file: io/io\_GlitchFilter.vhdl

# 7.10.19 PoC.io.KeyPadScanner

This module drives a one-hot encoded column vector to read back a rows vector. By scanning column-by-column it's possible to extract the current button state of the whole keypad. The scanner uses high-active logic. The keypad size and scan frequency can be configured. The outputed signal matrix is not debounced.

# **Entity Declaration:**

```
entity io_KeyPadScanner is
     generic (
2
       CLOCK_FREQ
                                             := 100 \text{ MHz};
                                : FREO
       SCAN_FREQ
                                             := 1 \text{ kHz};
                                : FREQ
4
                               : positive
       ROWS
                                              := 4;
                                            := 4;
                                : positive
6
                                              := TRUE
       ADD_INPUT_SYNCHRONIZERS : boolean
     );
     port (
       Clock
                    : in std_logic;
       Reset : in std_logic;
11
       -- Matrix interface
12
       KeyPadMatrix : out T_SLM(COLUMNS - 1 downto 0, ROWS - 1 downto 0);
13
       -- KeyPad interface
14
       ColumnVector : out std_logic_vector(COLUMNS - 1 downto 0);
15
       RowVector
                    : in std_logic_vector(ROWS - 1 downto 0)
16
     );
17
   end entity;
18
```

Source file: io/io\_KeyPadScanner.vhdl

### 7.10.20 PoC.io.PulseWidthModulation

This module generates a pulse width modulated signal, that can be configured in frequency (PWM\_FREQ) and modulation granularity (PWM\_RESOLUTION).

# **Entity Declaration:**

```
entity io_PulseWidthModulation is
    generic (
2
      CLOCK_FREQ
                                : FREQ
                                                        := 100 \text{ MHz};
3
                                                        := 1 \text{ kHz};
      PWM_FREQ
                                : FREQ
      PWM_RESOLUTION
                                                        := 8
5
                                : positive
6
    );
    port (
      Clock : in std_logic;
                 : in std_logic;
Q
       Reset
      PWMIn
10
                 : in std_logic_vector(PWM_RESOLUTION - 1 downto 0);
11
      PWMOut
                 : out std_logic
12
    );
  end entity;
13
```

Source file: io/io\_PulseWidthModulation.vhdl

# 7.10.21 PoC.io.TimingCounter

This down-counter can be configured with a TIMING\_TABLE (a ROM), from which the initial counter value is loaded. The table index can be selected by Slot. Timeout is a registered output. Up to 16 values fit into one ROM consisting of log2ceilnz(imax(TIMING\_TABLE)) + 16-input LUTs.

### **Entity Declaration:**

```
entity io_TimingCounter is
1
     generic (
2
       TIMING_TABLE : T_NATVEC
                                                                                -- timing
3
   \hookrightarrowtable
     );
     port (
5
                : in std_logic;
: in std_logic;
       Clock
                                                                                -- clock
6
       Enable
                                                                                -- enable_
   ⇔counter
               : in std_logic;
                                                                                -- load_
       Load
8
   → Timing Value from TIMING_TABLE selected by slot
       Slot : in natural range 0 to (TIMING_TABLE'length - 1); --
Timeout : out std logic --
                                                                                -- timing_
       Timeout
                     : out std_logic
10
   →reached
    );
11
   end entity;
```

Source file: io/io\_TimingCounter.vhdl

# 7.11 PoC.mem

The namespace PoC. mem offers different on-chip and off-chip memory and memory-controller implementations.

### **Sub-Namespaces**

- PoC.mem.ddr2 DDR2 memory controllers
- PoC.mem.ddr3 DDR3 memory controllers
- PoC.mem.lut Lookup-Table (LUT) implementations
- PoC.mem.ocram On-Chip RAM abstraction layer
- PoC.mem.ocrom On-Chip ROM abstraction layer
- PoC.mem.sdram SDRAM controllers

### **Package**

PoC.mem

# 7.11.1 PoC.mem Package

This package holds all component declarations, types and functions of the PoC.mem namespace.

It provides the following enumerations:

- T\_MEM\_FILEFORMAT specifies whether a file is in Intel Hex, Lattice Mem, or Xilinx Mem format.
- T\_MEM\_CONTENT specifies whether data in text file is in binary, decimal or hexadecimal format.

It provides the following functions:

- mem\_FileExtension returns the file extension of a given filename.
- mem\_ReadMemoryFile reads initial memory content from a given file.

Source file: mem.pkg.vhdl

### 7.11.2 PoC.mem.ddr2

The namespace PoC.mem.ddr2 is designated for own implementations of DDR2 memory controllers as well as for adapters for vendor-specific implementations. At the top-level, all controllers and adapters provide the same simple memory interface to the user application.

#### **Entities**

• PoC.mem.ddr2.mem2mig\_adapter\_Spartan6 - Adapter for the Xilinx MIG core for Spartan-6 FPGAs

# PoC.mem.ddr2.mem2mig\_adapter\_Spartan6

Adapter between the *PoC.Mem* interface and the User Interface of the Xilinx MIG IP core for the Spartan-6 FPGA Memory Controller Block (MCB). The MCB can be configured to have multiple ports. One instance of this adapter is required for every port. The control signals for one port of the MIG IP core are prefixed by "cX\_pY", meaning port Y on controller X.

Simplifies the User Interface ("user") of the Xilinx MIG IP core (UG388). The PoC.Mem interface provides single-cycle fully pipelined read/write access to the memory. All accesses are word-aligned. Always all bytes of a word are written to the memory. More details can be found *here*.

Generic parameters:

- D BITS: Data bus width of the PoC.Mem and MIG / MCBinterface. Also size of one word in bits.
- MEM\_A\_BITS: Address bus width of the PoC.Mem interface.
- APP\_A\_BTIS: Address bus width of the MIG / MCB interface.

Containts only combinational logic.

### **Entity Declaration:**

```
entity ddr2_mem2mig_adapter_Spartan6 is
2
      generic (
                   : positive;
        D_BITS
        MEM_A_BITS : positive;
        APP_A_BITS : positive
7
     );
8
     port (
9
        -- PoC.Mem interface
10
        mem_req : in std_logic;
11
12
        mem_write : in std_logic;
        mem_addr : in unsigned(MEM_A_BITS-1 downto 0);
13
        mem_wdata : in std_logic_vector(D_BITS-1 downto 0);
14
        mem_wmask : in std_logic_vector(D_BITS/8-1 downto 0) := (others => '0');
15
        mem_rdy : out std_logic;
16
        mem_rstb : out std_logic;
17
        mem_rdata : out std_logic_vector(D_BITS-1 downto 0);
18
19
        -- Xilinx MIG IP Core interface
20
        mig_calib_done : in std_logic;
21
       mig_cmd_full : in std_logic;
mig_wr_full : in std_logic;
mig_rd_empty : in std_logic;
mig_rd_data : in std_logic_vector((D_BITS)-1 downto 0);
mig_cmd_instr : out std_logic_vector(2 downto 0);
22
23
24
25
26
       mig_cmd_en
                           : out std_logic;
27
                           : out std_logic_vector(5 downto 0);
        mig_cmd_bl
28
        mig_cmd_byte_addr : out std_logic_vector(APP_A_BITS-1 downto 0);
29
        mig_wr_data : out std_logic_vector((D_BITS)-1 downto 0);
30
       mig_wr_mask
                           : out std_logic_vector((D_BITS)/8-1 downto 0);
31
       mig_wr_en
                           : out std_logic;
32
33
        mig_rd_en
                            : out std_logic
34
35
   end entity ddr2_mem2mig_adapter_Spartan6;
```

Source file: mem/ddr2/ddr2\_mem2mig\_adapter\_Spartan6.vhdl

### 7.11.3 PoC.mem.ddr3

The namespace PoC.mem.ddr3 is designated for own implementations of DDR3 memory controllers as well as for adapters for vendor-specific implementations. At the top-level, all controllers and adapters provide the same simple memory interface to the user application.

### **Entities**

• PoC.mem.ddr3.mem2mig\_adapter\_Series7 - Adapter for the Xilinx MIG core for 7-Series FPGAs

# PoC.mem.ddr3.mem2mig\_adapter\_Series7

Adapter between the *PoC.Mem* interface and the application interface ("app") of the Xilinx MIG IP core for 7-Series FPGAs.

Simplifies the application interface ("app") of the Xilinx MIG IP core. The PoC.Mem interface provides single-cycle fully pipelined read/write access to the memory. All accesses are word-aligned. Always all bytes of a word are written to the memory. More details can be found *here*.

Generic parameters:

- D\_BITS: Data bus width of the PoC.Mem and "app" interface. Also size of one word in bits.
- DQ\_BITS: Size of data bus between memory controller and external memory (DIMM, SoDIMM).
- MEM\_A\_BITS: Address bus width of the PoC.Mem interface.
- APP\_A\_BTIS: Address bus width of the "app" interface.

Containts only combinational logic.

### **Entity Declaration:**

```
entity ddr3_mem2mig_adapter_Series7 is
2
     generic (
       D BITS
                  : positive;
       DQ_BITS
                  : positive;
       MEM_A_BITS : positive;
       APP_A_BITS : positive
7
     );
8
     port (
10
       -- PoC.Mem interface
11
       mem_req : in std_logic;
12
       mem_write : in std_logic;
13
       mem_addr : in unsigned(MEM_A_BITS-1 downto 0);
14
       mem_wdata : in std_logic_vector(D_BITS-1 downto 0);
15
16
       mem_wmask : in std_logic_vector(D_BITS/8-1 downto 0) := (others => '0');
       mem_rdy : out std_logic;
17
       mem_rstb : out std_logic;
18
       mem_rdata : out std_logic_vector(D_BITS-1 downto 0);
19
20
        -- Xilinx MIG IP Core interface
21
       init_calib_complete : in std_logic;
22
       app_rd_data : in std_logic_vector((D_BITS)-1 downto 0);
app_rd_data_end : in std_logic;
23
24
       app_rd_data_valid : in std_logic;
25
                            : in std_logic;
26
       app_rdy
                           : in std_logic;
27
       app_wdf_rdy
       app_addr
                           : out std_logic_vector(APP_A_BITS-1 downto 0);
28
                           : out std_logic_vector(2 downto 0);
       app_cmd
29
                           : out std_logic;
       app en
30
       app_wdf_data
                           : out std_logic_vector((D_BITS)-1 downto 0);
31
       app_wdf_end
                           : out std_logic;
32
       app_wdf_mask
                          : out std_logic_vector((D_BITS)/8-1 downto 0);
33
       app_wdf_wren
                           : out std_logic
34
     );
35
36
   end entity ddr3_mem2mig_adapter_Series7;
37
```

Source file: mem/ddr3/ddr3\_mem2mig\_adapter\_Series7.vhdl

### 7.11.4 PoC.mem.lut

The namespace PoC.mem.lut offers different lookup-tables (LUTs).

### **Entities**

• *PoC.mem.lut.Sine* - a Sine implementation with 1,2 or 4 quadrants.

#### PoC.mem.lut.Sine

Todo: No documentation available.

### **Entity Declaration:**

Source file: mem/lut/lut\_Sine.vhdl

### 7.11.5 PoC.mem.ocram

The namespace PoC.mem.ocram offers different on-chip RAM abstractions.

#### Package

The package PoC.mem.ocram holds all component declarations for this namespace.

```
library PoC;
use PoC.ocram.all;
```

#### **Entities**

- PoC.mem.ocram.sp An on-chip RAM with a single port interface.
- PoC.mem.ocram.sdp An on-chip RAM with a simple dual-port interface.
- PoC.mem.ocram.sdp\_wf An on-chip RAM with a simple dual-port interface and write-first behavior.
- PoC.mem.ocram.tdp An on-chip RAM with a true dual-port interface.
- PoC.mem.ocram.tdp\_wf An on-chip RAM with a true dual-port interface and write-first behavior.

### **Simulation Helper**

• PoC.mem.ocram.tdp\_sim - Simulation model of on-chip RAM with a true dual port interface.

### **Deprecated Entities**

• PoC.mem.ocram.esdp - An on-chip RAM with an extended simple dual port interface.

### PoC.mem.ocram Package

Source file: ocram.pkg.vhdl

### PoC.mem.ocram.sp

Inferring / instantiating single port memory, with:

- single clock, clock enable,
- 1 read/write port.

Command Truth Table:

се	we	Command
0	X	No operation
1	0	Read from memory
1	1	Write to memory

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

When writing data, the read output will output the new data (in the following clock cycle) which is aka. "write-first behavior". This behavior also applies to Altera M20K memory blocks as described in the Altera: "Stratix 5 Device Handbook" (S5-5V1). The documentation in the Altera: "Embedded Memory User Guide" (UG-01068) is wrong.

# **Entity Declaration:**

```
entity ocram_sp is
     generic (
2
                                                              -- number of address bits
       A_BITS : positive;
       D_BITS : positive;
                                                              -- number of data bits
       FILENAME : string := ""
                                                              -- file-name for RAM
   →initialization
    );
     port (
7
       clk : in std_logic;
                                                              -- clock
8
       ce : in std_logic;
                                                              -- clock enable
9
       we : in std_logic;
                                                              -- write enable
10
          : in unsigned(A_BITS-1 downto 0);
                                                              -- address
11
          : in std_logic_vector(D_BITS-1 downto 0);
: out std_logic_vector(D_BITS-1 downto 0)
                                                              -- write data
12
                                                              -- read output
13
14
     );
   end entity;
```

Source file: mem/ocram/ocram\_sp.vhdl

## PoC.mem.ocram.sdp

Inferring / instantiating simple dual-port memory, with:

- dual clock, clock enable,
- 1 read port plus 1 write port.

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

**Mixed-Port Read-During-Write** When reading at the write address, the read value will be unknown which is aka. "don't care behavior". This applies to all reads (at the same address) which are issued during the write-cycle time, which starts at the rising-edge of the write clock and (in the worst case) extends until the next rising-edge of the write clock.

For simulation, always our dedicated simulation model PoC.mem.ocram.tdp\_sim is used.

### **Entity Declaration:**

```
entity ocram_sdp is
1
2
    generic (
      A_BITS : positive;
D_BITS : positive;
                                                            -- number of address bits
                 : positive;
                                                            -- number of data bits
      FILENAME : string
                             := ""
                                                           -- file-name for RAM_
   →initialization
    );
    port (
      rclk : in std_logic;
                                                            -- read clock
8
      rce : in std_logic;
                                                            -- read clock-enable
```

(continues on next page)

```
wclk : in std_logic;
                                                        -- write clock
10
                                                        -- write clock-enable
       wce : in std_logic;
11
       we : in std_logic;
                                                        -- write enable
           : in unsigned(A_BITS-1 downto 0);
                                                        -- read address
13
           : in unsigned(A_BITS-1 downto 0);
                                                        -- write address
           : in std_logic_vector(D_BITS-1 downto 0); -- data in
15
       d
           : out std_logic_vector(D_BITS-1 downto 0) -- data out
16
       q
    );
17
   end entity;
18
```

Source file: mem/ocram/ocram\_sdp.vhdl

# PoC.mem.ocram.sdp\_wf

Inferring / instantiating simple dual-port memory, with:

- single clock, clock enable,
- 1 read port plus 1 write port.

Command truth table:

се	we	Command
0	X	No operation
1	0	Read only from memory
1	1	Read from and Write to memory

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

**Mixed-Port Read-During-Write** When reading at the write address, the read value will be the new data, aka. "write-first behavior". Of course, the read is still synchronous, i.e, the latency is still one clock cyle.

# **Entity Declaration:**

```
entity ocram_sdp_wf is
2
    generic (
      A_BITS
                                                        -- number of address bits
                : positive;
      D_BITS : positive;
                                                        -- number of data bits
4
      FILENAME : string := ""
                                                        -- file-name for RAM.
   \hookrightarrow initialization
    );
6
    port (
7
      clk : in std_logic;
                                                        -- clock
      ce : in std_logic;
                                                        -- clock-enable
       we : in std_logic;
                                                        -- write enable
      ra : in unsigned(A_BITS-1 downto 0);
                                                        -- read address
11
       wa : in unsigned(A_BITS-1 downto 0);
                                                        -- write address
12
       d : in std_logic_vector(D_BITS-1 downto 0); -- data in
13
         : out std_logic_vector(D_BITS-1 downto 0)
                                                        -- data out
14
       q
    );
15
   end entity;
```

Source file: mem/ocram/ocram\_sdp\_wf.vhdl

### PoC.mem.ocram.tdp

Inferring / instantiating true dual-port memory, with:

- dual clock, clock enable,
- 2 read/write ports.

Command truth table for port 1, same applies to port 2:

ce1	we1	Command
0	X	No operation
1	0	Read from memory
1	1	Write to memory

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

Same-Port Read-During-Write When writing data through port 1, the read output of the same port (q1) will output the new data (d1, in the following clock cycle) which is aka. "write-first behavior".

Same applies to port 2.

**Mixed-Port Read-During-Write** When reading at the write address, the read value will be unknown which is aka. "don't care behavior". This applies to all reads (at the same address) which are issued during the write-cycle time, which starts at the rising-edge of the write clock and (in the worst case) extends until the next rising-edge of that write clock.

For simulation, always our dedicated simulation model *PoC.mem.ocram.tdp sim* is used.

### **Entity Declaration:**

```
entity ocram_tdp is
     generic (
2
       A_BITS : positive;
                                                          -- number of address bits
       D_BITS : positive;
                                                          -- number of data bits
                            := ""
       FILENAME : string
                                                          -- file-name for RAM
   →initialization
    );
     port (
       clk1 : in std_logic;
                                                          -- clock for 1st port
       clk2 : in std_logic;
                                                          -- clock for 2nd port
       ce1 : in std_logic;
                                                          -- clock-enable for 1st port
10
       ce2 : in std_logic;
                                                          -- clock-enable for 2nd port
11
       we1 : in std_logic;
                                                          -- write-enable for 1st port
12
13
       we2 : in std_logic;
                                                          -- write-enable for 2nd port
            : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 1st port
14
            : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 2nd port
15
                                                          -- write-data for 1st port
       d1
            : in std_logic_vector(D_BITS-1 downto 0);
16
                                                         -- write-data for 2nd port
            : in std_logic_vector(D_BITS-1 downto 0);
17
       d2
            : out std_logic_vector(D_BITS-1 downto 0); -- read-data from 1st port
       q1
18
           : out std_logic_vector(D_BITS-1 downto 0)
                                                         -- read-data from 2nd port
19
       q2
     );
20
   end entity;
21
```

Source file: mem/ocram/ocram\_tdp.vhdl

# PoC.mem.ocram.tdp\_wf

Inferring / instantiating true dual-port memory, with:

• single clock, clock enable,

• 2 read/write ports.

Command truth table:

се	we1	we2	Command
0	X	X	No operation
1	0	0	Read only from memory
1	0	1	Read from memory on port 1, write to memory on port 2
1	1	0	Write to memory on port 1, read from memory on port 2
1	1	1	Write to memory on both ports

Both reads and writes are synchronous to the clock.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

**Same-Port Read-During-Write** When writing data through port 1, the read output of the same port (q1) will output the new data (d1, in the following clock cycle) which is aka. "write-first behavior".

Same applies to port 2.

**Mixed-Port Read-During-Write** When reading at the write address, the read value will be the new data, aka. "write-first behavior". Of course, the read is still synchronous, i.e, the latency is still one clock cyle.

If a write is issued on both ports to the same address, then the output of this unit and the content of the addressed memory cell are undefined.

For simulation, always our dedicated simulation model *PoC.mem.ocram.tdp sim* is used.

### **Entity Declaration:**

```
entity ocram_tdp_wf is
     generic (
2
                                                         -- number of address bits
       A BITS
                : positive;
       D_BITS : positive;
                                                         -- number of data bits
4
                            := ""
       FILENAME : string
                                                         -- file-name for RAM_
   →initialization
    );
6
     port (
       clk : in std_logic;
                                                         -- clock
       ce : in std_logic;
                                                         -- clock-enable
       we1 : in std_logic;
                                                         -- write-enable for 1st port
10
       we2 : in std_logic;
                                                         -- write-enable for 2nd port
11
       a1
          : in unsigned(A_BITS-1 downto 0);
                                                         -- address for 1st port
12
       a2
           : in unsigned(A_BITS-1 downto 0);
                                                         -- address for 2nd port
13
           : in std_logic_vector(D_BITS-1 downto 0);
       d1
                                                         -- write-data for 1st port
14
           : in std_logic_vector(D_BITS-1 downto 0);
15
                                                         -- write-data for 2nd port
           : out std_logic_vector(D_BITS-1 downto 0);
                                                         -- read-data from 1st port
16
       q1
           : out std_logic_vector(D_BITS-1 downto 0)
                                                         -- read-data from 2nd port
17
       q2
     );
18
   end entity;
```

Source file: mem/ocram/ocram\_tdp\_wf.vhdl

### PoC.mem.ocram.tdp\_sim

Simulation model for true dual-port memory, with:

- dual clock, clock enable,
- 2 read/write ports.

The interface matches that of the IP core PoC.mem.ocram.tdp. But the implementation there is restricted to the description supported by various synthesis compilers. The implementation here also simulates the correct Mixed-Port Read-During-Write Behavior and handles X propagation.

### **Entity Declaration:**

```
entity ocram_tdp_sim is
     generic (
2
       A_BITS
                 : positive;
                                                          -- number of address bits
                 : positive;
       D_BITS
                                                          -- number of data bits
4
       FILENAME : string
                                                          -- file-name for RAM
5
   →initialization
6
     );
     port (
7
       clk1 : in std_logic;
                                                          -- clock for 1st port
8
       clk2 : in std_logic;
                                                          -- clock for 2nd port
9
       ce1 : in std_logic;
                                                          -- clock-enable for 1st port
10
       ce2 : in std_logic;
                                                          -- clock-enable for 2nd port
11
       we1 : in std_logic;
                                                          -- write-enable for 1st port
12
       we2 : in std_logic;
                                                          -- write-enable for 2nd port
13
           : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 1st port
14
       a1
          : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 2nd port
15
       d1
          : in std_logic_vector(D_BITS-1 downto 0); -- write-data for 1st port
16
       d2 : in std_logic_vector(D_BITS-1 downto 0); -- write-data for 2nd port
17
       q1 : out std_logic_vector(D_BITS-1 downto 0); -- read-data from 1st port
18
            : out std_logic_vector(D_BITS-1 downto 0)
       q2
                                                         -- read-data from 2nd port
19
20
     );
   end entity;
21
```

Source file: mem/ocram/ocram\_tdp\_sim.vhdl

### PoC.mem.ocram.esdp

Inferring / instantiating enhanced simple dual-port memory, with:

- dual clock, clock enable,
- 1 read/write port (1st port) plus 1 read port (2nd port).

Deprecated since version 1.1: Please use *PoC.mem.ocram.tdp* for new designs. This component has been provided because older FPGA compilers where not able to infer true dual-port memory from an RTL description.

Command truth table for port 1:

ce1	we1	Command
0	X	No operation
1	0	Read from memory
1	1	Write to memory

Command truth table for port 2:

ce2	Command
0	No operation
1	Read from memory

Both reading and writing are synchronous to the rising-edge of the clock. Thus, when reading, the memory data will be outputted after the clock edge, i.e, in the following clock cycle.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

**Same-Port Read-During-Write** When writing data through port 1, the read output of the same port (q1) will output the new data (d1, in the following clock cycle) which is aka. "write-first behavior".

Mixed-Port Read-During-Write When reading at the write address, the read value will be unknown which is aka. "don't care behavior". This applies to all reads (at the same address) which are issued during the write-cycle time, which starts at the rising-edge of the write clock (clk1) and (in the worst case) extends until the next rising-edge of the write clock.

For simulation, always our dedicated simulation model *PoC.mem.ocram.tdp\_sim* is used.

### **Entity Declaration:**

```
entity ocram_esdp is
2
     generic (
       A_BITS
               : positive;
                                                           -- number of address bits
       D_BITS : positive;
                                                          -- number of data bits
       FILENAME : string := ""
                                                          -- file-name for RAM
5
   \hookrightarrow initialization
6
     );
     port (
7
       clk1 : in std_logic;
                                                           -- clock for 1st port
8
       clk2 : in std_logic;
                                                          -- clock for 2nd port
9
10
       ce1 : in std_logic;
                                                          -- clock-enable for 1st port
       ce2 : in std_logic;
                                                          -- clock-enable for 2nd port
11
       we1 : in std_logic;
                                                          -- write-enable for 1st port
12
       a1
           : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 1st port
13
          : in unsigned(A_BITS-1 downto 0);
                                                          -- address for 2nd port
14
       d1 : in std_logic_vector(D_BITS-1 downto 0);    -- write-data for 1st port
15
       q1 : out std_logic_vector(D_BITS-1 downto 0); -- read-data from 1st port
16
       q2
          : out std_logic_vector(D_BITS-1 downto 0)
                                                          -- read-data from 2nd port
17
     );
18
   end entity;
```

Source file: mem/ocram/ocram\_esdp.vhdl

### 7.11.6 PoC.mem.ocrom

The namespace PoC.mem.ocrom offers different on-chip ROM abstractions.

### **Package**

The package PoC.mem.ocrom holds all component declarations for this namespace.

```
library PoC;
use    PoC.ocrom.all;
```

### **Entities**

- ocrom\_sp is a on-chip RAM with a single port interface.
- ocrom\_dp is a on-chip RAM with a dual port interface.

### PoC.mem.ocrom Package

Source file: ocrom.pkg.vhdl

### PoC.mem.ocrom.sp

Inferring / instantiating single-port read-only memory

- single clock, clock enable
- 1 read port

### **Entity Declaration:**

```
entity ocrom_sp is
2
    generic (
      A_BITS
                : positive;
      D_BITS
                : positive;
      FILENAME : string
                            := ""
    );
6
    port (
7
      clk : in std_logic;
      ce : in std_logic;
      a : in unsigned(A_BITS-1 downto 0);
10
         : out std_logic_vector(D_BITS-1 downto 0)
11
      q
    );
12
  end entity;
```

Source file: mem/ocrom/ocrom\_sp.vhdl

### PoC.mem.ocrom.dp

Inferring / instantiating dual-port read-only memory, with:

- dual clock, clock enable,
- 2 read ports.

The generalized behavior across Altera and Xilinx FPGAs since Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:

WARNING: The simulated behavior on RT-level is not correct.

TODO: add timing diagram TODO: implement correct behavior for RT-level simulation

### **Entity Declaration:**

```
entity ocrom_dp is
2
     generic (
       A_BITS
                 : positive;
       D_BITS : positive;
4
       FILENAME : string := ""
5
     );
6
     port (
7
       clk1 : in std logic;
       clk2 : in std_logic;
       ce1 : in std_logic;
10
       ce2 : in std_logic;
11
       a1 : in unsigned(A_BITS-1 downto 0);
12
       a2 : in unsigned(A_BITS-1 downto 0);
13
          : out std_logic_vector(D_BITS-1 downto 0);
14
       q1
           : out std_logic_vector(D_BITS-1 downto 0)
       q2
15
    );
16
   end entity;
```

Source file: mem/ocrom/ocrom\_dp.vhdl

### 7.11.7 PoC.mem.sdram

The namespace PoC.mem.sdram offers components for the access of external SDRAMs. A common finite state-machine is used to address the memory via banks, rows and columns. Different physical layers are provide for the single-data-rate (SDR) or double-data-rate (DDR, DDR2, ...) data bus. One has to instantiate the specific module required by the FPGA board.

#### SDRAM Controller for the Altera DE0 Board

The module *sdram\_ctrl\_de0* combines the finite state machine *sdram\_ctrl\_fsm* and the DE0 specific physical layer *sdram\_ctrl\_phy\_de0*. It has been tested with the IS42S16400F SDR memory at a frequency of 133 MHz. A usage example is given in PoC-Examples.

### SDRAM Controller for the Xilinx Spartan-3E Starter Kit (S3ESK)

The module *sdram\_ctrl\_s3esk* combines the finite state machine *sdram\_ctrl\_fsm* and the S3ESK specific physical layer *sdram\_ctrl\_phy\_s3esk*. It has been tested with the MT46V32M16-6T DDR memory at a frequency of 100 MHz (DDR-200). A usage example is given in PoC-Examples.

**Note:** See also *PoC.xil.mig* for board specific memory controller implementations created by Xilinx's Memory Interface Generator (MIG).

### PoC.mem.sdram.ctrl\_fsm

This file contains the FSM as well as parts of the datapath. The board specific physical layer is defined in another file

#### Configuration

SDRAM TYPE activates some special cases:

- 0 for SDR-SDRAM
- 1 for DDR-SDRAM
- 2 for DDR2-SDRAM (no special support yet like ODT)

2\*\*A\_BITS specifies the number of memory cells in the SDRAM. This is the size of th memory in bits divided by the native data-path width of the SDRAM (also in bits).

D\_BITS is the native data-path width of the SDRAM. The width might be doubled by the physical interface for DDR interfaces.

Furthermore, the memory array is divided into 2\*\*R\_BITS rows, 2\*\*C\_BITS columns and 2\*\*B\_BITS banks.

**Note:** For example, the MT46V32M16 has  $512 \text{ Mbit} = 8 \text{M} \times 4 \text{ banks} \times 16 \text{ bit} = 32 \text{M} \text{ cells} \times 16 \text{ bit}$ , with 8K rows and 1K columns. Thus, the configuration is:

- $A_BITS = log_2(32 M) = 25$
- D BITS = 16
- data-path width of phy on user side: 32-bit because of DDR
- R\_BITS =  $\log_2(8 \text{ K}) = 13$

```
• C_BITS = log_2(1 K) = 10
```

```
• B_BITS = log_2(4) = 2
```

Set CAS latency (CL, MR\_CL) and burst length (BL, MR\_BL) according to your needs.

If you have a DDR-SDRAM then set INIT\_DLL = true, otherwise false.

The definition and values of generics T\_\* can be calculated from the datasheets of the specific SDRAM (e.g. MT46V). Just divide the minimum/maximum times by clock period. Auto refreshs are applied periodically, the datasheet either specifies the average refresh interval (T\_REFI) or the total refresh cycle time (T\_REF). In the latter case, divide the total time by the row count to get the average refresh interval. Substract about 50 clock cycles to account for pending read/writes.

INIT\_WAIT specifies the time period to wait after the SDRAM is powered up. It is typically 100-200 us long, see datasheet. The waiting time is specified in number of average refresh periods (specified by T\_REFI): INIT\_WAIT = ceil(wait\_time / clock\_period / T\_REFI) e.g. INIT\_WAIT = ceil(200 us / 10 ns / 700) = 29

# Operation

After user\_cmd\_valid is asserted high, the command (user\_write) and address (user\_addr) must be hold until user got cmd is asserted.

The FSM automatically waits for user\_wdata\_valid on writes. The data should be available soon. Otherwise the auto refresh might fail. The FSM only waits for the first word to write. All successive words of a burst must be valid in the following cycles. (A burst can't be stalled.) ATTENTION: During writes, user\_cmd\_got is asserted only if user\_wdata\_valid is set.

The write data must directly connected to the physical layer.

### **Entity Declaration:**

```
entity sdram ctrl fsm is
1
     generic (
2
       SDRAM_TYPE : natural;
                                            -- SDRAM type
       A_BITS
                   : positive;
                                            -- log2ceil (memory cell count)
       D BITS
                   : positive;
                                            -- native data width
                                            -- log2ceil(rows)
       R_BITS
                   : positive;
       C_BITS
                                            -- log2ceil(columns)
8
                   : positive;
       B_BITS
                   : positive;
                                            -- log2ceil(banks)
9
10
       CL : positive; -- CAS Latency in clock cycles
11
       BL : positive; -- Burst Length
12
13
       T_MRD
                                            -- in clock cycles
14
                 : integer;
       T_RAS
                 : integer;
                                            -- in clock cycles
15
                 : integer;
                                            -- in clock cycles
       T RCD
16
       T_RFC
                 : integer;
                                            -- (or T_RC) in clock cycles
17
                 : integer;
                                            -- in clock cycles
       T RP
18
                 : integer;
                                            -- in clock cycles
       T_WR
19
                : integer;
                                            -- in clock cycles
       T WTR
20
       T_REFI : integer;
                                            -- in clock cycles
21
       INIT_WAIT : integer);
                                            -- in T_REFI periods
22
     port (
23
       clk : in std_logic;
24
       rst : in std_logic;
25
26
       user_cmd_valid
                       : in std_logic;
27
       user_wdata_valid : in std_logic;
```

(continues on next page)

```
user_write
                     : in std_logic;
29
      30
31
       user_got_wdata : out std_logic;
32
33
       sd_cke_nxt : out std_logic;
34
       sd_cs_nxt : out std_logic;
35
       sd_ras_nxt : out std_logic;
36
       sd_cas_nxt : out std_logic;
37
       sd_we_nxt : out std_logic;
38
       sd_a_nxt
                 : out std_logic_vector(imax(R_BITS,C_BITS+1)-1 downto 0);
39
      sd_ba_nxt : out std_logic_vector(B_BITS-1 downto 0);
40
               : out std_logic;
: out std_logic);
41
       rden_nxt
42
       wren_nxt
43
44
   end sdram_ctrl_fsm;
45
```

Source file: mem/sdram\_ctrl\_fsm.vhdl

# PoC.mem.sdram.ctrl\_de0

Complete controller for ISSI SDR-SDRAM for Altera DE0 Board.

SDRAM Device: IS42S16400F

### Configuration

Parameter	Description	
CLK_PERIOD	Clock period in nano seconds. All SDRAM timings are calculated for the device stated above.	
CL	CAS latency, choose according to clock frequency.	
BL	Burst length. Choose BL=1 for single cycle memory transactions as required for the PoC.Mem	
	interface.	

Tested with: CLK\_PERIOD = 7.5 (133 MHz), CL=2, BL=1.

# Operation

Command, address and write data is sampled with clk. Read data is also aligned with clk.

For description on clkout see *sdram\_ctrl\_phy\_de0*.

Synchronous resets are used.

# **Entity Declaration:**

```
entity sdram_ctrl_de0 is

generic (
    CLK_PERIOD : real;
    CL : positive;
    BL : positive);

port (
    clk : in std_logic;
```

(continues on next page)

```
clkout
                  : in
                          std_logic;
10
                          std_logic;
11
       rst
                  : in
12
       user_cmd_valid : in std_logic;
13
       user_wdata_valid : in std_logic;
14
       user_write : in std_logic;
15
       user_addr
                       : in std_logic_vector(21 downto 0);
16
       user wdata
                       : in std_logic_vector(15 downto 0);
17
       user_got_cmd
                       : out std_logic;
18
       user_got_wdata : out std_logic;
19
       user_rdata
                        : out std_logic_vector(15 downto 0);
20
       user_rstb
                        : out std_logic;
21
22
23
       sd_ck
                  : out std_logic;
24
       sd_cke
                  : out
                          std_logic;
25
       sd_cs
                  : out
                          std_logic;
26
       sd_ras
                  : out
                          std_logic;
                          std_logic;
27
       sd_cas
                  : out
                  : out
                          std_logic;
       sd_we
28
                 : out std_logic_vector(1 downto 0);
       sd ba
29
                  : out std_logic_vector(11 downto 0);
       sd a
30
       sd_dq
                 : inout std_logic_vector(15 downto 0));
31
32
   end sdram_ctrl_de0;
```

Source file: mem/sdram\_ctrl\_de0.vhdl

# PoC.mem.sdram.ctrl\_phy\_de0

Physical layer used by module *sdram\_ctrl\_de0*.

Instantiates input and output buffer components and adjusts the timing for the Altera DE0 board.

### **Clock and Reset Signals**

Port	Description
clk	Base clock for command and write data path.
rst	Reset for clk.

Command signals and write data are sampled with clk. Read data is also aligned with clk.

Write and read enable (wren\_nxt, rden\_nxt) must be hold for:

- 1 clock cycle if BL = 1,
- 2 clock cycles if BL = 2, or
- 4 clock cycles if BL = 4, or
- 8 clock cycles if BL = 8.

They must be first asserted with the read and write command. Proper delay is included in this unit.

The first word to write must be asserted with the write command. Proper delay is included in this unit.

Synchronous resets are used. Reset must be hold for at least two cycles.

### **Entity Declaration:**

```
entity sdram_ctrl_phy_de0 is
     generic (
2
       CL : positive);
                                            -- CAS latency
     port (
       clk
               : in std_logic;
       clkout : in std_logic;
       rst : in std_logic;
8
       sd_cke_nxt : in std_logic;
       sd_cs_nxt : in std_logic;
10
       sd_ras_nxt : in std_logic;
11
       sd_cas_nxt : in std_logic;
12
       sd_we_nxt : in std_logic;
sd_ba_nxt : in std_logic_vector(1 downto 0);
13
14
15
       sd_a_nxt : in std_logic_vector(11 downto 0);
16
       wren_nxt : in std_logic;
17
       wdata_nxt : in std_logic_vector(15 downto 0);
18
19
       rden_nxt : in std_logic;
20
       rdata : out std_logic_vector(15 downto 0);
21
       rstb
               : out std_logic;
22
23
       sd_ck : out std_logic;
24
25
       sd_cke : out std_logic;
       sd_cs : out std_logic;
26
27
       sd_ras : out std_logic;
       sd_cas : out std_logic;
28
       sd_we : out std_logic;
29
       sd_ba : out std_logic_vector(1 downto 0);
30
       sd_a : out std_logic_vector(11 downto 0);
31
       sd_dq : inout std_logic_vector(15 downto 0));
32
33
   end sdram_ctrl_phy_de0;
```

Source file: mem/sdram\_ctrl\_phy\_de0.vhdl

### PoC.mem.sdram.ctrl\_s3esk

Controller for Micron DDR-SDRAM on Spartan-3E Starter Kit Board.

SDRAM Device: MT46V32M16-6T

# Configuration

Parameter	Description	
CLK_PERIOD	Clock period in nano seconds. All SDRAM timings are calculated for the device stated above.	
CL	CAS latency, choose according to clock frequency.	
BL	Burst length. Choose BL=2 for single cycle memory transactions as required for the PoC.Mem	
	interface.	

Tested with: CLK\_PERIOD = 10.0, CL=2, BL=2.

### Operation

Command, address and write data are sampled with the rising edge of clk.

Read data is aligned with clk\_fb90\_n. Either process data in this clock domain, or connect a FIFO to transfer data into another clock domain of your choice. This FIFO should capable of storing at least one burst (size BL/2) + start of next burst (size 1).

Synchronous resets are used.

### **Entity Declaration:**

```
entity sdram_ctrl_s3esk is
     generic (
3
       CLK_PERIOD : real;
                   : positive);
     port (
       clk
                  : in
                           std_logic;
                : in std_logic;
: in std_logic;
       clk_n
       clk90
10
       clk90_n : in std_logic;
11
               : in std_logic;
12
       rst
       rst90
                 : in std_logic;
13
       rst180 : in std_logic;
14
       rst270 : in std_logic; clk_fb90 : in std_logic:
15
16
       clk_fb90_n : in
                            std_logic;
17
       rst_fb90 : in
rst_fb270 : in
                            std_logic;
18
19
                            std_logic;
20
       user_cmd_valid : in std_logic;
21
       user_wdata_valid : in std_logic;
22
       23
                         : in std_logic_vector(24 downto 0);
24
       user_addr : in std_logic_vector(24 downto 0);
user_wdata : in std_logic_vector(31 downto 0);
user_got_cmd : out std_logic;
25
26
       user_got_wdata : out std_logic;
27
       user_rdata : out std_logic_vector(31 downto 0);
user_rstb : out std_logic.
28
       user_rstb
                         : out std_logic;
29
30
       sd_ck_p : out std_logic;
31
       sd_ck_n : out std_logic;
32
       sd_cke
33
                  : out std_logic;
34
       sd_cs
                  : out std_logic;
                           std_logic;
35
       sd_ras
                  : out
       sd_cas
                  : out
                            std_logic;
36
       sd_we
                  : out
                            std_logic;
37
                  : out
       sd_ba
                            std_logic_vector(1 downto 0);
38
                  : out
       sd_a
                            std_logic_vector(12 downto 0);
39
       sd_ldqs
sd_udqs
                   : out
40
                            std_logic;
                   : out
                            std_logic;
41
42
       sd_dq
                   : inout std_logic_vector(15 downto 0));
43
   end sdram_ctrl_s3esk;
44
```

Source file: mem/sdram/sdram ctrl s3esk.vhdl

### PoC.mem.sdram.ctrl phy s3esk

Physical layer used by module *sdram\_ctrl\_s3esk*.

Instantiates input and output buffer components and adjusts the timing for the Spartan-3E Starter Kit Board.

# **Clock and Reset Signals**

Port	Description
clk	Base clock for command and write data path.
clk_n	clk phase shifted by 180 degrees.
clk90	clk phase shifted by 90 degrees.
clk90_n	clk phase shifted by 270 degrees.
clk_fb (on	Driven by external feedback (sd_ck_fb) of DDR-SDRAM clock (sd_ck_p). Actually unused,
PCB)	just referenced below.
clk_fb90	clk_fb phase shifted by 90 degrees.
clk_fb90_n	clk_fb phase shifted by 270 degrees.
rst	Reset for clk.
rst180	Reset for clk_n
rst90	Reset for clk90.
rst270	Reset for clk270.
rst_fb90	Reset for clk_fb90.
rst_fb90_n	Reset for clk_fb90_n.

## **Operation**

Command signals and write data are sampled with the rising edge of clk.

Read data is aligned with clk\_fb90\_n. Either process data in this clock domain, or connect a FIFO to transfer data into another clock domain of your choice. This FIFO should capable of storing at least one burst (size BL/2) + start of next burst (size 1).

Write and read enable (wren\_nxt, rden\_nxt) must be hold for:

- 1 clock cycle if BL = 2,
- 2 clock cycles if BL = 4, or
- 4 clock cycles if BL = 8.

They must be first asserted with the read and write command. Proper delay is included in this unit.

The first word to write must be asserted with the write command. Proper delay is included in this unit.

The SDRAM clock is regenerated in this module. The following timing is chosen for minimum latency (should work up to 100 MHz):

- rising\_edge(clk90) triggers rising\_edge(sd\_ck\_p),
- rising\_edge(clk90\_n) triggers falling\_edge(sd\_ck\_p).

XST options: Disable equivalent register removal.

Synchronous resets are used. Reset must be hold for at least two cycles.

# **Entity Declaration:**

```
entity sdram ctrl phy s3esk is
     port (
2
       clk
               : in std_logic;
3
       clk_n
               : in std_logic;
       clk90 : in std_logic;
       clk90_n : in std_logic;
              : in std_logic;
       rst
       rst90 : in std_logic;
       rst180 : in std_logic;
9
       rst270 : in std_logic;
10
11
       clk_fb90 : in std_logic;
12
       clk_fb90_n : in std_logic;
13
       rst_fb90 : in std_logic;
14
       rst_fb270 : in std_logic;
15
16
       sd_cke_nxt : in std_logic;
17
       sd_cs_nxt : in std_logic;
18
       sd_ras_nxt : in std_logic;
19
       sd_cas_nxt : in std_logic;
20
       sd_we_nxt : in std_logic;
21
       sd_ba_nxt : in std_logic_vector(1 downto 0);
22
       sd_a_nxt
                  : in std_logic_vector(12 downto 0);
23
24
25
       wren_nxt : in std_logic;
26
       wdata_nxt : in std_logic_vector(31 downto 0);
27
       rden_nxt : in std_logic;
28
       rdata : out std_logic_vector(31 downto 0);
29
               : out std_logic;
       rsth
30
31
       sd_ck_p : out
                       std logic;
32
       sd_ck_n : out std_logic;
33
       sd_cke : out std_logic;
34
       sd_cs : out std_logic;
35
       sd_ras : out std_logic;
36
       sd_cas : out std_logic;
37
38
       sd_we : out std_logic;
       sd_ba : out std_logic_vector(1 downto 0);
39
       sd_a : out std_logic_vector(12 downto 0);
40
       sd_ldqs : out std_logic;
41
       sd_udqs : out
                       std_logic;
42.
       sd_dq : inout std_logic_vector(15 downto 0));
43
44
   end sdram_ctrl_phy_s3esk;
45
```

Source file: mem/sdram/sdram\_ctrl\_phy\_s3esk.vhdl

# 7.12 PoC.misc

The namespace PoC.misc offers different yet uncathegorized entities.

# **Sub-Namespaces**

- PoC.misc.filter contains 1-bit filter algorithms.
- PoC.misc.stat contains statistic modules.
- PoC.misc.sync offers clock-domain-crossing (CDC) modules.

# **Package**

The package *PoC.misc* holds all component declarations for this namespace.

7.12. PoC.misc 137

#### **Entities**

- PoC.misc.Delay
- PoC.misc.FrequencyMeasurement
- PoC.misc.PulseTrain
- PoC.misc.Sequencer
- PoC.misc.StrobeGenerator
- PoC.misc.StrobeLimiter
- IP:misc\_WordAligner

# 7.12.1 PoC.misc.filter

These are filter entities....

### **Entities**

- PoC.misc.filter.and
- PoC.misc.filter.mean
- PoC.misc.filter.or

### PoC.misc.filter.and

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity filter_and is
1
      generic (
2
        TAPS : positive := 4;
INIT : std_logic := '0';
ADD_OUTPUT_REG : boolean := FALSE
4
5
      );
6
      port (
        Clock : in std_logic;
DataIn : in std_logic;
DataOut : out std_logic
                                                                    -- clock
                                                                    -- data to filter
                                                                     -- filtered signal
10
      );
11
    end entity;
```

Source file: misc/filter/filter\_and.vhdl

### PoC.misc.filter.mean

Todo: No documentation available.

## **Entity Declaration:**

```
entity filter_mean is
      generic (
2
        TAPS : positive := 4;
INIT : std_logic := '1';
ADD_OUTPUT_REG : boolean := FALSE
                                                   := FALSE
      ) ;
      port (
        Clock : in std_logic;
DataIn : in std_logic;
DataOut : out std_logic
                                                                   -- clock
                                                                   -- data to filter
9
                                                                    -- filtered signal
10
      );
11
    end entity;
```

Source file: misc/filter/filter\_mean.vhdl

#### PoC.misc.filter.or

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity filter_or is
     generic (
2
       TAPS : positive := 4; --
INIT : std_logic := '1'; --
       ADD_OUTPUT_REG : boolean
                                            := FALSE
5
     ) ;
6
     port (
       Clock : in std_logic;
DataIn : in std_logic;
DataOut : out std_logic
                                                           -- clock
                                                          -- data to filter
                                                          -- filtered signal
10
     );
11
   end entity;
12
```

Source file: misc/filter/filter\_or.vhdl

# 7.12.2 PoC.misc.gearbox

These are gearbox entities....

# **Entities**

- PoC.misc.gearbox.down\_cc
- PoC.misc.gearbox.down\_dc
- PoC.misc.gearbox.up\_cc
- PoC.misc.gearbox.up\_dc

## PoC.misc.gearbox.down\_cc

This module provides a downscaling gearbox with a common clock (cc) interface. It perfoems a 'word' to 'byte' splitting. The default order is LITTLE\_ENDIAN (starting at byte(0)). Input "In\_Data" and output

7.12. PoC.misc 139

"Out\_Data" are of the same clock domain "Clock". Optional input and output registers can be added by enabling (ADD\_\*\*\*PUT\_REGISTERS = TRUE).

#### **Entity Declaration:**

```
entity gearbox_down_cc is
     generic (
2
       INPUT_BITS
                              : positive := 32;
3
       OUTPUT_BITS
                              : positive := 24;
4
       META_BITS
                              : natural := 0;
5
       ADD_INPUT_REGISTERS : boolean := FALSE;
6
       ADD_OUTPUT_REGISTERS : boolean := FALSE
7
8
     );
     port (
9
       Clock
                   : in std_logic;
10
11
       In_Sync : in std_logic;
In_Valid : in std_logic;
12
13
       In_Next : out std_logic;
In_Data : in std_logic_vector(INPUT_BITS - 1 downto 0);
14
15
                   : in std_logic_vector(META_BITS - 1 downto 0);
       In_Meta
16
17
       Out_Sync : out std_logic;
18
       Out_Valid : out std_logic;
19
       Out_Data : out std_logic_vector(OUTPUT_BITS - 1 downto 0);
20
       Out_Meta : out std_logic_vector(META_BITS - 1 downto 0);
21
       Out_First : out std_logic;
22
23
       Out_Last : out std_logic
24
     );
   end entity;
25
```

Source file: misc/gearbox/gearbox\_down\_cc.vhdl

# PoC.misc.gearbox.down\_dc

This module provides a downscaling gearbox with a dependent clock (dc) interface. It perfoems a 'word' to 'byte' splitting. The default order is LITTLE\_ENDIAN (starting at byte(0)). Input "In\_Data" is of clock domain "Clock1"; output "Out\_Data" is of clock domain "Clock2". Optional input and output registers can be added by enabling (ADD\_\*\*\*PUT\_REGISTERS = TRUE).

## **Assertions:**

- Clock periods of Clock1 and Clock2 MUST be multiples of each other.
- Clock1 and Clock2 MUST be phase aligned (related) to each other.

#### **Entity Declaration:**

```
entity gearbox_down_dc is

generic (

INPUT_BITS : positive := 32; --__

input bits ('words')

OUTPUT_BITS : positive := 8; --__

OUTPUT_BITS : positive := 8; --__

FIRST: start at byte(0), MSB_FIRST: start at byte(n-1)
```

```
ADD_INPUT_REGISTERS
                               : boolean
                                                  := FALSE;
                                                                                      -- add_
    →input register @Clock1
       ADD_OUTPUT_REGISTERS : boolean
                                                  := FALSE
                                                                                      -- add
   →output register @Clock2
     );
9
     port (
       Clock1
                               : in std_logic;
10
   \rightarrow input clock domain
      Clock2
                               : in std_logic;
11
   →output clock domain
       In_Data
                               : in std_logic_vector(INPUT_BITS - 1 downto 0);
12
   \hookrightarrow input word
      Out_Data
                               : out std_logic_vector(OUTPUT_BITS - 1 downto 0)
13
   →output word
14
     ) ;
   end entity;
15
```

Source file: misc/gearbox/gearbox\_down\_dc.vhdl

#### PoC.misc.gearbox.up cc

This module provides a downscaling gearbox with a common clock (cc) interface. It perfoems a 'byte' to 'word' collection. The default order is LITTLE\_ENDIAN (starting at byte(0)). Input "In\_Data" and output "Out\_Data" are of the same clock domain "Clock". Optional input and output registers can be added by enabling (ADD\_\*\*\*PUT\_REGISTERS = TRUE).

## **Entity Declaration:**

```
entity gearbox_up_cc is
     generic (
2
       INPUT_BITS
                            : positive := 24;
       OUTPUT_BITS
                            : positive := 32;
       META_BITS
                            : natural := 0;
       ADD_INPUT_REGISTERS : boolean := FALSE;
       ADD_OUTPUT_REGISTERS : boolean := FALSE
     );
     port (
       Clock
                 : in std_logic;
10
11
                 : in std_logic;
       In_Sync
12
       In_Valid : in std_logic;
13
                        std_logic_vector(INPUT_BITS - 1 downto 0);
       In_Data
                  : in
14
       In_Meta
                   : in std_logic_vector(META_BITS - 1 downto 0);
15
16
       Out_Sync
                  : out std_logic;
17
       Out_Valid : out std_logic;
18
                  : out std_logic_vector(OUTPUT_BITS - 1 downto 0);
       Out_Data
19
                 : out std_logic_vector(META_BITS - 1 downto 0);
       Out Meta
20
       Out_First : out std_logic;
21
                  : out std_logic
       Out_Last
22
     );
23
   end entity;
24
```

Source file: misc/gearbox/gearbox\_up\_cc.vhdl

7.12. PoC.misc 141

## PoC.misc.gearbox.up\_dc

This module provides a upscaling gearbox with a dependent clock (dc) interface. It perfoems a 'byte' to 'word' collection. The default order is LITTLE\_ENDIAN (starting at byte(0)). Input "In\_Data" is of clock domain "Clock1"; output "Out\_Data" is of clock domain "Clock2". The "In\_Align" is required to mark the starting byte in the word. An optional input register can be added by enabling (ADD\_INPUT\_REGISTERS = TRUE).

## **Assertions:**

- Clock periods of Clock1 and Clock2 MUST be multiples of each other.
- Clock1 and Clock2 MUST be phase aligned (related) to each other.

## **Entity Declaration:**

```
entity gearbox_up_dc is
    generic (
2
      INPUT_BITS
                           : positive
                                            := 8;
3
   INFUI___...

→input bit width
      INPUT_ORDER
                           : T_BIT_ORDER
                                            := LSB_FIRST;
                                                                             -- LSB_
4
   \hookrightarrow FIRST: start at byte(0), MSB_FIRST: start at byte(n-1)
      OUTPUT_BITS
                          : positive
                                       := 32;
5
   →output bit width
     ADD_INPUT_REGISTERS : boolean
                                            := FALSE
                                                                             -- add_
6
   →input register @Clock1
7
    );
    port (
      Clock1
                           : in std_logic;
9
   →input clock domain
      Clock2
                           : in std_logic;
10
   →output clock domain
      In_Align
                           : in std_logic;
11
   →align word (one cycle high impulse)
                : in std_logic_vector(INPUT_BITS - 1 downto 0);
     In_Data
12
   ⇔input word
     Out_Data
                           : out std_logic_vector(OUTPUT_BITS - 1 downto 0); --
13
   ⊶output word
     Out_Valid
                           : out std_logic
14
   →output is valid
    );
15
  end entity;
16
```

Source file: misc/gearbox/gearbox\_up\_dc.vhdl

# 7.12.3 PoC.misc.stat

These are stat entities....

#### **Entities**

- PoC.misc.stat.Average
- PoC.misc.stat.Histogram
- PoC.misc.stat.Maximum
- PoC.misc.stat.Minimum

#### PoC.misc.stat.Average

Todo: No documentation available.

# **Entity Declaration:**

```
entity stat_Average is
     generic (
2
      DATA_BITS
                    : positive
                                  := 8;
      COUNTER_BITS : positive
                                 := 16
4
     port (
6
      Clock
                   : in std_logic;
      Reset
                    : in std_logic;
      Enable
                    : in std_logic;
11
      DataIn
                    : in std_logic_vector(DATA_BITS - 1 downto 0);
12
                    : out std_logic_vector(COUNTER_BITS - 1 downto 0);
13
       Count
                    : out std_logic_vector(COUNTER_BITS - 1 downto 0);
14
       Sum
                    : out std_logic_vector(COUNTER_BITS - 1 downto 0);
       Average
15
       Valid
                    : out std_logic
16
17
     );
   end entity;
```

Source file: misc/stat/stat\_Average.vhdl

## PoC.misc.stat.Histogram

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity stat_Histogram is
1
     generic (
2
                    : positive := 16;
      DATA_BITS
      COUNTER_BITS : positive
     );
     port (
                    : in std_logic;
      Clock
      Reset
                    : in std_logic;
9
                    : in std_logic;
      Enable
10
      DataIn
                    : in std_logic_vector(DATA_BITS - 1 downto 0);
11
12
                    : out T_SLM(2**DATA_BITS - 1 downto 0, COUNTER_BITS - 1 downto 0)
      Histogram
13
     );
14
   end entity;
15
```

Source file: misc/stat/stat\_Histogram.vhdl

#### PoC.misc.stat.Maximum

7.12. PoC.misc 143

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity stat_Maximum is
    generic (
2
      DEPTH
                 : positive := 8;
      DATA_BITS : positive := 16;
4
      COUNTER_BITS : positive
                             := 16
5
6
    );
    port (
7
      Clock
                  : in std_logic;
8
                 : in std_logic;
      Reset
9
10
      Enable
                 : in std_logic;
11
      DataIn
                  : in std_logic_vector(DATA_BITS - 1 downto 0);
12
13
14
      Valids
               : out std_logic_vector(DEPTH - 1 downto 0);
      Maximums
15
                 : out T_SLM(DEPTH - 1 downto 0, COUNTER_BITS - 1 downto 0)
16
      Counts
    ) :
17
  end entity;
18
```

Source file: misc/stat/stat\_Maximum.vhdl

#### PoC.misc.stat.Minimum

Todo: No documentation available.

## **Entity Declaration:**

```
entity stat_Minimum is
2
    generic (
      DEPTH
                   : positive
                                := 8;
      DATA_BITS
                    : positive
                                := 16;
      COUNTER_BITS : positive
                                 := 16
5
    );
6
7
    port (
                    : in std_logic;
8
      Clock
                    : in std_logic;
      Reset
10
                    : in std_logic;
       Enable
11
                    : in std_logic_vector(DATA_BITS - 1 downto 0);
       DataIn
12
13
       Valids
                    : out std_logic_vector(DEPTH - 1 downto 0);
14
                    : out T_SLM(DEPTH - 1 downto 0, DATA_BITS - 1 downto 0);
      Minimums
15
                    : out T_SLM(DEPTH - 1 downto 0, COUNTER_BITS - 1 downto 0)
       Counts
16
    );
17
   end entity;
```

Source file: misc/stat/stat\_Minimum.vhdl

# 7.12.4 PoC.misc.sync

The namespace PoC.misc.sync offers different clock-domain-crossing (CDC) synchronizer circuits. All synchronizers are based on the basic 2 flip-flop synchronizer called *sync\_Bits*. PoC has two platform specific implementations for Altera and Xilinx, which are choosen, if the appropriate MY\_DEVICE constant is configured in my\_config.vhdl.

#### **Decision Table:**

Behavior	Flag <sup>1</sup>	Strobe <sup>2</sup>	Continuous Data	Reset <sup>4</sup>	Pulse <sup>3</sup>
1 Bit	sync_Bits	sync_Strobe	fifo_ic_got <sup>5</sup>	sync_Reset	sync_Pulse
n Bit	sync_Vector	sync_Command	fifo_ic_got <sup>5</sup>		

## **Basic 2 Flip-Flop Synchronizer**

The basic 2 flip-flop synchronizer is called *sync\_Bits*. It's possible to configure the bit count of indivital bits. If a vector shall be synchronized, use one of the special synchronizers like *sync\_Vector*. The vendor specific implementations are named <code>sync\_Bits\_Altera</code> and <code>sync\_Bits\_Xilinx</code> respectively.

A second variant of the 2-FF synchronizer is called *sync\_Reset*. It's for Reset-signals, implementing asynchronous assertion and synchronous deassertion. The vendor specific implementations are named <code>sync\_Reset\_Altera</code> and <code>sync\_Reset\_Xilinx</code> respectively.

A third variant of a 2-FF synchronizer is called *sync\_Pulse*. It's for very short Pulsed-signals. It uses an addition asynchronous capture FF to latch the very short pulse. The vendor specific implementations are named <code>sync\_Pulse\_Altera</code> and <code>sync\_Pulse\_Xilinx</code> respectivily.

#### **Special Synchronizers**

Based on the 2-FF synchronizer, several "high-level" synchronizers are build.

- *sync\_Strobe* synchronizer strobe-signals across clock-domain-boundaries. A busy signal indicates the synchronization status and can be used as a internal gate-signal to disallow new incoming strobes. A strobe-signal is only for one clock period active.
- sync\_Command like sync\_Strobe, it synchronizes a one clock period active signal across the clock-domain-boundary, but the input has multiple bits. After the multi bit strobe (Command) was transfered, the output goes to its idle value.
- *sync\_Vector* synchronizes a complete vector across the clock-domain-boundary. A changed detection on the input vector causes a register to latch the current state. The changed event is transferred to the new clock-domain and triggers a register to store the latched content, but in the new clock domain.

#### See also:

PoC.fifo.ic\_got For a cross-clock capable FIFO.

## PoC.misc.sync Package

Source file: sync.pkg.vhdl

7.12. PoC.misc 145

<sup>&</sup>lt;sup>1</sup> A *flag* or *status* signal is a continuous, long time stable signal.

<sup>&</sup>lt;sup>2</sup> A *strobe* signal is active for only one cycle.

<sup>&</sup>lt;sup>4</sup> To be refumented

<sup>&</sup>lt;sup>3</sup> A *pulse* signal is a very short event.

 $<sup>^{5}</sup>$  See the PoC.fifo namespace for cross-clock capable FIFOs.

#### PoC.misc.sync.Bits

This module synchronizes multiple flag bits into clock-domain Clock. The clock-domain boundary crossing is done by two synchronizer D-FFs. All bits are independent from each other. If a known vendor like Altera or Xilinx are recognized, a vendor specific implementation is chosen.

```
Attention: Use this synchronizer only for long time stable signals (flags).
```

#### **Constraints:**

**General:** Please add constraints for meta stability to all '\_meta' signals and timing ignore constraints to all 'async' signals.

**Xilinx:** In case of a Xilinx device, this module will instantiate the optimized module PoC.xil.sync.Bits. Please attend to the notes of sync\_Bits.vhdl.

Altera sdc file: TODO

# **Entity Declaration:**

```
entity sync_Bits is
1
     generic (
2
      BITS
                    : positive
                                           := 1;
                                                                       -- number of
3
   ⇒bit to be synchronized
       TNTT
                    : std_logic_vector
                                          := x"00000000";
4
   →initialization bits
       SYNC_DEPTH : T_MISC_SYNC_DEPTH
                                          := T_MISC_SYNC_DEPTH'low
                                                                       -- generate
   →SYNC_DEPTH many stages, at least 2
    port (
               : in std_logic;
                                                                       -- <Clock> _
      Clock
8
   →output clock domain
                                                                       -- @async: _
                    : in std_logic_vector(BITS - 1 downto 0);
       Input
   →input bits
                   : out std_logic_vector(BITS - 1 downto 0)
                                                                       -- @Clock:
      Output
10
   \hookrightarrowoutput bits
11
    );
  end entity;
```

#### See also:

*PoC.misc.sync.Reset* For a special 2 D-FF synchronizer for *reset*-signals.

**PoC.misc.sync.Pulse** For a special 1+2 D-FF synchronizer for *pulse*-signals.

**PoC.misc.sync.Strobe** For a synchronizer for *strobe*-signals.

**PoC.misc.sync.Vector** For a multiple bits capable synchronizer.

Source file: misc/sync/sync\_Bits.vhdl

### PoC.misc.sync.Command

This module synchronizes a vector of bits from clock-domain Clock1 to clock-domain Clock2. The clock-domain boundary crossing is done by a change comparator, a T-FF, two synchronizer D-FFs and a reconstructive XOR indicating a value change on the input. This changed signal is used to capture the input for the new output. A busy flag is additionally calculated for the input clock-domain. The output has strobe character and is reset to it's INIT value after one clock cycle.

**Constraints:** This module uses sub modules which need to be constrained. Please attend to the notes of the instantiated sub modules.

## **Entity Declaration:**

```
entity sync_Command is
     generic (
2
                     : positive
       BITS
                                             := 8;
                                                                           -- number of
3
   \hookrightarrow bit to be synchronized
       INIT : std_logic_vector := x"000000000";
SYNC_DEPTH : T_MISC_SYNC_DEPTH := T_MISC_SYNC_DEPTH'low
                                                                           -- generate_
   \hookrightarrowSYNC_DEPTH many stages, at least 2
6
    );
     port (
7
      Clock1 : in std_logic;
                                                                            -- <Clock> _
8
   →input clock
                                                                            -- <Clock>
      Clock2
                     : in std_logic;
9
    →output clock
      Input
                     : in std_logic_vector(BITS - 1 downto 0);
                                                                           -- @Clock1:
10
    →input vector
                     : out std_logic_vector(BITS - 1 downto 0);
                                                                           -- @Clock2:_
      Output
11
   →output vector
                                                                           -- @Clock1:_
     Busy
                     : out std_logic;
12
   ⊶busy bit
      Changed
                                                                            -- @Clock2:_
                     : out std_logic
13

→ changed bit

    );
14
   end entity;
15
```

Source file: misc/sync/sync\_Command.vhdl

#### PoC.misc.sync.Pulse

This module synchronizes multiple pulsed bits into the clock-domain Clock. The clock-domain boundary crossing is done by two synchronizer D-FFs. All bits are independent from each other. If a known vendor like Altera or Xilinx are recognized, a vendor specific implementation is chosen.

```
Attention: Use this synchronizer for very short signals (pulse).
```

#### **Constraints:**

**General:** Please add constraints for meta stability to all '\_meta' signals and timing ignore constraints to all '\_async' signals.

**Xilinx:** In case of a Xilinx device, this module will instantiate the optimized module PoC.xil.sync.Pulse. Please attend to the notes of sync\_Bits.vhdl.

Altera sdc file: TODO

## **Entity Declaration:**

```
entity sync Pulse is
    generic (
2
     BITS
                  : positive
                                       := 1;
                                                                  -- number of
   →bit to be synchronized
     SYNC_DEPTH : T_MISC_SYNC_DEPTH := T_MISC_SYNC_DEPTH'low
                                                                 -- generate
   →SYNC_DEPTH many stages, at least 2
    ) ;
    port (
                                                                  -- <Clock> _
             : in std_logic;
     Clock
   →output clock domain
```

(continues on next page)

7.12. PoC.misc 147

```
Input : in std_logic_vector(BITS - 1 downto 0); -- @async: __

onution of the std_logic_vector(BITS - 1 downto 0) -- @Clock: __

output bits

output bits

output bits

output bits

ii end entity;
```

#### See also:

**PoC.misc.sync.Bits** For a common 2 D-FF synchronizer for *flag*-signals.

PoC.misc.sync.Reset For a special 2 D-FF synchronizer for reset-signals.

**PoC.misc.sync.Strobe** For a synchronizer for *strobe*-signals.

*PoC.misc.sync.Vector* For a multiple bits capable synchronizer.

Source file: misc/sync/sync\_Pulse.vhdl

## PoC.misc.sync.Reset

This module synchronizes an asynchronous reset signal to the clock <code>Clock</code>. The <code>Input</code> can be asserted and de-asserted at any time. The <code>Output</code> is asserted asynchronously and de-asserted synchronously to the clock.

**Attention:** Use this synchronizer only to asynchronously reset your design. The 'Output' should be feed by global buffer to the destination FFs, so that, it reaches their reset inputs within one clock cycle.

#### **Constraints:**

**General:** Please add constraints for meta stability to all '\_meta' signals and timing ignore constraints to all '\_async' signals.

**Xilinx:** In case of a Xilinx device, this module will instantiate the optimized module xil\_SyncReset. Please attend to the notes of xil\_SyncReset.

Altera sdc file: TODO

## **Entity Declaration:**


```
entity sync_Reset is
2
     generic (
                  : T_MISC_SYNC_DEPTH := T_MISC_SYNC_DEPTH'low
      SYNC_DEPTH
                                                                        -- generate
   \hookrightarrowSYNC_DEPTH many stages, at least 2
4
    );
    port (
      Clock
                    : in std_logic;
                                                                         -- <Clock>
6
   →output clock domain
                  : in std_logic;
                                                                         -- @async: _
7
      Input
   ⇔reset input
                    : out std_logic
                                                                         -- @Clock: _
      Output
   →reset output
    );
   end entity;
10
```

Source file: misc/sync/sync\_Reset.vhdl

## PoC.misc.sync.Strobe

This module synchronizes multiple high-active bits from clock-domain Clock1 to clock-domain Clock2. The clock-domain boundary crossing is done by a T-FF, two synchronizer D-FFs and a reconstructive XOR. A busy flag is additionally calculated and can be used to block new inputs. All bits are independent from each other. Multiple consecutive strobes are suppressed by a rising edge detection.

**Attention:** Use this synchronizer only for one-cycle high-active signals (strobes).



**Constraints:** This module uses sub modules which need to be constrained. Please attend to the notes of the instantiated sub modules.

## **Entity Declaration:**

```
entity sync_Strobe is
     generic (
2
                            : positive
       BITS
                                                  := 1;
   →number of bit to be synchronized
       GATED_INPUT_BY_BUSY : boolean
                                                  := TRUE;
                                                                                 use
4
   → gated input (by busy signal)
       SYNC_DEPTH
                          : T_MISC_SYNC_DEPTH
                                                  := T_MISC_SYNC_DEPTH'low
   →generate SYNC_DEPTH many stages, at least 2
     );
     port (
                                                                         -- <Clock> _
       Clock1
                            : in std_logic;
   →input clock domain
                                                                         -- <Clock> _
       Clock2
                                 std_logic;
                            : in
   →output clock domain
       Input
                           : in
                                 std_logic_vector(BITS - 1 downto 0);
                                                                         -- @Clock1:
10
   →input bits
                            : out std_logic_vector(BITS - 1 downto 0);
       Output
11
   ⊶output bits
       Busy
                            : out std_logic_vector(BITS - 1 downto 0)
                                                                        -- @Clock1: _
12
   →busy bits
    );
13
   end entity;
```

Source file: misc/sync/sync\_Strobe.vhdl

# PoC.misc.sync.Vector

This module synchronizes a vector of bits from clock-domain Clock1 to clock-domain Clock2. The clock-domain boundary crossing is done by a change comparator, a T-FF, two synchronizer D-FFs and a reconstructive XOR indicating a value change on the input. This changed signal is used to capture the input for the new output. A busy flag is additionally calculated for the input clock domain.

7.12. PoC.misc 149

**Constraints:** This module uses sub modules which need to be constrained. Please attend to the notes of the instantiated sub modules.

## **Entity Declaration:**

```
entity sync_Vector is
2
    generic (
                                      := 8;
                                                               -- number of
      MASTER_BITS
                 : positive
3
   \rightarrowbit to be synchronized
                SLAVE_BITS : natural
4
      INIT
5
      SYNC_DEPTH
                                                               -- generate
6
   →SYNC_DEPTH many stages, at least 2
    ) ;
    port (
8
     Clock1
                 : in std_logic;
   → -- <Clock> input clock
     Clock2 : in std_logic;
10
   → -- <Clock> output clock
     Input : in std_logic_vector((MASTER_BITS + SLAVE_BITS) - 1 downto 0);_
11
   → -- @Clock1: input vector
     Output : out std_logic_vector((MASTER_BITS + SLAVE_BITS) - 1 downto 0);
12
   → -- @Clock2: output vector
                 : out std_logic;
13
   → -- @Clock1: busy bit
     Changed : out std_logic
   → -- @Clock2: changed bit
   );
15
  end entity;
16
```

Source file: misc/sync/sync\_Vector.vhdl

# 7.12.5 PoC.misc Package

This package holds all component declarations for this namespace.

Source file: misc.pkg.vhdl

# 7.12.6 PoC.misc.Delay

Todo: No documentation available.

#### **Entity Declaration:**

```
entity misc_Delay is
2
    generic (
                     : positive;
      BITS
      TAPS
                     : T_NATVEC
                                         -- select one or multiple delay tap points
    );
    port (
      Clock
                    : in std_logic;
   \hookrightarrow clock
                    : in std_logic
                                       := '0';
   →reset; avoid reset to enable SRL16/SRL32 usage
```

```
9 Enable : in std_logic := '1'; --_

→ enable

DataIn : in std_logic_vector(BITS - 1 downto 0); --_

→ data to delay

DataOut : out T_SLM(TAPS'length - 1 downto 0, BITS - 1 downto 0) --_

→ delayed ouputs, tapped at TAPS(i)

12 );

end entity;
```

Source file: misc/misc\_Delay.vhdl

# 7.12.7 PoC.misc.FrequencyMeasurement

This module counts 1 second in a reference timer at reference clock. This reference time is used to start and stop a timer at input clock. The counter value is the measured frequency in Hz.

#### **Entity Declaration:**

```
entity misc FrequencyMeasurement is
1
     generic (
2
       REFERENCE_CLOCK_FREQ : FREQ
                                          := 100 MHz
     );
     port (
6
       Reference_Clock : in std_logic;
       Input_Clock
                         : in std_logic;
                         : in std_logic;
       Start
                         : out std_logic;
       Done
10
       Result
                         : out T_SLV_32
11
     );
12
   end entity;
13
```

Source file: misc/misc\_FrequencyMeasurement.vhdl

#### 7.12.8 PoC.misc.PulseTrain

This module generates pulse trains. This module was written as a answer for a StackOverflow question: http://stackoverflow.com/questions/25783320

# **Entity Declaration:**

Source file: misc/misc\_PulseTrain.vhdl

# 7.12.9 PoC.misc.Sequencer

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: misc/misc\_Sequencer.vhdl

7.12. PoC.misc 151

# 7.12.10 PoC.misc.StrobeGenerator

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: misc/misc\_StrobeGenerator.vhdl

# 7.12.11 PoC.misc.StrobeLimiter

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: misc/misc\_StrobeLimiter.vhdl

# 7.12.12 WordAligner

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: misc/misc\_WordAligner.vhdl

# 7.13 PoC.net

These are bus entities....

## **Sub-Namespaces**

- PoC.net.arp
- PoC.net.eth
- PoC.net.icmpv4
- PoC.net.icmpv6
- PoC.net.ipv4
- PoC.net.ipv6
- PoC.net.mac
- PoC.net.ndp
- PoC.net.stack
- PoC.net.udp

### **Entities**

- PoC.net.FrameChecksum
- IP:net\_FrameLoopback

# 7.13.1 PoC.net.arp

These are ARP entities....

## PoC.net.arp.BroadCast\_Receiver

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity arp_BroadCast_Receiver is
1
2
     generic (
                                : boolean
       ALLOWED_PROTOCOL_IPV4
                                                                   := TRUE;
       ALLOWED_PROTOCOL_IPV6
                                   : boolean
                                                                   := FALSE
     );
     port (
      Clock
                                  : in std_logic;
8
       Reset
                                   : in std_logic;
       RX_Valid
                                  : in std_logic;
10
       RX_Data
                                  : in T_SLV_8;
11
       RX_SOF
                                  : in std_logic;
12
       RX_EOF
                                  : in std_logic;
14
       RX_Ack
                                  : out std_logic;
                                  : out std_logic;
       RX_Meta_rst
15
       RX_Meta_SrcMACAddress_nxt : out std_logic;
16
       RX_Meta_SrcMACAddress_Data : in T_SLV_8;
17
       RX_Meta_DestMACAddress_nxt : out std_logic;
18
       RX_Meta_DestMACAddress_Data : in T_SLV_8;
19
20
21
       Clear
                                   : in std_logic;
22
       Error
                                   : out std_logic;
23
24
       RequestReceived
                                  : out std_logic;
25
       Address_rst
                                   : in std_logic;
                                  : in std_logic;
       SenderMACAddress_nxt
26
                                  : out T_SLV_8;
       SenderMACAddress_Data
27
                                  : in std_logic;
       SenderIPAddress_nxt
28
       SenderIPAddress_Data
                                  : out T_SLV_8;
29
       TargetIPAddress_nxt
                                  : in std_logic;
30
       TargetIPAddress_Data
                                  : out T_SLV_8
31
     );
32
   end entity;
```

Source file: net/arp/arp\_BroadCast\_Receiver.vhdl

# PoC.net.arp.BroadCast\_Requester

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity arp_BroadCast_Requester is
     generic (
2
       ALLOWED_PROTOCOL_IPV4
                                        : boolean
                                                                            := TRUE;
3
                                        : boolean
       ALLOWED_PROTOCOL_IPV6
                                                                            := FALSE
4
5
     );
     port (
6
       Clock
                                        : in std_logic;
       Reset
                                        : in std_logic;
9
       SendRequest
                                        : in std_logic;
10
       Complete
                                        : out std_logic;
11
12
       Address_rst
                                       : out std_logic;
13
       SenderMACAddress_nxt
SenderMACAddress_Data
                                      : out std_logic;
14
                                      : in T_SLV_8;
15
       SenderIPv4Address_nxt
                                      : out std_logic;
16
17
       SenderIPv4Address_Data
                                      : in T_SLV_8;
       TargetMACAddress_nxt
18
                                      : out std_logic;
       TargetMACAddress_Data
                                      : in T_SLV_8;
19
       TargetIPv4Address_nxt
                                      : out std_logic;
20
       TargetIPv4Address_Data
                                       : in T_SLV_8;
21
22
       TX_Valid
                                        : out std_logic;
23
24
       TX_Data
                                        : out T_SLV_8;
25
       TX_SOF
                                        : out std_logic;
26
       TX_EOF
                                        : out std_logic;
27
       TX_Ack
                                        : in std_logic;
       TX_Meta_DestMACAddress_rst
TX_Meta_DestMACAddress_nxt
                                       : in std_logic;
28
                                       : in std_logic;
29
       TX_Meta_DestMACAddress_Data : out T_SLV_8
30
     ) :
31
   end entity;
32
```

Source file: net/arp/arp\_BroadCast\_Requester.vhdl

## PoC.net.arp.Cache

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity arp_Cache is
2
    generic (
                                                                             := 125 \text{ MHz};
      CLOCK_FREQ
                                  : FREQ
                                                                             := "LRU";
       REPLACEMENT_POLICY
                                  : string
      TAG_BYTE_ORDER
                                  : T_BYTE_ORDER
                                                                             := BIG_
   →ENDIAN;
                          : T_BYTE_ORDER
      DATA_BYTE_ORDER
                                                                             := BIG_
                                                                            (continues on next page)
   →ENDIAN;
```

```
INITIAL_CACHE_CONTENT
                               : T_NET_ARP_ARPCACHE_VECTOR
7
8
     );
     port (
       Clock
                                : in std_logic;
11
       Reset
                                 : in std_logic;
12
                                : in T_NET_ARP_ARPCACHE_COMMAND;
       Command
13
       Status
                                : out T_NET_ARP_ARPCACHE_STATUS;
14
       NewIPv4Address_rst
                               : out std_logic;
15
                                : out std_logic;
       NewIPv4Address_nxt
16
       NewIPv4Address_Data
                                 : in T_SLV_8;
17
18
       NewMACAddress_rst
                                 : out std_logic;
19
       NewMACAddress_nxt
                                 : out std_logic;
       NewMACAddress_Data
20
                                : in T_SLV_8;
21
                                : in std_logic;
22
       Lookup
       IPv4Address_rst
                                : out std_logic;
23
                                : out std_logic;
       IPv4Address_nxt
24
                                : in T_SLV_8;
       IPv4Address_Data
25
26
       CacheResult
                                : out T_CACHE_RESULT;
27
       MACAddress_rst
                                : in std_logic;
28
       MACAddress_nxt
                                : in std_logic;
29
       MACAddress_Data
                               : out T_SLV_8
     );
31
   end entity;
```

Source file: net/arp/arp\_Cache.vhdl

# PoC.net.arp.IPPool

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity arp_IPPool is
1
     generic (
2
       IPPOOL_SIZE
3
                                     : positive;
       INITIAL_IPV4ADDRESSES
                                     : T_NET_IPV4\_ADDRESS\_VECTOR := (0 to 7 => C_
   →NET_IPV4_ADDRESS_EMPTY)
    );
     port (
6
      Clock
                                     : in std_logic;
      Reset
                                     : in std_logic;
8
       Command
                                      : in T_ETHERNET_ARP_IPPOOL_COMMAND;
        IPv4Address
                                      : in T_NET_IPV4_ADDRESS;
11
       MACAddress
                                       : in T_ETHERNET_MAC_ADDRESS;
12
13
                                    : in std_logic;
14
       Lookup
                                    : out std_logic;
       IPv4Address_rst
15
                                     : out std_logic;
       IPv4Address_nxt
16
       IPv4Address_Data
                                     : in T_SLV_8;
17
18
```

(continues on next page)

```
PoolResult : out T_CACHE_RESULT
);
end entity;
```

Source file: net/arp/arp\_IPPool.vhdl

#### PoC.net.arp.Tester

Todo: No documentation available.

## **Entity Declaration:**

Source file: net/arp/arp\_Tester.vhdl

# PoC.net.arp.UniCast\_Receiver

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity arp_UniCast_Receiver is
     generic (
2
       ALLOWED_PROTOCOL_IPV4
                                                                    := TRUE;
       ALLOWED_PROTOCOL_IPV6
                                   : boolean
                                                                    := FALSE
     );
     port (
       Clock
                                   : in std_logic;
       Reset
                                   : in std_logic;
8
       RX_Valid
                                   : in std_logic;
10
       RX_Data
                                   : in T_SLV_8;
11
       RX_SOF
                                   : in std_logic;
12
       RX_EOF
                                  : in std_logic;
13
       RX_Ack
                                  : out std_logic;
15
       RX_Meta_rst
                                  : out std_logic;
       RX_Meta_SrcMACAddress_nxt : out std_logic;
16
       RX_Meta_SrcMACAddress_Data : in T_SLV_8;
17
       RX_Meta_DestMACAddress_nxt : out std_logic;
18
       RX_Meta_DestMACAddress_Data : in T_SLV_8;
19
20
                                   : in std_logic;
21
       Error
                                    : out std_logic;
22
23
       ResponseReceived
24
                                   : out std_logic;
                                   : in std_logic;
25
       Address_rst
       SenderMACAddress_nxt
                                   : in std_logic;
26
       SenderMACAddress_Data
                                   : out T_SLV_8;
27
                                  : in std_logic;
       SenderIPAddress_nxt
28
       SenderIPAddress_Data
                                  : out T_SLV_8;
```

```
TargetIPAddress_nxt
                               : in std_logic;
30
      TargetIPAddress_Data
                                : out T_SLV_8;
31
      TargetMACAddress_nxt
                                : in std_logic;
32
       TargetMACAddress_Data
                                : out T_SLV_8
33
34
    );
   end entity;
35
```

Source file: net/arp/arp\_UniCast\_Receiver.vhdl

# PoC.net.arp.UniCast\_Responder

Todo: No documentation available.

#### **Entity Declaration:**

```
entity arp_UniCast_Responder is
1
2
     generic (
       ALLOWED_PROTOCOL_IPV4
                                      : boolean
                                                                       := TRUE;
       ALLOWED_PROTOCOL_IPV6
                                      : boolean
                                                                       := FALSE
     );
     port (
                                      : in std_logic;
       Clock
       Reset
                                      : in std_logic;
8
       SendResponse
                                     : in std_logic;
10
       Complete
                                     : out std_logic;
11
12
13
       Address_rst
                                     : out std_logic;
       SenderMACAddress_nxt
                                    : out std_logic;
14
       SenderMACAddress_Data
                                    : in T_SLV_8;
15
                                    : out std_logic;
       SenderIPv4Address_nxt
16
                                    : in T_SLV_8;
       SenderIPv4Address_Data
17
                                     : out std_logic;
       TargetMACAddress_nxt
18
       TargetMACAddress_Data
19
                                     : in T_SLV_8;
       TargetIPv4Address_nxt
                                     : out std_logic;
20
       TargetIPv4Address_Data
                                     : in T_SLV_8;
21
22
       TX_Valid
                                     : out std_logic;
23
       TX Data
                                     : out T_SLV_8;
24
       TX SOF
                                     : out std_logic;
25
       TX EOF
                                     : out std_logic;
26
       TX Ack
                                     : in std logic;
2.7
       TX_Meta_DestMACAddress_rst : in std_logic;
28
       TX_Meta_DestMACAddress_nxt : in std_logic;
29
       TX_Meta_DestMACAddress_Data : out T_SLV_8
30
     );
31
   end entity;
```

Source file: net/arp/arp\_UniCast\_Responder.vhdl

## PoC.net.arp.Wrapper

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity arp_Wrapper is
1
     generic (
2
       CLOCK_FREQ
                                             : FREQ
3
    \hookrightarrow 125 MHz;
       INTERFACE_MACADDRESS
                                             : T_NET_MAC_ADDRESS
    →C_NET_MAC_ADDRESS_EMPTY;
       INITIAL_IPV4ADDRESSES
                                             : T_NET_IPV4_ADDRESS_VECTOR
5
    : T_NET_ARP_ARPCACHE_VECTOR
       INITIAL_ARPCACHE_CONTENT
6
    → (0 => (Tag => C_NET_IPV4_ADDRESS_EMPTY, MAC => C_NET_MAC_ADDRESS_EMPTY));
       APR_REQUEST_TIMEOUT
7
                                            : time
                                                                                       :=_
   →100 ms
     );
8
     port (
9
       Clock
                                             : in std_logic;
10
                                             : in std_logic;
11
       Reset
12
       IPPool_Announce
                                             : in std_logic;
13
       IPPool_Announced
                                             : out std_logic;
14
15
       IPCache_Lookup
                                            : in std_logic;
16
                                            : out std_logic;
       IPCache_IPv4Address_rst
17
                                            : out std_logic;
       IPCache_IPv4Address_nxt
18
       IPCache_IPv4Address_Data
                                             : in T_SLV_8;
19
20
21
       IPCache_Valid
                                             : out std_logic;
22
       IPCache_MACAddress_rst
                                             : in std_logic;
                                             : in std_logic;
23
       IPCache_MACAddress_nxt
24
       IPCache_MACAddress_Data
                                             : out T_SLV_8;
25
       Eth_UC_TX_Valid
26
                                             : out std_logic;
       Eth_UC_TX_Data
                                             : out T_SLV_8;
27
       Eth_UC_TX_SOF
                                             : out std_logic;
28
       Eth_UC_TX_EOF
                                            : out std_logic;
29
       Eth_UC_TX_Ack
                                            : in std_logic;
30
       Eth_UC_TX_Meta_rst
                                            : in std_logic;
31
       Eth_UC_TX_Meta_DestMACAddress_nxt : in std_logic;
32
       Eth_UC_TX_Meta_DestMACAddress_Data : out T_SLV_8;
33
34
       Eth_UC_RX_Valid
                                             : in std_logic;
35
       Eth_UC_RX_Data
                                             : in T_SLV_8;
36
       Eth_UC_RX_SOF
37
                                             : in std_logic;
                                            : in std_logic;
       Eth_UC_RX_EOF
38
                                            : out std_logic;
       Eth_UC_RX_Ack
39
                                            : out std_logic;
       Eth_UC_RX_Meta_rst
40
       Eth_UC_RX_Meta_scMACAddress_nxt
Eth_UC_RX_Meta_srcMACAddress_nxt
                                            : out std_logic;
41
                                            : in T_SLV_8;
42
       Eth_UC_RX_Meta_SrcMACAddress_Data
       Eth_UC_RX_Meta_DestMACAddress_nxt
43
                                            : out std_logic;
       Eth_UC_RX_Meta_DestMACAddress_Data : in T_SLV_8;
44
45
46
       Eth_BC_RX_Valid
                                             : in std_logic;
                                             : in T_SLV_8;
47
       Eth_BC_RX_Data
       Eth_BC_RX_SOF
                                             : in std_logic;
48
       Eth_BC_RX_EOF
                                             : in std_logic;
49
       Eth_BC_RX_Ack
                                             : out std_logic;
50
```

```
Eth_BC_RX_Meta_rst : out std_logic;
Eth_BC_RX_Meta_SrcMACAddress_nxt : out std_logic;
Eth_BC_RX_Meta_SrcMACAddress_Data : in T_SLV_8;
Eth_BC_RX_Meta_DestMACAddress_nxt : out std_logic;
Eth_BC_RX_Meta_DestMACAddress_Data : in T_SLV_8

Eth_BC_RX_Meta_DestMACAddress_Data : in T_SLV_8

in T_SLV_8
```

Source file: net/arp/arp\_Wrapper.vhdl

# 7.13.2 PoC.net.eth

These are eth entities....

# PoC.net.eth.GEMAC\_GMII

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: net/eth/eth\_GEMAC\_GMII.vhdl

# PoC.net.eth.GEMAC\_RX

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: net/eth/eth\_GEMAC\_RX.vhdl

# PoC.net.eth.GEMAC\_TX

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: net/eth/eth\_GEMAC\_TX.vhdl

## PoC.net.eth.PHYController

**Todo:** No documentation available.

## **Entity Declaration:**

Source file: net/eth/eth\_PHYController.vhdl

# PoC.net.eth.PHYController\_Marvell\_88E1111

**Todo:** No documentation available.

## **Entity Declaration:**

Source file: net/eth/eth\_PHYController\_Marvell\_88E1111.vhdl

# PoC.net.eth.Wrapper

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: net/eth/eth\_Wrapper.vhdl

# 7.13.3 PoC.net.icmpv4

These are icmpv4 entities....

## PoC.net.icmpv4.RX

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity icmpv4_RX is
     generic (
       DEBUG
                                      : boolean
                                                                     := FALSE
     port (
       Clock
                                      : in std_logic;
      Reset
                                      : in std_logic;
       -- CSE interface
      Command
                                      : in T_NET_ICMPV4_RX_COMMAND;
                                      : out T_NET_ICMPV4_RX_STATUS;
       Status
10
                                      : out T_NET_ICMPV4_RX_ERROR;
       Error
11
       -- IN port
12
       In_Valid
                                      : in std_logic;
13
                                      : in T_SLV_8;
       In_Data
```

```
: in std_logic;
       In_SOF
15
       In_EOF
                                     : in std_logic;
16
       In_Ack
                                     : out std_logic;
17
       In_Meta_rst
                                     : out std_logic;
18
       In_Meta_SrcMACAddress_nxt
                                    : out std_logic;
19
       In_Meta_SrcMACAddress_Data : in T_SLV_8;
20
                                     : out std_logic;
       In_Meta_DestMACAddress_nxt
21
       In_Meta_DestMACAddress_Data : in T_SLV_8;
22
       In_Meta_SrcIPv4Address_nxt : out std_logic;
23
       In_Meta_SrcIPv4Address_Data
                                    : in T_SLV_8;
24
       In_Meta_DestIPv4Address_nxt
                                     : out std_logic;
25
       In_Meta_DestIPv4Address_Data : in T_SLV_8;
26
27
       In_Meta_Length
                                     : in T_SLV_16;
28
       -- OUT Port
29
       Out_Meta_rst
                                     : in std_logic;
       Out_Meta_SrcMACAddress_nxt
                                     : in std_logic;
30
       Out_Meta_SrcMACAddress_Data : out T_SLV_8;
31
       Out_Meta_DestMACAddress_nxt
                                     : in std_logic;
32
       Out_Meta_DestMACAddress_Data : out T_SLV_8;
33
       Out_Meta_SrcIPv4Address_nxt : in std_logic;
34
       Out_Meta_SrcIPv4Address_Data : out T_SLV_8;
35
       Out_Meta_DestIPv4Address_nxt : in std_logic;
36
       Out_Meta_DestIPv4Address_Data : out T_SLV_8;
37
       Out_Meta_Length
                                     : out T_SLV_16;
38
       Out_Meta_Type
                                    : out T_SLV_8;
39
       Out_Meta_Code
                                    : out T_SLV_8;
40
41
       Out_Meta_Identification
                                    : out T_SLV_16;
       Out_Meta_SequenceNumber
42
                                    : out T_SLV_16;
       Out_Meta_Payload_nxt
43
                                    : in std_logic;
       Out_Meta_Payload_last
                                    : out std_logic;
44
       Out_Meta_Payload_Data
                                     : out T_SLV_8
45
     );
46
   end entity;
```

Source file: net/icmpv4/icmpv4\_RX.vhdl

### PoC.net.icmpv4.TX

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity icmpv4_TX is
     generic (
2
       DEBUG
                                      : boolean
                                                                     := FALSE;
       SOURCE_IPV4ADDRESS
                                      : T_NET_IPV4_ADDRESS
                                                                      := C_NET_IPV4_
   →ADDRESS_EMPTY
    );
     port (
       Clock
                                      : in std_logic;
       Reset
                                      : in std_logic;
       -- CSE interface
Q
       Command
                                      : in T_NET_ICMPV4_TX_COMMAND;
10
       Status
                                      : out T_NET_ICMPV4_TX_STATUS;
11
```

(continues on next page)

```
: out T_NET_ICMPV4_TX_ERROR;
       Error
12
       -- OUT port
13
       Out_Valid
                                      : out std_logic;
       Out_Data
                                      : out T_SLV_8;
15
       Out_SOF
                                      : out std_logic;
       Out_EOF
                                      : out std_logic;
17
       Out_Ack
                                     : in std_logic;
18
                                     : in std_logic;
       Out_Meta_rst
19
       Out_Meta_SrcIPv4Address_nxt : in std_logic;
20
       Out_Meta_SrcIPv4Address_Data : out T_SLV_8;
21
       Out_Meta_DestIPv4Address_nxt : in std_logic;
22
23
       Out_Meta_DestIPv4Address_Data : out T_SLV_8;
24
       Out_Meta_Length
                                      : out T_SLV_16;
25
       -- IN port
26
       In_Meta_rst
                                      : out std_logic;
       In_Meta_IPv4Address_nxt
                                      : out std_logic;
27
       In_Meta_IPv4Address_Data
                                      : in T_SLV_8;
28
       In_Meta_Type
                                      : in T_SLV_8;
29
                                     : in T_SLV_8;
       In Meta Code
30
       In_Meta_Identification
                                     : in T_SLV_16;
31
       In_Meta_SequenceNumber
                                     : in T_SLV_16;
32
       In_Meta_Payload_nxt
                                     : out std_logic;
33
       In_Meta_Payload_last
                                     : in std_logic;
34
       In_Meta_Payload_Data
                                     : in T_SLV_8
35
     );
   end entity;
37
```

Source file: net/icmpv4/icmpv4 TX.vhdl

## PoC.net.icmpv4.Wrapper

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity icmpv4_Wrapper is
1
     generic (
2
       DEBUG
                                             : boolean
                                                                      := FALSE;
                                             : T_NET_IPV4_ADDRESS := C_NET_IPV4_
       SOURCE_IPV4ADDRESS
   →ADDRESS_EMPTY
    );
     port (
       Clock
                                             : in std_logic;
       Reset
                                             : in std_logic;
8
       -- CSE interface
       Command
                                            : in T_NET_ICMPV4_COMMAND;
10
       Status
                                             : out T_NET_ICMPV4_STATUS;
11
       Error
                                             : out T_NET_ICMPV4_ERROR;
12
       -- Echo-Request destination address
13
       IPv4Address_rst
                                            : out std_logic;
14
15
       IPv4Address_nxt
                                             : out std_logic;
       IPv4Address_Data
                                            : in T_SLV_8;
16
       -- to IPv4 layer
17
       IP_TX_Valid
                                            : out std_logic;
18
       IP_TX_Data
                                            : out T_SLV_8;
19
       IP_TX_SOF
                                            : out std_logic;
20
```

```
IP_TX_EOF
                                            : out std_logic;
21
                                            : in std_logic;
22
       IP_TX_Ack
       IP_TX_Meta_rst
                                            : in std_logic;
23
       IP_TX_Meta_SrcIPv4Address_nxt
                                           : in std_logic;
       IP_TX_Meta_SrcIPv4Address_Data
                                           : out T_SLV_8;
25
       IP_TX_Meta_DestIPv4Address_nxt
26
                                           : in std_logic;
       IP_TX_Meta_DestIPv4Address_Data
                                           : out T_SLV_8;
27
                                            : out T_SLV_16;
       IP_TX_Meta_Length
28
       -- from IPv4 layer
29
       IP_RX_Valid
                                             : in std_logic;
30
       IP_RX_Data
                                             : in
                                                   T_SLV_8;
31
       IP_RX_SOF
                                             : in std_logic;
32
       IP_RX_EOF
                                            : in
                                                  std_logic;
33
34
       IP_RX_Ack
                                             : out std_logic;
35
       IP_RX_Meta_rst
                                            : out std_logic;
       IP_RX_Meta_SrcMACAddress_nxt
36
                                            : out std_logic;
       IP_RX_Meta_SrcMACAddress_Data
                                            : in T_SLV_8;
37
       IP_RX_Meta_DestMACAddress_nxt
                                            : out std_logic;
38
       IP_RX_Meta_DestMACAddress_Data
                                           : in T_SLV_8;
39
         IP_RX_Meta_EthType
                                              : in T_SLV_16;
40
       IP_RX_Meta_SrcIPv4Address_nxt
                                           : out std_logic;
41
       IP_RX_Meta_SrcIPv4Address_Data : in T_SLV_8;
IP_RX_Meta_DestIPv4Address_nxt : out std_logic;
42
43
       IP_RX_Meta_DestIPv4Address_Data : in T_SLV_8;
         IP_RX_Meta_TrafficClass
                                              : in T_SLV_8;
45
46
         IP_RX_Meta_FlowLabel
                                              : in T_SLV_24;
47
       IP_RX_Meta_Length
                                           : in T_SLV_16
         IP_RX_Meta_Protocol
                                             : in T_SLV_8
48
49
    );
   end entity;
50
```

Source file: net/icmpv4/icmpv4\_Wrapper.vhdl

# 7.13.4 PoC.net.icmpv6

These are icmpv6 entities....

#### PoC.net.icmpv6.RX

**Todo:** No documentation available.

## **Entity Declaration:**

Source file: net/icmpv6/icmpv6\_RX.vhdl

#### PoC.net.icmpv6.TX

Todo: No documentation available.

## **Entity Declaration:**

Source file: net/icmpv6/icmpv6\_TX.vhdl

# PoC.net.icmpv6.Wrapper

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: net/icmpv6/icmpv6\_Wrapper.vhdl

# 7.13.5 PoC.net.ipv4

These are ipv4 entities....

#### PoC.net.ipv4.RX

**Todo:** No documentation available.

# **Entity Declaration:**

```
entity ipv4_RX is
      generic (
2
        DEBUG
                                                 : boolean
                                                                           := FALSE
      );
      port (
        Clock
                                                : in std_logic;
        Reset
                                                : in std_logic;
         -- STATUS port
                                                : out std_logic;
Q
        Error
         -- IN port
10
         In_Valid
                                                : in std_logic;
11
                                                : in T_SLV_8;
         In_Data
12
         In_SOF
                                                : in std_logic;
13
         In_EOF
                                                : in std_logic;
14
         In_Ack
                                                : out std_logic;
15
         In_Meta_rst
                                                : out std_logic;
16
        In_Meta_SrcMACAddress_nxt : out std_logic;
In_Meta_SrcMACAddress_Data : in T_SLV_8;
In_Meta_DestMACAddress_nxt : out std_logic;
In_Meta_DestMACAddress_Data : in T_SLV_8;
17
18
19
20
                                                : in T_SLV_16;
         In_Meta_EthType
21
         -- OUT port
22
         Out_Valid
                                                : out std_logic;
23
         Out_Data
                                                : out T_SLV_8;
24
         Out_SOF
                                                : out std_logic;
25
         Out_EOF
                                                : out std_logic;
26
         Out_Ack
                                               : in std_logic;
27
28
         Out_Meta_rst
                                               : in std_logic;
         Out_Meta_SrcMACAddress_nxt : in std_logic;
```

```
Out_Meta_SrcMACAddress_Data : out T_SLV_8;
30
       Out_Meta_DestMACAddress_nxt
31
                                     : in std_logic;
       Out_Meta_DestMACAddress_Data : out T_SLV_8;
32
       Out_Meta_EthType
                                      : out T_SLV_16;
33
                                     : in std_logic;
       Out_Meta_SrcIPv4Address_nxt
34
       Out_Meta_SrcIPv4Address_Data : out T_SLV_8;
35
       Out_Meta_DestIPv4Address_nxt
                                      : in std_logic;
36
       Out_Meta_DestIPv4Address_Data : out T_SLV_8;
37
       Out_Meta_Length
                                       : out T_SLV_16;
38
       Out_Meta_Protocol
                                       : out T_SLV_8
39
     );
40
41
   end entity;
```

Source file: net/ipv4/ipv4\_RX.vhdl

#### PoC.net.ipv4.TX

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity ipv4_TX is
      generic (
2
        DEBUG
                                                  : boolean
                                                                             := FALSE
      );
      port (
        Clock
                                                  : in std_logic;
         Reset
                                                  : in std_logic;
         -- IN port
         In_Valid
                                                  : in std_logic;
         In_Data
10
                                                  : in T_SLV_8;
         In_SOF
                                                  : in std_logic;
11
         In_EOF
                                                  : in std_logic;
12
         In Ack
                                                  : out std_logic;
13
         In_Meta_rst
                                                  : out std_logic;
14
         In_Meta_SrcIPv4Address_nxt : out std_logic;
In_Meta_SrcIPv4Address_Data : in T_SLV_8;
In_Meta_DestIPv4Address_nxt : out std_logic;
15
16
17
         In_Meta_DestIPv4Address_Data
                                                  : in T_SLV_8;
18
                                                  : in T_SLV_16;
         In_Meta_Length
19
                                                  : in T_SLV_8;
         In_Meta_Protocol
20
         -- ARP port
21
         ARP_IPCache_Query
                                                : out std_logic;
22
         ARP_IPCache_Query : out std_logic;
ARP_IPCache_IPv4Address_rst : in std_logic;
ARP_IPCache_IPv4Address_nxt : in std_logic;
23
24
         ARP_IPCache_IPv4Address_Data : out T_SLV_8;
25
         ARP_IPCache_Valid
                                                 : in std_logic;
26
         ARP_IPCache_MACAddress_rst : out std_logic;
ARP_IPCache_MACAddress_nxt : out std_logic;
27
28
         ARP_IPCache_MACAddress_Data
                                                 : in T_SLV_8;
29
30
         -- OUT port
         Out_Valid
                                                  : out std_logic;
31
         Out_Data
                                                  : out T_SLV_8;
32
         Out_SOF
                                                  : out std_logic;
33
         Out_EOF
                                                  : out std_logic;
34
         Out_Ack
                                                  : in std_logic;
35
```

(continues on next page)

```
Out_Meta_rst : in std_logic;
Out_Meta_DestMACAddress_nxt : in std_logic;
Out_Meta_DestMACAddress_Data : out T_SLV_8

);
end entity;
```

Source file: net/ipv4/ipv4\_TX.vhdl

# PoC.net.ipv4.FrameLoopback

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity ipv4_FrameLoopback is
1
     generic (
2
       MAX_FRAMES
                                      : positive
                                                             := 4
     port (
       Clock
                                      : in std_logic;
                                      : in std_logic;
       Reset
       -- IN port
       In Valid
                                      : in std logic;
       In_Data
                                      : in T_SLV_8;
10
                                      : in std_logic;
       In_SOF
11
       In_EOF
                                      : in std_logic;
12
       In_Ack
                                     : out std_logic;
13
       In_Meta_rst
                                     : out std_logic;
14
       In_Meta_SrcIPv4Address_nxt : out std_logic;
15
       In_Meta_SrcIPv4Address_Data : in T_SLV_8;
16
17
       In_Meta_DestIPv4Address_nxt : out std_logic;
       In_Meta_DestIPv4Address_Data : in T_SLV_8;
18
       In_Meta_Length
                                      : in T_SLV_16;
19
       -- OUT port
20
       Out_Valid
                                      : out std_logic;
21
       Out_Data
                                      : out T_SLV_8;
22
       Out_SOF
                                      : out std_logic;
23
       Out_EOF
                                      : out std_logic;
24
       Out_Ack
                                      : in std_logic;
25
                                      : in std_logic;
26
       Out_Meta_rst
       Out_Meta_SrcIPv4Address_nxt : in std_logic;
27
       Out_Meta_SrcIPv4Address_Data : out T_SLV_8;
28
       Out_Meta_DestIPv4Address_nxt : in std_logic;
29
       Out_Meta_DestIPv4Address_Data : out T_SLV_8;
30
       Out_Meta_Length
                                      : out T_SLV_16
31
     );
32
   end entity;
33
```

Source file: net/ipv4/ipv4\_FrameLoopback.vhdl

# PoC.net.ipv4.Wrapper

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity ipv4_Wrapper is
     generic (
2
       DEBUG
                                         : boolean
                                                                           := FALSE;
       PACKET_TYPES
                                         : T_NET_IPV4_PROTOCOL_VECTOR
                                                                        := (0 => x"00")
4
5
     );
     port (
6
       Clock
                                         : in std_logic;
7
       Reset.
                                         : in std_logic;
8
       -- to MAC layer
       MAC_TX_Valid
                                         : out std_logic;
10
       MAC_
           _TX_Data
                                         : out T_SLV_8;
11
       MAC_TX_SOF
                                         : out std_logic;
12
       MAC_TX_EOF
13
                                         : out std_logic;
                                         : in std_logic;
       MAC_TX_Ack
14
                                         : in std_logic;
       MAC_TX_Meta_rst
15
       MAC_TX_Meta_DestMACAddress_nxt : in std_logic;
16
       MAC_TX_Meta_DestMACAddress_Data : out T_SLV_8;
17
       -- from MAC layer
18
       MAC_RX_Valid
                                         : in std_logic;
19
       MAC_RX_Data
                                         : in T_SLV_8;
20
       MAC_RX_SOF
                                         : in std_logic;
21
       MAC_RX_EOF
                                         : in std_logic;
22
       MAC_RX_Ack
                                         : out std_logic;
23
       MAC_RX_Meta_rst
                                        : out std_logic;
24
       MAC_RX_Meta_SrcMACAddress_nxt : out std_logic;
25
       MAC_RX_Meta_SrcMACAddress_Data : in T_SLV_8;
26
       MAC_RX_Meta_DestMACAddress_nxt : out std_logic;
2.7
       MAC_RX_Meta_DestMACAddress_Data : in T_SLV_8;
28
       MAC_RX_Meta_EthType
                                         : in T_SLV_16;
29
30
        -- to ARP
31
       ARP_IPCache_Query
                                         : out std_logic;
       ARP_IPCache_IPv4Address_rst
ARP_IPCache_IPv4Address_nxt
32
                                         : in std_logic;
33
                                         : in std_logic;
       ARP_IPCache_IPv4Address_Data
                                         : out T_SLV_8;
34
       -- from ARP
35
       ARP_IPCache_Valid
                                         : in std_logic;
36
                                         : out std_logic;
       ARP_IPCache_MACAddress_rst
37
       ARP_IPCache_MACAddress_nxt
                                         : out std_logic;
38
       ARP_IPCache_MACAddress_Data
                                         : in T_SLV_8;
39
        -- from upper layer
40
       TX_Valid
                                         : in std_logic_vector(PACKET_TYPES'length - 1_
41

downto 0);
       TX_Data
                                         : in T_SLVV_8 (PACKET_TYPES'length - 1 downto...
42
    →0);
43
       TX_SOF
                                         : in std_logic_vector(PACKET_TYPES'length - 1_
    →downto 0);
       TX_EOF
                                         : in std_logic_vector(PACKET_TYPES'length - 1...
44
    →downto ():
       TX_Ack
                                         : out std_logic_vector(PACKET_TYPES'length - 1_
45

downto 0);
                                         : out std_logic_vector(PACKET_TYPES'length - 1_
       TX_Meta_rst
46
    →downto 0);
       TX_Meta_SrcIPv4Address_nxt
                                         : out std_logic_vector(PACKET_TYPES'length - 1_
47
    →downto 0);
                                         : in T_SLVV_8 (PACKET_TYPES'length - 1 downto_
48
       TX_Meta_SrcIPv4Address_Data
    \hookrightarrow0);
       TX_Meta_DestIPv4Address_nxt
                                       : out std_logic_vector(PACKET_TYPES'length - 1_
49
    →downto ():
       TX_Meta_DestIPv4Address_Data : in T_SLVV_8(PACKET_TYPES'length - 1 downto...
50
```

(continues on next page)

```
: in T_SLVV_16(PACKET_TYPES'length - 1 downto_
       TX_Meta_Length
51
        -- to upper layer
52
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
       RX_Valid
    →downto 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Data
54
    \hookrightarrow 0);
       RX_SOF
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
55
    →downto 0);
       RX_EOF
                                          : out std_logic_vector(PACKET_TYPES'length - 1...
56
    →downto 0);
       RX_Ack
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
57
    →downto 0);
58
       RX_Meta_rst
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
    →downto 0);
       RX_Meta_SrcMACAddress_nxt
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
59
    →downto 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Meta_SrcMACAddress_Data
60
    \hookrightarrow 0);
       RX_Meta_DestMACAddress_nxt
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
61
    →downto 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Meta_DestMACAddress_Data
62
    \hookrightarrow0);
       RX_Meta_EthType
                                          : out T_SLVV_16(PACKET_TYPES'length - 1 downto_
    ⇔0);
       RX_Meta_SrcIPv4Address_nxt
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
64
    →downto 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
65
       RX_Meta_SrcIPv4Address_Data
    \hookrightarrow 0);
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
       RX_Meta_DestIPv4Address_nxt
66
    →downto 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Meta_DestIPv4Address_Data
67
                                          : out T_SLVV_16(PACKET_TYPES'length - 1 downto_
       RX_Meta_Length
68
    →0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Meta_Protocol
    \hookrightarrow 0)
     );
70
   end entity;
```

Source file: net/ipv4/ipv4\_Wrapper.vhdl

# 7.13.6 PoC.net.ipv6

These are ipv6 entities....

#### PoC.net.ipv6.RX

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity ipv6_RX is
generic (
DEBUG : boolean := FALSE
```

```
);
     port (
5
        Clock
                                            : in std_logic;
        Reset
                                            : in std_logic;
        -- STATUS port
        Error
                                            : out std_logic;
        -- IN port
10
        In_Valid
                                            : in std_logic;
11
        In_Data
                                            : in T_SLV_8;
12
        In_SOF
                                            : in std_logic;
13
        In_EOF
                                            : in std_logic;
14
15
        In_Ack
                                            : out std_logic;
        In_Meta_rst
                                            : out std_logic;
16
        In_Meta_SrcMACAddress_nxt
17
                                            : out std_logic;
                                            : in T_SLV_8;
18
        In_Meta_SrcMACAddress_Data
        In_Meta_DestMACAddress_nxt
19
                                            : out std_logic;
        In_Meta_DestMACAddress_Data
                                            : in T_SLV_8;
20
                                            : in T_SLV_16;
        In_Meta_EthType
21
        -- OUT port
22
        Out_Valid
                                            : out std_logic;
23
        Out_Data
                                            : out T_SLV_8;
24
        Out_SOF
                                            : out std_logic;
25
        Out_EOF
                                            : out std_logic;
26
        Out_Ack
                                           : in std_logic;
27
        Out_Meta_rst
                                           : in std_logic;
        Out_Meta_SrcMACAddress_nxt : in std_logic;
29
        Out_Meta_SrcMACAddress_Data : out T_SLV_8;
Out_Meta_DestMACAddress_nxt : in std_logi
30
                                          : in std_logic;
31
        Out_Meta_DestMACAddress_Data : out T_SLV_8;
32
                                         : out T_SLV_16;
: in std_logic;
        Out_Meta_EthType
33
        Out_Meta_SrcIPv6Address_nxt
34
        Out_Meta_SrcIPv6Address_Data : out T_SLV_8;
Out_Meta_DestIPv6Address_nxt : in std_logi
35
                                            : in std_logic;
36
        Out_Meta_DestIPv6Address_Data : out T_SLV_8;
37
        Out_Meta_TrafficClass
                                            : out T_SLV_8;
38
39
        Out_Meta_FlowLabel
                                            : out T_SLV_24; --STD_LOGIC_VECTOR(19 downto_
    \hookrightarrow 0):
                                            : out T_SLV_16;
40
        Out_Meta_Length
        Out_Meta_NextHeader
                                            : out T_SLV_8
41
     );
42
   end entity;
43
```

Source file: net/ipv6/ipv6\_RX.vhdl

#### PoC.net.ipv6.TX

Todo: No documentation available.

# **Entity Declaration:**

(continues on next page)

```
: in std_logic;
7
       Reset
       -- IN port
       In_Valid
                                      : in std_logic;
       In_Data
                                       : in T_SLV_8;
       In_SOF
                                      : in std_logic;
11
       In_EOF
                                      : in std_logic;
12
       In_Ack
                                      : out std_logic;
13
       In_Meta_rst
                                     : out std_logic;
14
       In_Meta_SrcIPv6Address_nxt
                                     : out std_logic;
15
       In_Meta_SrcIPv6Address_Data
                                     : in T_SLV_8;
16
       In_Meta_DestIPv6Address_nxt
                                      : out std_logic;
17
18
       In_Meta_DestIPv6Address_Data
                                      : in T_SLV_8;
19
       In_Meta_TrafficClass
                                      : in
                                            T_SLV_8;
20
       In_Meta_FlowLabel
                                       : in T_SLV_24; --STD_LOGIC_VECTOR(19 downto_
    → 0);
                                      : in T_SLV_16;
21
       In_Meta_Length
                                      : in T_SLV_8;
       In_Meta_NextHeader
22
       -- to NDP layer
23
       NDP_NextHop_Query
                                     : out std_logic;
24
       NDP_NextHop_IPv6Address_rst
                                     : in std_logic;
25
       NDP_NextHop_IPv6Address_nxt
                                     : in std_logic;
26
       NDP_NextHop_IPv6Address_Data : out T_SLV_8;
27
       -- from NDP layer
28
       NDP_NextHop_Valid
                                      : in std_logic;
       30
31
32
       NDP_NextHop_MACAddress_Data
                                     : in T_SLV_8;
       -- OUT port
33
       Out_Valid
34
                                      : out std_logic;
       Out_Data
                                      : out T_SLV_8;
35
       Out_SOF
                                      : out std_logic;
36
37
       Out_EOF
                                       : out std_logic;
38
       Out_Ack
                                      : in std_logic;
39
       Out_Meta_rst
                                      : in
                                            std_logic;
       Out_Meta_DestMACAddress_nxt
                                      : in std_logic;
40
       Out_Meta_DestMACAddress_Data
41
                                      : out T_SLV_8
42
     );
   end entity;
43
```

Source file: net/ipv6/ipv6\_TX.vhdl

# PoC.net.ipv6.FrameLoopback

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity ipv6_FrameLoopback is
generic (

    MAX_FRAMES : positive := 4

);
port (
    Clock : in std_logic;
    Reset : in std_logic;
    -- IN port
In_Valid : in std_logic;
```

```
: in T_SLV_8;
       In_Data
10
       In_SOF
                                       : in std_logic;
11
       In_EOF
                                      : in std_logic;
12
       In_Ack
                                      : out std_logic;
13
       In_Meta_rst
                                      : out std_logic;
14
       In_Meta_SrcIPv6Address_nxt : out std_logic;
15
       In_Meta_SrcIPv6Address_Data : in T_SLV_8;
16
       In_Meta_DestIPv6Address_nxt : out std_logic;
17
       In_Meta_DestIPv6Address_Data : in T_SLV_8;
18
       In_Meta_Length
                                      : in T_SLV_16;
19
        -- OUT port
20
21
       Out_Valid
                                       : out std_logic;
       Out_Data
                                       : out T_SLV_8;
22
23
       Out_SOF
                                       : out std_logic;
24
       Out_EOF
                                       : out std_logic;
       Out_Ack
25
                                       : in std_logic;
                                      : in std_logic;
26
       Out_Meta_rst
                                      : in std_logic;
       Out_Meta_SrcIPv6Address_nxt
27
       Out_Meta_SrcIPv6Address_Data : out T_SLV_8;
28
       Out_Meta_DestIPv6Address_nxt : in std_logic;
29
       Out_Meta_DestIPv6Address_Data : out T_SLV_8;
30
       Out_Meta_Length
                                      : out T_SLV_16
31
32
     );
   end entity;
```

Source file: net/ipv6/ipv6\_FrameLoopback.vhdl

### PoC.net.ipv6.Wrapper

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity ipv6_Wrapper is
1
     generic (
2
       DEBUG
                                                                             := FALSE;
3
       PACKET_TYPES
                                         : T_NET_IPV6_NEXT_HEADER_VECTOR
                                                                             := (0 => x"00
4
    ← " )
     ) ;
5
     port (
       Clock
                                         : in std_logic;
                                         : in std_logic;
       Reset
       -- to MAC layer
Q
       MAC TX Valid
                                         : out std logic;
10
       MAC_TX_Data
                                         : out T_SLV_8;
11
       MAC_TX_SOF
                                         : out std_logic;
12
       MAC_TX_EOF
                                         : out std_logic;
13
       MAC_TX_Ack
                                        : in std logic;
14
       MAC_TX_Meta_rst
                                        : in std_logic;
15
       MAC_TX_Meta_DestMACAddress_nxt : in std_logic;
16
17
       MAC_TX_Meta_DestMACAddress_Data : out T_SLV_8;
       -- from MAC layer
18
       MAC_RX_Valid
                                         : in std_logic;
19
       MAC_RX_Data
                                         : in T_SLV_8;
20
       MAC_RX_SOF
                                         : in std_logic;
21
       MAC_RX_EOF
                                         : in std_logic;
22
```

(continues on next page)

```
23
       MAC_RX_Ack
                                          : out std_logic;
24
       MAC_RX_Meta_rst
                                          : out std logic;
       MAC_RX_Meta_SrcMACAddress_nxt : out std_logic;
25
       MAC_RX_Meta_SrcMACAddress_Data : in T_SLV_8;
       MAC_RX_Meta_DestMACAddress_nxt : out std_logic;
27
       MAC_RX_Meta_DestMACAddress_Data : in T_SLV_8;
28
       MAC_RX_Meta_EthType
                                          : in T_SLV_16;
29
       -- to NDP layer
30
       NDP_NextHop_Query
                                          : out std_logic;
31
       NDP_NextHop_IPv6Address_rst
                                          : in std_logic;
32
       NDP_NextHop_IPv6Address_nxt
                                          : in std_logic;
33
       NDP_NextHop_IPv6Address_Data
                                          : out T_SLV_8;
34
         - from NDP layer
35
36
       NDP_NextHop_Valid
                                          : in std_logic;
37
       NDP_NextHop_MACAddress_rst
                                          : out std_logic;
       NDP_NextHop_MACAddress_nxt
                                          : out std_logic;
38
                                          : in T_SLV_8;
       NDP_NextHop_MACAddress_Data
39
        -- from upper layer
40
       TX_Valid
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
41
    →downto 0);
       TX_Data
                                          : in T_SLVV_8 (PACKET_TYPES'length - 1 downto_
42
    \hookrightarrow0);
       TX_SOF
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
43
    →downto 0);
       TX_EOF
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
    →downto 0);
45
       TX_Ack
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
    →downto 0);
46
       TX_Meta_rst
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
    →downto 0);
       TX_Meta_SrcIPv6Address_nxt
                                          : out std_logic_vector(PACKET_TYPES'length - 1...
47
    →downto 0);
                                          : in T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       TX_Meta_SrcIPv6Address_Data
48
    \hookrightarrow 0);
       TX_Meta_DestIPv6Address_nxt
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
49
    →downto 0);
                                          : in T_SLVV_8 (PACKET_TYPES'length - 1 downto_
50
       TX_Meta_DestIPv6Address_Data
    \hookrightarrow 0);
       TX_Meta_TrafficClass
                                          : in T_SLVV_8 (PACKET_TYPES'length - 1 downto_
51
    \hookrightarrow 0);
       TX_Meta_FlowLabel
                                          : in T_SLVV_24 (PACKET_TYPES'length - 1 downto...
52
    \hookrightarrow 0);
                                          : in T_SLVV_16(PACKET_TYPES'length - 1 downto_
       TX_Meta_Length
53
        -- to upper layer
       RX_Valid
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
55
    →downto 0);
       RX_Data
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
56
    \hookrightarrow 0);
       RX SOF
                                          : out std_logic_vector(PACKET_TYPES'length - 1,,
57
    →downto 0);
       RX_EOF
                                          : out std_logic_vector(PACKET_TYPES'length - 1_
58
    →downto 0);
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
59
       RX_Ack
    →downto 0);
       RX_Meta_rst
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
60
    →downto 0);
       RX_Meta_SrcMACAddress_nxt
                                          : in std_logic_vector(PACKET_TYPES'length - 1
61
    →downto 0);
       RX_Meta_SrcMACAddress_Data
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto...
62
    \hookrightarrow 0);
```

```
: in std_logic_vector(PACKET_TYPES'length - 1_
       RX_Meta_DestMACAddress_nxt
63
    →downto 0);
       RX_Meta_DestMACAddress_Data
                                        : out T_SLVV_8 (PACKET_TYPES'length - 1 downto...
    →0);
                                          : out T_SLVV_16(PACKET_TYPES'length - 1 downto_
       RX_Meta_EthType
   →0);
       RX_Meta_SrcIPv6Address_nxt
                                        : in std_logic_vector(PACKET_TYPES'length - 1_
66
   →downto 0);
       RX_Meta_SrcIPv6Address_Data
                                         : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
67
   \hookrightarrow 0);
       RX_Meta_DestIPv6Address_nxt
                                          : in std_logic_vector(PACKET_TYPES'length - 1_
68
    →downto 0);
       RX_Meta_DestIPv6Address_Data
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
69
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
70
       RX_Meta_TrafficClass
    \hookrightarrow0);
                                          : out T_SLVV_24 (PACKET_TYPES'length - 1 downto_
       RX_Meta_FlowLabel
71
   →0);
                                         : out T_SLVV_16 (PACKET_TYPES'length - 1 downto_
       RX_Meta_Length
72
   \hookrightarrow 0);
                                          : out T_SLVV_8 (PACKET_TYPES'length - 1 downto_
       RX_Meta_NextHeader
73
74
    );
   end entity;
```

Source file: net/ipv6/ipv6\_Wrapper.vhdl

#### 7.13.7 PoC.net.mac

These are mac entities....

#### PoC.net.mac.RX DestMAC Switch

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity mac RX DestMAC Switch is
1
     generic (
2
       DEBUG
                                      : boolean
                                                                          := FALSE;
3
       MAC_ADDRESSES
                                      : T_NET_MAC_ADDRESS_VECTOR := (0 => C_NET_MAC_
   →ADDRESS_EMPTY);
       MAC_ADDRESSE_MASKS
                                      : T_NET_MAC_ADDRESS_VECTOR := (0 => C_NET_MAC_
   →MASK_DEFAULT)
     );
6
     port (
7
       Clock
                                       : in std_logic;
8
       Reset
                                       : in std_logic;
9
10
       In_Valid
                                      : in std_logic;
11
       In_Data
                                      : in T_SLV_8;
12
       In_SOF
                                      : in std_logic;
13
       In_EOF
                                      : in std_logic;
14
                                      : out std_logic;
15
       In_Ack
```

(continues on next page)

```
Out_Valid
                                      : out std_logic_vector(MAC_ADDRESSES'length - 1_
17

downto 0);
       Out_Data
                                      : out T_SLVV_8 (MAC_ADDRESSES'length - 1 downto...
    ⇔0);
       Out_SOF
                                      : out std_logic_vector (MAC_ADDRESSES'length - 1_
   →downto 0);
                                      : out std_logic_vector (MAC_ADDRESSES'length - 1_
       Out_EOF
20
   →downto 0);
                                      : in std_logic_vector(MAC_ADDRESSES'length - 1_
       Out_Ack
21
   →downto 0);
       Out_Meta_DestMACAddress_rst
                                      : in std_logic_vector(MAC_ADDRESSES'length - 1_
22
    →downto 0);
       Out_Meta_DestMACAddress_nxt
                                      : in std_logic_vector(MAC_ADDRESSES'length - 1_
23
    →downto 0);
       Out_Meta_DestMACAddress_Data : out T_SLVV_8 (MAC_ADDRESSES'length - 1 downto 0)
24
     );
25
26
   end entity;
```

Source file: net/mac/mac\_RX\_DestMAC\_Switch.vhdl

# PoC.net.mac.RX\_SrcMAC\_Filter

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity mac_RX_SrcMAC_Filter is
     generic (
2
       DEBUG
                                       : boolean
                                                                          := FALSE;
       MAC_ADDRESSES
                                      : T_NET_MAC_ADDRESS_VECTOR
                                                                          := (0 => C_NET_

→MAC_ADDRESS_EMPTY);
       MAC_ADDRESSE_MASKS
                                                                          := (0 => C_NET_
                                      : T_NET_MAC_ADDRESS_VECTOR
5
    →MAC_MASK_DEFAULT)
6
     );
     port (
7
       Clock
                                       : in std_logic;
8
       Reset
                                            std_logic;
                                       : in
9
10
       In_Valid
                                       : in std_logic;
11
       In_Data
                                       : in T_SLV_8;
12
                                       : in std_logic;
       In_SOF
13
       In_EOF
                                      : in std_logic;
14
       In Ack
                                      : out std_logic;
15
       In Meta rst
                                      : out std logic:
16
       In_Meta_DestMACAddress_nxt : out std_logic;
17
       In_Meta_DestMACAddress_Data : in T_SLV_8;
18
19
       Out_Valid
                                      : out std_logic;
20
       Out_Data
                                       : out T_SLV_8;
21
       Out_SOF
                                       : out std_logic;
22
       Out_EOF
23
                                      : out std_logic;
                                      : in std_logic;
       Out_Ack
24
                                      : in std_logic;
       Out_Meta_rst
25
       Out_Meta_DestMACAddress_nxt
                                      : in std_logic;
26
       Out_Meta_DestMACAddress_Data : out T_SLV_8;
2.7
       Out_Meta_SrcMACAddress_nxt
                                      : in std_logic;
28
```

```
Out_Meta_SrcMACAddress_Data : out T_SLV_8
);
end entity;
```

Source file: net/mac/mac\_RX\_SrcMAC\_Filter.vhdl

#### PoC.net.mac.RX Type Switch

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity mac_RX_Type_Switch is
     generic (
2
       DEBUG
                                       : boolean
                                                                           := FALSE;
       ETHERNET_TYPES
                                       : T_NET_MAC_ETHERNETTYPE_VECTOR := (0 => C_NET_
    →MAC_ETHERNETTYPE_EMPTY)
     port (
       Clock
                                       : in std_logic;
                                        : in std_logic;
       Reset.
       In Valid
                                       : in std logic;
10
       In_Data
                                       : in T_SLV_8;
11
       In_SOF
                                       : in std_logic;
12
       In_EOF
                                       : in std_logic;
13
       In_Ack
                                       : out std_logic;
14
       In_Meta_rst
                                       : out std_logic;
15
       In_Meta_SrcMACAddress_nxt : out std_logic;
16
17
       In_Meta_SrcMACAddress_Data : in T_SLV_8;
18
       In_Meta_DestMACAddress_nxt
                                       : out std_logic;
       In_Meta_DestMACAddress_Data
19
                                       : in T_SLV_8;
20
       Out Valid
                                       : out std_logic_vector(ETHERNET_TYPES'length - 1...
21
    →downto 0);
                                       : out T_SLVV_8 (ETHERNET_TYPES'length - 1 downto...
       Out_Data
22
    \hookrightarrow0);
       Out_SOF
                                       : out std_logic_vector(ETHERNET_TYPES'length - 1_
23

downto 0);
                                        : out std_logic_vector(ETHERNET_TYPES'length - 1_
24
       Out_EOF
    →downto 0);
                                        : in std_logic_vector(ETHERNET_TYPES'length - 1_
25
       Out Ack
    →downto 0);
                                       : in std_logic_vector(ETHERNET_TYPES'length - 1...
       Out Meta rst.
26
    →downto 0);
       Out_Meta_SrcMACAddress_nxt
                                       : in std_logic_vector(ETHERNET_TYPES'length - 1_
27

downto 0);
       Out_Meta_SrcMACAddress_Data
                                       : out T_SLVV_8 (ETHERNET_TYPES'length - 1 downto_
28
    \hookrightarrow 0);
       Out_Meta_DestMACAddress_nxt
                                       : in std_logic_vector(ETHERNET_TYPES'length - 1_
    →downto 0);
       Out_Meta_DestMACAddress_Data : out T_SLVV_8 (ETHERNET_TYPES'length - 1 downto_
30
    \hookrightarrow 0);
                                       : out T_NET_MAC_ETHERNETTYPE_VECTOR(ETHERNET_
       Out_Meta_EthType
31
    →TYPES'length - 1 downto 0)
32
```

(continues on next page)

```
end entity;
```

Source file: net/mac/mac\_RX\_Type\_Switch.vhdl

#### PoC.net.mac.TX SrcMAC Prepender

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity mac_TX_SrcMAC_Prepender is
     generic (
2
       DEBUG
                                                                          := FALSE;
                                       : boolean
       MAC_ADDRESSES
                                       : T_NET_MAC_ADDRESS_VECTOR
                                                                          := (0 => C_NET_
    →MAC_ADDRESS_EMPTY)
     );
5
     port (
6
       Clock
                                       : in std_logic;
                                       : in std_logic;
       Reset
       -- IN Port
       In_Valid
                                       : in std_logic_vector(MAC_ADDRESSES'length - 1_
10
   →downto 0);
       In_Data
                                       : in T_SLVV_8 (MAC_ADDRESSES'length - 1 downto...
11
   \hookrightarrow 0);
                                       : in std_logic_vector(MAC_ADDRESSES'length - 1_
       In_SOF
12
   →downto 0);
       In_EOF
                                       : in std_logic_vector(MAC_ADDRESSES'length - 1_
13
   →downto 0);
       In_Ack
                                       : out std_logic_vector (MAC_ADDRESSES'length - 1_
14
   →downto 0);
15
       In_Meta_rst
                                       : out std_logic_vector (MAC_ADDRESSES'length - 1_
   →downto 0);
                                      : out std_logic_vector(MAC_ADDRESSES'length - 1_
16
       In_Meta_DestMACAddress_nxt
   →downto ():
       In_Meta_DestMACAddress_Data
                                      : in T_SLVV_8 (MAC_ADDRESSES'length - 1 downto...
17
    →0);
        -- OUT Port
18
       Out_Valid
                                       : out std_logic;
19
       Out_Data
                                       : out T_SLV_8;
20
       Out_SOF
                                       : out std_logic;
21
       Out_EOF
22
                                      : out std_logic;
       Out_Ack
                                      : in std_logic;
23
                                      : in std_logic;
       Out_Meta_rst
24
       Out Meta DestMACAddress nxt : in std logic;
25
       Out_Meta_DestMACAddress_Data : out T_SLV_8
26
     );
27
   end entity;
28
```

Source file: net/mac/mac\_TX\_SrcMAC\_Prepender.vhdl

# PoC.net.mac.TX\_DestMAC\_Prepender

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity mac_TX_DestMAC_Prepender is
     generic (
2
       DEBUG
                                          : boolean
                                                                               := FALSE
4
     );
     port (
                                         : in std_logic;
       Clock
        Reset
                                         : in std_logic;
8
        In_Valid
                                         : in std_logic;
9
                                         : in T_SLV_8;
: in std_logic;
: in std_logic;
        In_Data
10
        In_SOF
11
        In_EOF
12
                                         : out std_logic;
        In_Ack
13
14
        In_Meta_rst
                                         : out std_logic;
        In_Meta_DestMACAddress_nxt : out std_logic;
15
        In_Meta_DestMACAddress_Data : in T_SLV_8;
16
17
       Out_Valid
                                         : out std_logic;
18
       Out_Data
                                         : out T_SLV_8;
19
        Out_SOF
                                         : out std_logic;
20
        Out_EOF
                                        : out std_logic;
21
        Out_Ack
                                         : in std_logic
22
     );
23
   end entity;
```

Source file: net/mac/mac\_TX\_DestMAC\_Prepender.vhdl

# PoC.net.mac.TX\_Type\_Prepender

**Todo:** No documentation available.

### **Entity Declaration:**

Source file: net/mac/mac\_TX\_Type\_Prepender.vhdl

#### PoC.net.mac.FrameLoopback

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity mac_FrameLoopback is
generic (
    MAX_FRAMES : positive := 4

);
port (
    Clock : in std_logic;
    Reset : in std_logic;
    In_Valid : in std_logic;
```

(continues on next page)

```
In_Data
                                       : in T_SLV_8;
10
       In_SOF
                                       : in std_logic;
11
       In_EOF
                                       : in std_logic;
12
       In_Ack
                                      : out std_logic;
13
       In_Meta_rst
                                      : out std_logic;
14
       In_Meta_SrcMACAddress_nxt
15
                                     : out std_logic;
       In_Meta_SrcMACAddress_Data : in T_SLV_8;
16
       In_Meta_DestMACAddress_nxt
                                      : out std_logic;
17
       In_Meta_DestMACAddress_Data
                                     : in T_SLV_8;
18
       -- OUT Port
19
       Out_Valid
                                       : out std_logic;
20
21
       Out_Data
                                       : out T_SLV_8;
       Out_SOF
                                       : out std_logic;
22
23
       Out_EOF
                                       : out std_logic;
24
       Out_Ack
                                       : in std_logic;
                                      : in std_logic;
25
       Out_Meta_rst
                                      : in std_logic;
       Out_Meta_SrcMACAddress_nxt
26
       Out_Meta_SrcMACAddress_Data : out T_SLV_8;
27
       Out_Meta_DestMACAddress_nxt : in std_logic;
28
       Out_Meta_DestMACAddress_Data : out T_SLV_8
29
     );
30
   end entity;
31
```

Source file: net/mac/mac\_FrameLoopback.vhdl

#### PoC.net.mac.Wrapper

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity mac_Wrapper is
     generic (
2
       DEBUG
                                      : boolean
                                                                               := FALSE:
3
       MAC_CONFIG
                                      : T_NET_MAC_CONFIGURATION_VECTOR
4
     );
5
     port (
6
       Clock
                                      : in std_logic;
7
        Reset
                                      : in std_logic;
8
       Eth_TX_Valid
                                     : out std_logic;
10
       Eth_TX_Data
                                      : out T_SLV_8;
11
       Eth_TX_SOF
                                     : out std_logic;
12
       Eth TX EOF
                                     : out std logic;
13
       Eth_TX_Ack
                                      : in std_logic;
14
15
       Eth_RX_Valid
                                     : in std_logic;
16
        Eth_RX_Data
                                     : in T_SLV_8;
17
        Eth_RX_SOF
                                     : in std_logic;
18
        Eth_RX_EOF
                                     : in std_logic;
19
20
       Eth_RX_Ack
                                     : out std_logic;
21
       TX_Valid
                                      : in std_logic_vector(getPortCount(MAC_CONFIG) -_
22
    \hookrightarrow 1 downto 0);
       TX Data
                                      : in T_SLVV_8 (getPortCount (MAC_CONFIG) - 1 downto.
23
    →0);
```

```
TX_SOF
                                        : in std_logic_vector(getPortCount(MAC_CONFIG) -_
24
    \hookrightarrow 1 downto 0);
        TX_EOF
                                        : in std_logic_vector(getPortCount(MAC_CONFIG) -_
    \rightarrow 1 downto 0);
       TX_Ack
                                        : out std_logic_vector(getPortCount(MAC_CONFIG) -_
    \hookrightarrow 1 downto 0);
                                        : out std_logic_vector(getPortCount(MAC_CONFIG) -_
27
       TX_Meta_rst
    \rightarrow 1 downto 0);
        TX_Meta_DestMACAddress_nxt : out std_logic_vector(getPortCount(MAC_CONFIG) -_
28
    \hookrightarrow 1 downto 0);
        TX_Meta_DestMACAddress_Data : in T_SLVV_8 (getPortCount (MAC_CONFIG) - 1 downto_
29
    →0);
30
31
        RX_Valid
                                        : out std_logic_vector(getPortCount(MAC_CONFIG) -_
    \rightarrow 1 downto 0);
                                        : out T_SLVV_8 (getPortCount (MAC_CONFIG) - 1 downto_
       RX_Data
32
    →0);
       RX_SOF
                                        : out std_logic_vector(getPortCount(MAC_CONFIG) -_
33
    \hookrightarrow 1 downto 0);
       RX_EOF
                                        : out std_logic_vector(getPortCount(MAC_CONFIG) -_
34
    \hookrightarrow 1 downto 0);
       RX_Ack
                                        : in std_logic_vector(getPortCount(MAC_CONFIG) -_
35
    \hookrightarrow 1 downto 0);
       RX_Meta_rst
                                        : in std_logic_vector(getPortCount(MAC_CONFIG) -_
36
    \hookrightarrow 1 downto 0);
       RX_Meta_SrcMACAddress_nxt : in std_logic_vector(getPortCount(MAC_CONFIG) -_
37
    \hookrightarrow 1 downto 0);
38
       RX_Meta_SrcMACAddress_Data : out T_SLVV_8 (getPortCount (MAC_CONFIG) - 1 downto_
    →0);
        RX_Meta_DestMACAddress_nxt : in std_logic_vector(getPortCount(MAC_CONFIG) -_
39
    \hookrightarrow 1 downto 0);
        RX_Meta_DestMACAddress_Data : out T_SLVV_8 (getPortCount (MAC_CONFIG) - 1 downto_
40
                                        : out T_NET_MAC_ETHERNETTYPE_
        RX_Meta_EthType
41
     →VECTOR(getPortCount(MAC_CONFIG) - 1 downto 0)
     );
   end entity;
```

Source file: net/mac/mac Wrapper.vhdl

# 7.13.8 PoC.net.ndp

These are ndp entities....

## PoC.net.ndp.DestinationCache

**Todo:** No documentation available.

#### **Entity Declaration:**

Source file: net/ndp/ndp\_DestinationCache.vhdl

#### PoC.net.ndp.FSMQuery

### The PoC-Library Documentation, Release td

**Todo:** No documentation available.

#### **Entity Declaration:**

Source file: net/ndp/ndp\_FSMQuery.vhdl

#### PoC.net.ndp.NeighborCache

**Todo:** No documentation available.

## **Entity Declaration:**

Source file: net/ndp/ndp\_NeighborCache.vhdl

### PoC.net.ndp.Wrapper

**Todo:** No documentation available.

### **Entity Declaration:**

Source file: net/ndp/ndp\_Wrapper.vhdl

### 7.13.9 PoC.net.stack

These are udp entities....

# stack\_IPv4

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

#### stack\_IPv6

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

#### PoC.net.stack.UDPv4

Todo: No documentation available.

### **Entity Declaration:**

Source file: net/stack/stack\_UDPv4.vhdl

#### stack UDPv6

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

### stack MAC

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

# 7.13.10 PoC.net.udp

These are udp entities....

# PoC.net.udp.RX

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity udp_RX is
     generic (
2
       DEBUG
                                          : boolean
                                                               := FALSE;
       IP_VERSION
                                                               := 6
4
                                          : positive
     );
     port (
6
       Clock
                                          : in std logic;
       Reset
                                          : in std logic;
        -- STATUS port
                                          : out std_logic;
       Error
10
       -- IN port
11
       In_Valid
                                          : in std_logic;
12
       In_Data
                                          : in
                                                T_SLV_8;
```

(continues on next page)

```
: in std_logic;
        In_SOF
14
        In_EOF
                                          : in std_logic;
15
        In_Ack
                                          : out std_logic;
16
        In_Meta_rst
                                          : out std_logic;
17
        In_Meta_SrcMACAddress_nxt
                                         : out std_logic;
18
        In_Meta_SrcMACAddress_Data
19
                                        : in T_SLV_8;
                                         : out std_logic;
        In_Meta_DestMACAddress_nxt
20
        In_Meta_DestMACAddress_Data
                                         : in T_SLV_8;
21
        In_Meta_EthType
                                          : in T_SLV_16;
22
        In_Meta_SrcIPAddress_nxt
                                          : out std_logic;
23
        In_Meta_SrcIPAddress_Data
                                          : in T_SLV_8;
24
25
        In_Meta_DestIPAddress_nxt
                                          : out std_logic;
        In_Meta_DestIPAddress_Data
                                          : in T_SLV_8;
26
27
          In_Meta_TrafficClass
                                            : in
                                                  T_SLV_8;
                                             : in T_SLV_24;
28
          In_Meta_FlowLabel
                                          : in T_SLV_16;
29
        In_Meta_Length
                                          : in T_SLV_8;
        In_Meta_Protocol
30
        -- OUT port
31
        Out_Valid
                                          : out std logic;
32
        Out_Data
                                          : out T_SLV_8;
33
        Out_SOF
                                          : out std_logic;
34
        Out_EOF
                                          : out std_logic;
35
        Out_Ack
                                         : in std_logic;
36
        Out_Meta_rst
                                         : in std_logic;
37
        Out_Meta_SrcMACAddress_nxt : in std_logic;
38
        Out_Meta_SrcMACAddress_Data
                                        : out T_SLV_8;
39
40
        Out_Meta_DestMACAddress_nxt
                                         : in std_logic;
41
        Out_Meta_DestMACAddress_Data : out T_SLV_8;
        Out_Meta_EthType
                                         : out T_SLV_16;
42
        Out_Meta_SrcIPAddress_nxt
                                        : in std_logic;
43
       Out_Meta_SrcIPAddress_Data : out T_SLV_8;
Out_Meta_DestIPAddress_nxt : in std_logic;
Out_Meta_DestIPAddress_Data : out T_SLV_8;
44
45
46
         Out_Meta_TrafficClass
                                            : out T_SLV_8;
47
         Out_Meta_FlowLabel
                                            : out T_SLV_24;
48
49
        Out_Meta_Length
                                          : out T_SLV_16;
        Out_Meta_Protocol
                                          : out T_SLV_8;
50
        Out_Meta_SrcPort
                                          : out T_SLV_16;
51
        Out_Meta_DestPort
                                          : out T_SLV_16
52
     );
53
   end entity;
```

Source file: net/udp/udp\_RX.vhdl

#### PoC.net.udp.TX

Todo: No documentation available.

#### **Entity Declaration:**

```
Clock
                                     : in std_logic;
7
       Reset
                                     : in std_logic;
8
       -- IN port
       In_Valid
                                    : in std_logic;
       In_Data
                                    : in T_SLV_8;
11
       In_SOF
                                    : in std_logic;
12
       In_EOF
                                    : in std_logic;
13
       In_Ack
                                    : out std_logic;
14
       In_Meta_rst
                                    : out std_logic;
15
       In_Meta_SrcIPAddress_nxt : out std_logic;
In_Meta_SrcIPAddress_Data : in T_SLV_8;
16
17
18
       In_Meta_DestIPAddress_nxt
                                     : out std_logic;
       In_Meta_DestIPAddress_Data : in T_SLV_8;
19
                                     : in T_SLV_16;
20
       In_Meta_SrcPort
                                    : in T_SLV_16;
21
       In_Meta_DestPort
                                    : in T_SLV_16;
       In_Meta_Length
22
                                    : in T_SLV_16;
       In_Meta_Checksum
23
       -- OUT port
24
       Out_Valid
                                    : out std_logic;
25
       Out_Data
                                    : out T_SLV_8;
26
       Out_SOF
                                    : out std_logic;
27
       Out_EOF
                                    : out std_logic;
28
       Out_Ack
                                    : in std_logic;
29
       Out_Meta_rst
                                    : in std_logic;
       Out_Meta_SrcIPAddress_nxt : in std_logic;
31
       Out_Meta_SrcIPAddress_Data : out T_SLV_8;
32
33
       Out_Meta_DestIPAddress_nxt : in std_logic;
       Out_Meta_DestIPAddress_Data : out T_SLV_8;
34
35
       Out_Meta_Length
                           : out T_SLV_16
36
     );
   end entity;
37
```

Source file: net/udp/udp\_TX.vhdl

#### PoC.net.udp.FrameLoopback

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity udp_FrameLoopback is
     generic (
2
       IP VERSION
                                      : positive
                                                           := 6;
       MAX_FRAMES
                                                            := 4
                                      : positive
4
     );
     port (
6
      Clock
                                      : in std_logic;
      Reset
                                     : in std_logic;
       -- IN port
       In_Valid
                                     : in std_logic;
11
       In_Data
                                     : in T_SLV_8;
                                     : in std_logic;
       In_SOF
12
       In_EOF
                                     : in std_logic;
13
       In_Ack
                                     : out std_logic;
14
       In_Meta_rst
                                     : out std_logic;
15
       In_Meta_DestIPAddress_nxt : out std_logic;
16
```

(continues on next page)

```
In_Meta_DestIPAddress_Data : in T_SLV_8;
17
      18
19
      In_Meta_DestPort
                                 : in T_NET_UDP_PORT;
      In_Meta_SrcPort
                                  : in T_NET_UDP_PORT;
21
      -- OUT port
22
      Out_Valid
                                  : out std_logic;
23
      Out_Data
                                  : out T_SLV_8;
24
      Out_SOF
                                  : out std_logic;
25
      Out_EOF
                                  : out std_logic;
26
      Out_Ack
                                  : in std_logic;
27
28
      Out_Meta_rst
                                  : in std_logic;
29
      Out_Meta_DestIPAddress_nxt
                                  : in
                                        std_logic;
      Out_Meta_DestIPAddress_Data : out T_SLV_8;
30
31
      Out_Meta_SrcIPAddress_nxt
                                  : in std_logic;
      Out_Meta_SrcIPAddress_Data
32
                                  : out T_SLV_8;
                                 : out T_NET_UDP_PORT;
      Out_Meta_DestPort
33
      Out_Meta_SrcPort
                                  : out T_NET_UDP_PORT
34
    );
35
   end entity;
36
```

Source file: net/udp/udp\_FrameLoopback.vhdl

## PoC.net.udp.Wrapper

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity udp_Wrapper is
2
     generic (
       DEBUG
                                          : boolean
                                                                          := FALSE;
3
                                          : positive
       IP_VERSION
                                                                          := 6;
       PORTPAIRS
                                          : T_NET_UDP_PORTPAIR_VECTOR := (0 => (x
5
   \rightarrow "0000", x"0000"))
     );
6
     port (
7
       Clock
                                          : in std_logic;
8
       Reset.
                                           : in std_logic;
       -- from IP layer
10
       IP_TX_Valid
                                          : out std_logic;
11
       IP_TX_Data
                                          : out T_SLV_8;
12
       IP_TX_SOF
                                          : out std_logic;
13
       IP TX EOF
                                          : out std logic;
14
       IP_TX_Ack
                                          : in std_logic;
15
       IP_TX_Meta_rst
                                         : in std_logic;
16
       IP_TX_Meta_SrcIPAddress_nxt
                                         : in std_logic;
17
       IP_TX_Meta_SrcIPAddress_Data
                                         : out T_SLV_8;
18
       IP_TX_Meta_DestIPAddress_nxt
                                         : in std_logic;
19
       IP_TX_Meta_DestIPAddress_Data
                                         : out T_SLV_8;
21
       IP_TX_Meta_Length
                                          : out T_SLV_16;
       -- to IP layer
22
       IP_RX_Valid
                                          : in std_logic;
23
       IP_RX_Data
                                          : in T_SLV_8;
24
       IP_RX_SOF
                                          : in std_logic;
2.5
       IP_RX_EOF
                                          : in std logic;
26
```

```
27
       IP_RX_Ack
                                          : out std_logic;
28
       IP_RX_Meta_rst
                                          : out std logic;
       IP_RX_Meta_SrcMACAddress_nxt
                                         : out std_logic;
       IP_RX_Meta_SrcMACAddress_Data
                                         : in T_SLV_8;
       IP_RX_Meta_DestMACAddress_nxt
                                         : out std_logic;
31
       IP_RX_Meta_DestMACAddress_Data
32
                                          : in T_SLV_8;
       IP_RX_Meta_EthType
33
                                          : in T_SLV_16;
       IP_RX_Meta_SrcIPAddress_nxt
                                          : out std_logic;
34
                                          : in T_SLV_8;
       IP_RX_Meta_SrcIPAddress_Data
35
       IP_RX_Meta_DestIPAddress_nxt
                                          : out std_logic;
36
       IP_RX_Meta_DestIPAddress_Data
                                          : in T_SLV_8;
37
38
         IP_RX_Meta_TrafficClass
                                             : in T_SLV_8;
39
         IP_RX_Meta_FlowLabel
                                             : in T_SLV_24;
40
       IP_RX_Meta_Length
                                           : in T_SLV_16;
                                           : in T_SLV_8;
41
       IP_RX_Meta_Protocol
42
       -- from upper layer
       TX_Valid
                                           : in std_logic_vector(PORTPAIRS'length - 1_
43
    →downto 0);
                                           : in T_SLVV_8 (PORTPAIRS'length - 1 downto_
       TX Data
44
   \hookrightarrow 0);
       TX_SOF
                                           : in std_logic_vector(PORTPAIRS'length - 1_
45
   →downto 0);
                                           : in std_logic_vector(PORTPAIRS'length - 1_
       TX EOF
46
    →downto 0);
       TX_Ack
                                           : out std_logic_vector(PORTPAIRS'length - 1_
    →downto 0);
48
       TX_Meta_rst
                                          : out std_logic_vector(PORTPAIRS'length - 1_
    →downto 0);
49
       TX_Meta_SrcIPAddress_nxt
                                          : out std_logic_vector(PORTPAIRS'length - 1_
    →downto 0);
       TX_Meta_SrcIPAddress_Data
                                          : in T_SLVV_8 (PORTPAIRS'length - 1 downto...
50
    →0);
       TX_Meta_DestIPAddress_nxt
                                          : out std_logic_vector(PORTPAIRS'length - 1_
51
    →downto 0);
       TX_Meta_DestIPAddress_Data
                                          : in T_SLVV_8 (PORTPAIRS'length - 1 downto_
    →0);
                                           : in T_SLVV_16(PORTPAIRS'length - 1 downto_
53
       TX_Meta_SrcPort
    \hookrightarrow 0);
                                           : in T_SLVV_16(PORTPAIRS'length - 1 downto_
       TX_Meta_DestPort
54
    \hookrightarrow 0);
                                           : in T_SLVV_16 (PORTPAIRS'length - 1 downto...
       TX_Meta_Length
55
       -- to upper layer
56
       RX_Valid
                                           : out std_logic_vector(PORTPAIRS'length - 1_
57
    →downto 0);
      RX_Data
                                           : out T_SLVV_8 (PORTPAIRS'length - 1 downto_
    \hookrightarrow0);
                                           : out std_logic_vector(PORTPAIRS'length - 1_
       RX_SOF
59
   →downto 0);
       RX EOF
                                           : out std_logic_vector(PORTPAIRS'length - 1,,
60
   →downto 0);
       RX Ack
                                           : in std_logic_vector(PORTPAIRS'length - 1...
61
   →downto 0);
                                           : in std_logic_vector(PORTPAIRS'length - 1_
62
       RX_Meta_rst
    →downto 0);
       RX_Meta_SrcMACAddress_nxt
                                          : in std_logic_vector(PORTPAIRS'length - 1_
63
    →downto 0);
       RX_Meta_SrcMACAddress_Data
                                          : out T_SLVV_8 (PORTPAIRS'length - 1 downto...
64
   →0);
                                          : in std_logic_vector(PORTPAIRS'length - 1,
      RX_Meta_DestMACAddress_nxt
65
   →downto 0);
```

(continues on next page)

```
: out T_SLVV_8 (PORTPAIRS'length - 1 downto_
       RX_Meta_DestMACAddress_Data
66
       RX_Meta_EthType
                                           : out T_SLVV_16(PORTPAIRS'length - 1 downto...
    \hookrightarrow0);
                                           : in std_logic_vector(PORTPAIRS'length - 1_
       RX_Meta_SrcIPAddress_nxt
    →downto 0);
                                           : out T_SLVV_8 (PORTPAIRS'length - 1 downto_
       RX_Meta_SrcIPAddress_Data
69
    \hookrightarrow 0);
       RX_Meta_DestIPAddress_nxt
                                           : in std_logic_vector(PORTPAIRS'length - 1_
70
    →downto 0);
       RX_Meta_DestIPAddress_Data
                                           : out T_SLVV_8 (PORTPAIRS'length - 1 downto_
71
         RX_Meta_TrafficClass
                                              : out T_SLVV_8 (PORTPAIRS'length - 1 downto_
72
    → 0);
                                              : out T_SLVV_24 (PORTPAIRS'length - 1_
73
         RX_Meta_FlowLabel
    →downto 0);
                                           : out T_SLVV_16(PORTPAIRS'length - 1 downto_
       RX_Meta_Length
74
    ⇔0);
                                            : out T_SLVV_8 (PORTPAIRS'length - 1 downto_
       RX_Meta_Protocol
75
    \hookrightarrow 0);
       RX_Meta_SrcPort
                                           : out T_SLVV_16 (PORTPAIRS'length - 1 downto_
76
    ⇔0);
       RX_Meta_DestPort
                                            : out T_SLVV_16(PORTPAIRS'length - 1 downto_
77
    \hookrightarrow 0)
    );
   end entity;
```

Source file: net/udp/udp\_Wrapper.vhdl

# 7.13.11 PoC.net Package

Source file: net.pkg.vhdl

# 7.13.12 PoC.net.FrameChecksum

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity net_FrameChecksum is
1
2
     generic (
       MAX_FRAMES
                                       : positive
                                                         := 8;
3
                                       : positive
       MAX_FRAME_LENGTH
                                                          := 2048;
4
                                                          := (0 => 8);
       META_BITS
                                       : T_POSVEC
5
       META_FIFO_DEPTH
                                       : T_POSVEC
                                                          := (0 => 16)
6
7
     );
     port (
8
       Clock
                                       : in std_logic;
9
                                       : in std_logic;
10
       Reset
       -- IN port
11
       In_Valid
                                       : in std_logic;
12
       In_Data
                                       : in T_SLV_8;
13
       In_SOF
                                       : in std_logic;
14
       In_EOF
                                       : in std_logic;
15
       In_Ack
                                       : out std_logic;
16
```

```
: out std_logic;
17
       In_Meta_rst
       In_Meta_nxt
                                      : out std_logic_vector(META_BITS'length - 1_
18

→downto 0);
       In_Meta_Data
                                      : in std_logic_vector(isum(META_BITS) - 1_
    →downto 0);
20
       -- OUT port
       Out_Valid
                                      : out std_logic;
21
       Out_Data
                                      : out T_SLV_8;
22
       Out_SOF
                                      : out std_logic;
23
       Out_EOF
                                      : out std_logic;
24
                                      : in std_logic;
       Out_Ack
25
       Out_Meta_rst
                                      : in std_logic;
26
27
       Out_Meta_nxt
                                      : in std_logic_vector(META_BITS'length - 1_
    →downto 0);
28
      Out_Meta_Data
                                      : out std_logic_vector(isum(META_BITS) - 1_
   →downto 0);
       Out_Meta_Length
                                      : out T_SLV_16;
29
       Out_Meta_Checksum
                                      : out T_SLV_16
30
     );
31
   end entity;
32
```

Source file: net/net\_FrameChecksum.vhdl

# 7.13.13 PoC.net.FrameLoopback

**Todo:** No documentation available.

## **Entity Declaration:**

```
entity FrameLoopback is
     generic (
2
       DATA_BW
                                                    := 8;
                                  : positive
       META_BW
                                  : natural
                                                     := 0
     port (
       Clock
                                  : in std_logic;
       Reset
                                  : in std_logic;
       In_Valid
                                  : in std_logic;
10
       In_Data
                                  : in std_logic_vector(DATA_BW - 1 downto 0);
11
                                  : in std_logic_vector(META_BW - 1 downto 0);
       In_Meta
12
       In_SOF
                                  : in std_logic;
13
       In_EOF
                                  : in std_logic;
14
       In_Ack
                                  : out std_logic;
15
16
17
       Out_Valid
18
                                 : out std_logic;
       Out_Data
                                  : out std_logic_vector(DATA_BW - 1 downto 0);
19
       Out_Meta
                                  : out std_logic_vector(META_BW - 1 downto 0);
20
       Out_SOF
                                  : out std_logic;
21
       Out_EOF
                                  : out std_logic;
22
       Out_Ack
                                  : in std_logic
23
     );
24
   end entity;
25
```

Source file: net/net\_FrameLoopback.vhdl

# 7.14 PoC.sort

These are sorting entities....

#### **Sub-Namespaces**

• PoC.sort.sortnet

#### **Entities**

- IP:sort ExpireList
- IP:sort\_InsertSort
- PoC.sort.LeastFrequentlyUsed
- PoC.sort.lru cache
- PoC.sort.lru\_list

### 7.14.1 PoC.sort.sortnet

This sub-namespace contains sorting network implementations.

#### **Entities**

- PoC.sort.sortnet.BitonicSort
- PoC.sort.sortnet.MergeSort\_Streamed
- PoC.sort.sortnet.OddEvenMergeSort
- PoC.sort.sortnet.OddEvenSort
- PoC.sort.sortnet.Stream\_Adapter
- PoC.sort.sortnet.Stream\_Adapter2
- $\bullet \ \textit{PoC.sort.sortnet.Transform}$

#### **PoC.sort.sortnet Package**

```
type T_SORTNET_IMPL is (
   SORT_SORTNET_IMPL_ODDEVEN_SORT,
   SORT_SORTNET_IMPL_ODDEVEN_MERGESORT,
   SORT_SORTNET_IMPL_BITONIC_SORT
);
```

#### T\_SORTNET\_IMPL


**SORT\_SORTNET\_IMPL\_ODDEVEN\_SORT** Instantiate a *PoC.sort.sortnet.OddEvenSort* sorting network.

**SORT\_SORTNET\_IMPL\_ODDEVEN\_MERGESORT** Instantiate a *PoC.sort.sortnet.OddEvenMergeSort* sorting network.

**SORT\_SORTNET\_IMPL\_BITONIC\_SORT** Instantiate a *PoC.sort.sortnet.BitonicSort* sorting network.

Source file: sortnet.pkg.vhdl

#### PoC.sort.sortnet.BitonicSort



This sorting network uses the bitonic sort algorithm.

### **Entity Declaration:**

```
entity sortnet_BitonicSort is
     generic (
2
       INPUTS
                            : positive := 32; -- input count
      KEY_BITS
                            : positive := 32;
                                                   -- the first KEY_BITS of In_Data_
                            ritera (key)
: positive := 64;
:= 2;
   →are used as a sorting critera (key)
      DATA_BITS
                                                   -- inclusive KEY_BITS
                                                   -- additional bits, not sorted
      META_BITS
6
   →but delayed as long as In_Data
      PIPELINE_STAGE_AFTER : natural := 2;
                                                   -- add a pipline stage after n
7
   →sorting stages
      ADD_INPUT_REGISTERS : boolean := FALSE;
       ADD_OUTPUT_REGISTERS : boolean := TRUE
9
10
     );
     port (
11
       Clock
                 : in std_logic;
12
       Reset
                  : in std_logic;
13
14
       Inverse
                  : in std_logic
15
16
17
       In_Valid
                  : in std_logic;
                  : in std_logic;
18
       In_IsKey
                  : in T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
19
       In_Data
                  : in std_logic_vector(META_BITS - 1 downto 0);
20
       In_Meta
21
       Out_Valid : out std_logic;
22
       Out_IsKey : out std_logic;
23
       Out_Data
                 : out T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
24
                : out std_logic_vector(META_BITS - 1 downto 0)
       Out_Meta
25
     );
26
   end entity;
```

Source file: sort/sortnet/sortnet\_BitonicSort.vhdl

### PoC.sort.sortnet.MergeSort\_Streamed

**Todo:** No documentation available.

7.14. PoC.sort 189

#### **Entity Declaration:**

```
entity sortnet_MergeSort_Streamed is
2
     generic (
       FIFO_DEPTH : positive
                               := 32;
                              := 32;
       KEY_BITS : positive
4
                               := 32
       DATA_BITS : positive
5
6
     );
     port (
7
       Clock
              : in std_logic;
8
       Reset
                 : in std_logic;
9
10
       Inverse : in std_logic
                                   := '0';
11
12
       In_Valid : in std_logic;
13
       In_Data : in std_logic_vector(DATA_BITS - 1 downto 0);
14
       In_SOF : in std_logic;
15
       In_IsKey : in std_logic;
16
       In_EOF : in std_logic;
17
       In_Ack : out std_logic;
18
19
       Out_Sync : out std_logic;
20
       Out_Valid : out std_logic;
21
22
       Out_Data : out std_logic_vector(DATA_BITS - 1 downto 0);
       Out_SOF : out std_logic;
23
       Out_IsKey : out std_logic;
24
       Out_EOF : out std_logic;
25
       Out_Ack : in std_logic
26
     );
2.7
   end entity;
28
```

Source file: sort/sortnet/sortnet\_MergeSort\_Streamed.vhdl

### PoC.sort.sortnet.OddEvenMergeSort

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity sortnet_OddEvenMergeSort is
2
    generic (
      INPUTS
                           : positive := 128; -- input count
      KEY_BITS
                           : positive := 32; -- the first KEY_BITS of In_Data_
   →are used as a sorting critera (key)
      DATA_BITS : positive := 32;
                                                -- inclusive KEY_BITS
5
                                                -- additional bits, not sorted but
      META_BITS
                           : natural := 2;
6

→ delayed as long as In_Data

      PIPELINE_STAGE_AFTER : natural := 2; -- add a pipline stage after n.
7
   ⇒sorting stages
      ADD_INPUT_REGISTERS
                          : boolean
                                      := FALSE; --
8
      ADD_OUTPUT_REGISTERS : boolean
                                      := TRUE
9
    );
10
11
    port (
      Clock
                  : in std_logic;
12
      Reset.
                  : in std_logic;
13
14
      Inverse : in std_logic
                                   := '0';
15
```

```
16
       In_Valid : in std_logic;
17
       In_IsKey : in std_logic;
18
                 : in T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
19
                  : in std_logic_vector(META_BITS - 1 downto 0);
       In_Meta
20
21
       Out_Valid : out std_logic;
22
       Out_IsKey : out std_logic;
23
       Out_Data : out T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
24
       Out_Meta
                  : out std_logic_vector(META_BITS - 1 downto 0)
25
     );
26
27
   end entity;
```

Source file: sort/sortnet/sortnet\_OddEvenMergeSort.vhdl

#### PoC.sort.sortnet.OddEvenSort

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity sortnet_OddEvenSort is
     generic (
2
                             : positive := 8;
                                                 -- input count
3
                             : positive := 32;
       KEY_BITS
                                                   -- the first KEY_BITS of In_Data_.
   →are used as a sorting critera (key)
       DATA_BITS
                            : positive := 32;
                                                   -- inclusive KEY_BITS
       META_BITS
                             : natural := 2;
                                                  -- additional bits, not sorted but
   →delayed as long as In_Data
7
      PIPELINE_STAGE_AFTER : natural := 2;
                                                   -- add a pipline stage after n_
   \hookrightarrowsorting stages
       ADD_INPUT_REGISTERS
                            : boolean := FALSE; --
8
       ADD_OUTPUT_REGISTERS : boolean
                                        := TRUE
Q
     );
10
     port (
11
       Clock
                   : in std_logic;
12
                   : in std_logic;
13
14
                  : in std_logic := '0';
       Inverse
15
16
       In_Valid
                : in std_logic;
17
       In_IsKey
                : in std_logic;
18
                  : in T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
       In Data
19
       In_Meta
                  : in std_logic_vector(META_BITS - 1 downto 0);
20
21
       Out_Valid : out std_logic;
22
       Out_IsKey : out std_logic;
23
       Out_Data : out T_SLM(INPUTS - 1 downto 0, DATA_BITS - 1 downto 0);
       Out_Meta : out std_logic_vector(META_BITS - 1 downto 0)
25
     );
26
27
   end entity;
```

Source file: sort/sortnet/sortnet\_OddEvenSort.vhdl

### PoC.sort.sortnet.Stream\_Adapter

7.14. PoC.sort 191

**Todo:** No documentation available.

#### **Entity Declaration:**

```
entity sortnet_Stream_Adapter is
       generic (
2
         STREAM_DATA_BITS : positive := 32;
STREAM_META_BITS : positive := 2;
         STREAM_META_BITS
SORTNET_IMPL
SORTNET_SIZE
         SORTNET_IMFE

SORTNET_SIZE : positive

SORTNET_KEY_BITS : positive := 32;

SORTNET_DATA_BITS : natural := 32;

THERESE : boolean := FALSE
                                     : T_SORTNET_IMPL := SORT_SORTNET_IMPL_ODDEVEN_MERGESORT;
8
9
       );
10
11
       port (
                  : in std_logic;
: in std logic;
         Clock
12
                         : in std_logic;
         Reset
13
14
         In_Valid : in std_logic;
15
         In_IsKey : in std_logic;
In_Data : in std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
In_Meta : in std_logic_vector(STREAM_META_BITS - 1 downto 0);
16
17
18
         In_Ack
                        : out std_logic;
19
20
         Out_Valid : out std_logic;
21
         Out_IsKey : out std_logic;
22
         Out_Data : out std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
23
         Out_Meta : out std_logic_vector(STREAM_META_BITS - 1 downto 0);
24
         Out_Ack
25
                        : in std_logic
26
      );
    end entity;
27
```

Source file: sort/sortnet/sortnet\_Stream\_Adapter.vhdl

## PoC.sort.sortnet.Stream\_Adapter2

Todo: No documentation available.

#### **Entity Declaration:**

```
entity sortnet_Stream_Adapter2 is
    generic (
2
      STREAM_DATA_DITS
                         : positive
                                         := 32;
                                    := 2;
:= 2;
                         : positive
                         : positive
      DATA COLUMNS
                         : T_SORTNET_IMPL := SORT_SORTNET_IMPL_ODDEVEN_MERGESORT;
      SORTNET_IMPL
      SORTNET_SIZE
                         : positive
                                         := 32;
      SORTNET_KEY_BITS
                         : positive
                                         := 32;
      SORTNET_DATA_BITS
                         : natural
                                         := 32;
      SORTNET_REG_AFTER
                        : natural
                                         := 2;
10
      MERGENET_STAGES
                       : positive
11
                                         := 2
12
    );
    port (
```

```
Clock
                   : in std_logic;
14
                   : in std_logic;
15
       Reset
16
       Inverse
                  : in std_logic
                                         := '0';
17
18
       In_Valid : in std_logic;
19
       In_Data
                  : in std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
20
       In_Meta
                  : in std_logic_vector(STREAM_META_BITS - 1 downto 0);
21
       In_SOF
                  : in std_logic;
22
       In_IsKey : in std_logic;
23
       In_EOF
                   : in std_logic;
24
25
       In_Ack
                   : out std_logic;
26
27
       Out_Valid
                  : out std_logic;
                   : out std_logic_vector(STREAM_DATA_BITS - 1 downto 0);
28
       Out_Data
                   : out std_logic_vector(STREAM_META_BITS - 1 downto 0);
29
       Out_Meta
       Out_SOF
                   : out std_logic;
30
       Out_IsKey : out std_logic;
31
       Out_EOF
                  : out std_logic;
32
       Out_Ack
                  : in std_logic
33
     );
34
   end entity;
35
```

Source file: sort/sortnet/sortnet\_Stream\_Adapter2.vhdl

#### PoC.sort.sortnet.Transform

**Todo:** No documentation available.

### **Entity Declaration:**

```
entity sortnet_Transform is
1
     generic (
2
                   : positive
                                := 16;
       ROWS
3
       COLUMNS
                   : positive
                                 := 4;
       DATA_BITS : positive
5
     );
6
     port (
7
       Clock
                : in std_logic;
8
                 : in std_logic;
9
       Reset
10
       In_Valid : in std_logic;
11
       In_Data : in T_SLM(ROWS - 1 downto 0, DATA_BITS - 1 downto 0);
12
                : in std_logic;
       In SOF
13
       In_EOF : in std_logic;
14
15
       Out_Valid : out std_logic;
16
       Out_Data : out T_SLM(COLUMNS - 1 downto 0, DATA_BITS - 1 downto 0);
17
       Out_SOF : out std_logic;
18
       Out_EOF : out std_logic
19
20
     );
   end entity;
21
```

Source file: sort/sortnet/sortnet\_Transform.vhdl

7.14. PoC.sort 193

# 7.14.2 PoC.sort.ExpireList

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: sort/sort\_ExpireList.vhdl

### 7.14.3 PoC.sort.InsertSort

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: sort/sort\_InsertSort.vhdl

# 7.14.4 PoC.sort.LeastFrequentlyUsed

Todo: No documentation available.

# **Entity Declaration:**

Source file: sort/sort\_LeastFrequentlyUsed.vhdl

# 7.14.5 PoC.sort.lru cache

This is an optimized implementation of sort\_lru\_list to be used for caches. Only keys are stored within this list, and these keys are the index of the cache lines. The list initially contains all indizes from 0 to ELEMENTS-1. The least-recently used index KeyOut is always valid.

The first outputed least-recently used index will be ELEMENTS-1.

The inputs Insert, Free, KeyIn, and Reset are synchronous to the rising-edge of the clock clock. All control signals are high-active.

### **Supported operations:**

- Insert: Mark index KeyIn as recently used, e.g., when a cache-line was accessed.
- Free: Mark index KeyIn as least-recently used. Apply this operation, when a cache-line gets invalidated.

### **Entity Declaration:**

```
entity sort lru cache is
1
     generic (
2
      ELEMENTS
                     : positive
                                     := 32
3
     );
     port (
5
             : in std_logic;
      Clock
       Reset : in std_logic;
      Insert : in std_logic;
9
       Free
             : in std logic;
10
       KeyIn : in std_logic_vector(log2ceilnz(ELEMENTS) - 1 downto 0);
11
12
       KeyOut : out std_logic_vector(log2ceilnz(ELEMENTS) - 1 downto 0)
13
     );
   end entity;
```

Source file: sort/sort\_lru\_cache.vhdl

# 7.14.6 PoC.sort.lru\_list

List storing (key, value) pairs. The least-recently inserted pair is outputed on DataOut if Valid = '1'. If Valid = '0', then the list empty.

The inputs Insert, Remove, DataIn, and Reset are synchronous to the rising-edge of the clock clock. All control signals are high-active.

#### **Supported operations:**

- Insert: Insert DataIn as recently used (key, value) pair. If key is already within the list, then the corresponding value is updated and the pair is moved to the recently used position.
- **Remove:** Remove (key, value) pair with the given key. The list is not modified if key is not within the list.

#### **Entity Declaration:**

```
entity sort_lru_list is
     generic (
2
       ELEMENTS
                                  : positive
                                                                      := 16;
       KEY_BITS
                                  : positive
                                                                      := 4;
       DATA_BITS
                                  : positive
                                                                      := 8;
       INITIAL_ELEMENTS
                                  : T_SLM
                                                                     := (0 to 15 => (0_
   →to 7 => '0'));
       INITIAL_VALIDS
                                 : std_logic_vector
                                                                     := (0 to 15 => '0')
7
     );
8
     port (
9
       Clock
                                  : in std_logic;
10
       Reset
                                  : in std_logic;
11
12
       Insert
                                  : in std_logic;
13
14
       Remove
                                  : in std_logic;
       DataIn
                                  : in std_logic_vector(DATA_BITS - 1 downto 0);
15
16
       Valid
                                 : out std_logic;
17
       DataOut
                                  : out std_logic_vector(DATA_BITS - 1 downto 0)
18
     );
19
   end entity;
20
```

Source file: sort/sort\_lru\_list.vhdl

7.14. PoC.sort 195

# 7.15 PoC.xil

This namespace is for Xilinx specific modules.

### **Sub-Namespaces**

- PoC.xil.mig
- PoC.xil.reconfig

#### **Entities**

- PoC.xil.BSCAN
- PoC.xil.ChipScopeICON
- PoC.xil.DRP BusMux
- PoC.xil.DRP\_BusSync
- PoC.xil.ICAP
- PoC.xil.Reconfigurator
- PoC.xil.SystemMonitor
- IP:xil\_SystemMonitor\_Virtex6
- IP:xil\_SystemMonitor\_Series7

# 7.15.1 PoC.xil.mig

The namespace PoC.xil.mig offers pre-configured memory controllers generated with Xilinx's Memory Interface Generator (MIG).

- for Spartan-6 boards:
  - mig\_Atlys\_1x128 A DDR2 memory controller for the Digilent Atlys board.
- for Kintex-7 boards:
  - mig\_KC705\_MT8JTF12864HZ\_1G6 A DDR3 memory controller for the Xilinx KC705 board.
- for Virtex-7 boards:

# mig\_Atlys\_1x128

This DDR2 memory controller is pre-configured for the Digilent Atlys development board. The board is equipped with a single 1 GiBit DDR2 memory chip (128 MiByte) from MIRA (MIRA P3R1GE3EGF G8E DDR2).

Run the following two steps to create the IP core:

- 1. Generate the source files from the IP core using Xilinx MIG and afterwards patch them PS> .\poc.ps1 coregen PoC.xil.mig.Atlys\_1x128 --board=Atlys
- 2. Compile the patched sources into a ready to use netlist (\*.ngc) and constraint file (\*.ucf) PS> .\poc.ps1 xst PoC.xil.mig.Atlys\_1x128 --board=Atlys

#### See also:

*Using PoC -> Synthesis* For how to run Core Generator and XST from PoC.

#### mig KC705 MT8JTF12864HZ 1G6

This DDR2 memory controller is pre-configured for the Xilinx KC705 development board. The board is equipped with a single 1 GiBit DDR3 memory chip (128 MiByte) from Micron Technology (MT8JTF12864HZ-1G6G1).

Run the following two steps to create the IP core:

- 1. Generate the source files from the IP core using Xilinx MIG and afterwards patch them PS> .\poc.ps1 coregen PoC.xil.mig.KC705\_MT8JTF12864HZ\_1G6 --board=KC705
- 2. Compile the patched sources into a ready to use netlist (\*.ngc) and constraint file (\*.ucf) PS> .\poc.ps1 xst PoC.xil.mig.KC705\_MT8JTF12864HZ\_1G6 --board=KC705

#### See also:

*Using PoC -> Synthesis* For how to run Core Generator and XST from PoC.

# 7.15.2 PoC.xil.reconfig

These are reconfig entities....

#### **Entities**

- PoC.xil.reconfig.icap\_fsm
- PoC.xil.reconfig.icap\_wrapper

## PoC.xil.reconfig.icap\_fsm

This module parses the data stream to the Xilinx "Internal Configuration Access Port" (ICAP) primitives to generate control signals. Tested on:

- Virtex-6
- Virtex-7

### **Entity Declaration:**

```
entity reconfig_icap_fsm is
     port (
2
       clk
                 : in std_logic;
               : in std_logic;
                                             -- high-active reset
       -- interface to connect to the icap
       icap_in
               : out std_logic_vector(31 downto 0); -- data that will go into_
6
   →the icap
                  : in std_logic_vector(31 downto 0); -- data from the icap
       icap_out
7
       icap_csb : out std_logic;
                  : out std_logic;
       icap_rw
10
       -- data interface, no internal fifos
11
                : in std_logic_vector(31 downto 0); -- new configuration data
       in_data
12
       in_data_valid : in std_logic;
in_data_rden : out std_logic;
                                                -- input data is valid
13
                                                 -- possible to send data
14
       out_data : out std_logic_vector(31 downto 0); -- data read from the fifo
15
       out_data_valid : out std_logic;
                                                 -- data from icap is valid
16
       out_data_full : in std_logic;
                                                 -- receiving buffer is full, halt
17
   -icap
18
       -- control structures
19
20
                 : out std_logic_vector(31 downto 0) -- status vector
21
     );
   end reconfig_icap_fsm;
22
```

7.15. PoC.xil 197

Source file: xil/reconfig/reconfig\_icap\_fsm.vhdl

### PoC.xil.reconfig.icap\_wrapper

This module was designed to connect the Xilinx "Internal Configuration Access Port" (ICAP) to a PCIe endpoint on a Dini board. Tested on:

tbd

#### **Entity Declaration:**

```
entity reconfig_icap_wrapper is
2
      generic (
        MIN_DEPTH_OUT : positive := 256;
MIN_DEPTH_IN : positive := 256
      );
      port (
        clk : in std_logic;
reset : in std_logic;
clk_icap : in std_logic;
                                            -- clock signal for ICAP, max 100 MHz (double...
9
    ⇔check with manual)
10
        icap_busy : out std_logic; -- the ICAP is processing the data
icap_readback : out std_logic; -- high during a readback
11
12
         icap_partial_res: out std_logic; -- high during reconfiguration
13
14
         -- data in
15
        write_put : in std_logic;
16
        write_full : out std_logic;
write_data : in std_logic_vector(31 downto 0);
17
18
        write_done : in std_logic;
                                               -- high pulse/edge after all data was written
19
20
         -- data out
21
        read_got : in std_logic;
22
         read_valid : out std_logic;
23
         read_data
                       : out std_logic_vector(31 downto 0)
24
25
      );
   end reconfig_icap_wrapper;
```

Source file: xil/reconfig/reconfig\_icap\_wrapper.vhdl

# 7.15.3 PoC.xil Package

This package holds all component declarations for this namespace.

Source file: xil.pkg.vhdl

#### 7.15.4 PoC.xil.BSCAN

This module wraps Xilinx "Boundary Scan" (JTAG) primitives in a generic module. Supported devices are:

- Spartan-3, Spartan-6
- Virtex-5, Virtex-6
- Series-7 (Artix-7, Kintex-7, Virtex-7, Zynq-7000)

### **Entity Declaration:**

```
entity xil_BSCAN is
       generic (
2
          JTAG_CHAIN
                                     : natural;
          DISABLE_JTAG
                                     : boolean
                                                         := FALSE
       );
       port (
          Reset
                                     : out std_logic;
                                     : out std_logic;
          RunTest
8
                                     : out std_logic;
          Sel
          Capture
                                     : out std_logic;
10
         drck
Shift : out std_logic;
Test_Clock : out std_logic;
Test_DataIn : out std_logic;
Test_DataOut : in std_logic;
Test_ModeSelect : out std_logic;
'Indate : out std_logic;
11
12
13
14
15
16
17
       );
18
    end entity;
19
```

Source file: xil/xil\_BSCAN.vhdl

# 7.15.5 PoC.xil.ChipScopelCON

This module wraps 15 ChipScope ICON IP core netlists generated from ChipScope ICON xco files. The generic parameter PORTS selects the appropriate ICON instance with 1 to 15 ICON ControlBus ports. Each ControlBus port is of type T\_XIL\_CHIPSCOPE\_CONTROL and of mode inout.

### Compile required CoreGenerator IP Cores to Netlists with PoC

Please use the provided Xilinx ISE compile command ise in PoC to recreate the needed source and netlist files on your local machine.

```
cd PoCRoot .\poc.ps1 ise PoC.xil.ChipScopeICON --board=KC705
```

### **Entity Declaration:**

```
entity xil_ChipScopeICON is
generic (
    PORTS : positive

);
port (
    ControlBus : inout T_XIL_CHIPSCOPE_CONTROL_VECTOR(PORTS - 1 downto 0)

);
end entity;
```

#### See also:

*Using PoC -> Synthesis* For how to run synthesis with PoC and CoreGenerator.

Source file: xil/xil\_ChipScopeICON.vhdl

7.15. PoC.xil 199

# 7.15.6 PoC.xil.DRP BusMux

Todo: No documentation available.

# **Entity Declaration:**

Source file: xil/xil\_DRP\_BusMux.vhdl

# 7.15.7 PoC.xil.DRP\_BusSync

**Todo:** No documentation available.

# **Entity Declaration:**

Source file: xil/xil\_DRP\_BusSync.vhdl

#### 7.15.8 PoC.xil.ICAP

This module wraps Xilinx "Internal Configuration Access Port" (ICAP) primitives in a generic module. Supported devices are:

- Spartan-6
- Virtex-4, Virtex-5, Virtex-6
- Series-7 (Artix-7, Kintex-7, Virtex-7, Zynq-7000)

### **Entity Declaration:**

```
entity xil_ICAP is
     generic (
2
       ICAP_WIDTH : string := "X32";
                                             -- Specifies the input and output data_
   ⇔width to be used
                                 -- Spartan 6: fixed to 16 bit
                                 -- Virtex 4: X8 or X32
                                 -- Rest: X8, X16, X32
6
      DEVICE_ID : bit_vector := X"1234567";
                                                  -- pre-programmed Device ID value_
   \hookrightarrow for simulation
                                 -- supported by Spartan 6, Virtex 6 and above
       SIM_CFG_FILE_NAME : string := "NONE" -- Raw Bitstream (RBT) file to be_
   →parsed by the simulation model
                                 -- supported by Spartan 6, Virtex 6 and above
10
    ) ;
11
12
     port (
             : in std_logic;
                                       -- up to 100 MHz (Virtex-6 and above, Virtex-
      clk
13
       disable : in std_logic;
                                          -- low active enable -> high active disable
14
       rd_wr : in std_logic;
                                         -- 0 - write, 1 - read
15
                                -- on Series-7 devices always '0'
              : out std_logic;
16
       busy
       data_in : in std_logic_vector(31 downto 0); -- on Spartan-6 only 15 downto 0
17
       data_out : out std_logic_vector(31 downto 0) -- on Spartan-6 only 15 downto 0
```

```
19 );
20 end entity;
```

Source file: xil/xil\_ICAP.vhdl

# 7.15.9 PoC.xil.Reconfigurator

Many complex primitives in a Xilinx device offer a Dynamic Reconfiguration Port (DRP) to reconfigure a primitive at runtime without reconfiguring the whole FPGA.

This module is a DRP master that can be pre-configured at compile time with different configuration sets. The configuration sets are mapped into a ROM. The user can select a stored configuration with <code>ConfigSelect</code>. Sending a strobe to <code>Reconfig</code> will start the reconfiguration process. The operation completes with another strobe on <code>ReconfigDone</code>.

#### **Entity Declaration:**

```
entity xil_Reconfigurator is
      generic (
2
        DEBUG
                          : boolean
                                                         := FALSE;
        CLOCK_FREQ
                          : FREQ
                                                         := 100 \text{ MHz};
5
        CONFIG_ROM
                          : in T_XIL_DRP_CONFIG_ROM := (0 downto 0 => C_XIL_DRP_CONFIG_
    →SET_EMPTY)
6
     );
     port (
7
        Clock
                         : in
                                std_logic;
        Reset
                                std_logic;
                          : in
10
        Reconfig
                          : in
                                std_logic;
11
12
        ReconfigDone
                          : out std_logic;
        ConfigSelect
                               std_logic_vector(log2ceilnz(CONFIG_ROM'length) - 1_
13
                          : in
    →downto 0);
14
        DRP_en
                          : out std_logic;
15
        DRP_Address
                          : out T_XIL_DRP_ADDRESS;
16
        DRP_we
                          : out std_logic;
17
                          : in T_XIL_DRP_DATA;
18
        DRP_DataIn
        DRP DataOut
                          : out T_XIL_DRP_DATA;
19
        DRP_Ack
                          : in std_logic
20
     );
21
   end entity;
22
```


Source file: xil/xil\_Reconfigurator.vhdl

### 7.15.10 PoC.xil.SystemMonitor

This module wraps a SYSMON or XADC to report if preconfigured temperature values are overrun. The XADC was formerly known as "System Monitor".

7.15. PoC.xil 201

### **Temperature Curve**



# **Entity Declaration:**

```
entity xil_SystemMonitor is
    port (
2
      Reset
                        : in std_logic; -- Reset signal for the System_
   →Monitor control logic
4
      Alarm_UserTemp : out std_logic;
                                              -- Temperature-sensor alarm output
5
                        : out std_logic;
6
      Alarm_OverTemp
                                               -- Over-Temperature alarm output
                                              -- OR'ed output of all the Alarms
      Alarm
                        : out std_logic;
                        : in std_logic;
      VP
                                              -- Dedicated Analog Input Pair
                        : in std_logic
      VN
    );
10
  end entity;
```

Source file: xil/xil\_SystemMonitor.vhdl

# Third Party Libraries

The PoC-Library is shiped with different third party libraries, which are located in the <PoCRoot>/lib/ folder. This document lists all these libraries, their websites and licenses.

# 8.1 Cocotb

Cocotb is a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python.

Folder:	<pocroot>\lib\cocotb\</pocroot>
Copyright:	Copyright © 2013, Potential Ventures Ltd., SolarFlare Communications Inc.
License:	Revised BSD License (local copy)
<b>Documentation:</b>	http://cocotb.readthedocs.org/
Source:	https://github.com/potentialventures/cocotb

# 8.2 OSVVM

**Open Source VHDL Verification Methodology (OS-VVM)** is an intelligent testbench methodology that allows mixing of "Intelligent Coverage" (coverage driven randomization) with directed, algorithmic, file based, and constrained random test approaches. The methodology can be adopted in part or in whole as needed. With OSVVM you can add advanced verification methodologies to your current testbench without having to learn a new language or throw out your existing testbench or testbench models.

Folder:	<pocroot>\lib\osvvm\</pocroot>		
Copyright:	Copyright © 2012-2016 by SynthWorks Design Inc.		
License:	Artistic License 2.0 (local copy)		
Website:	http://osvvm.org/		
Source:	https://github.com/JimLewis/OSVVM		

# **8.3 UVVM**

The Open Source UVVM (Universal VHDL Verification Methodology) - VVC (VHDL Verification Component) Framework for making structured VHDL testbenches for verification of FPGA. UVVM consists currently of: Utility Library, VVC Framework and Verification IPs (VIP) for various protocols.

For what do I need this VVC Framework? The VVC Framework is a VHDL Verification Component system that allows multiple interfaces on a DUT to be stimulated/handled simultaneously in a very structured manner, and controlled by a very simple to understand software like a test sequencer. VVC Framework is unique as an open source VHDL approach to building a structured testbench architecture using Verification components and a simple protocol to access these. As an example a simple command like uart\_expect(UART\_VVCT, my\_data), or axilite\_write(AXILITE\_VVCT, my\_addr, my\_data, my\_message) will automatically tell the respective VVC (for UART or AXI-Lite) to execute the uart\_receive() or axilite\_write() BFM respectively.

Folder:	<pocroot>\lib\uvvm\</pocroot>		
Copyright:	Copyright © 2016 by Bitvis AS		
License:	The MIT License (local copy)		
Website:	http://bitvis.no/		
Source:	https://github.com/UVVM/UVVM_All		

# 8.4 VUnit

VUnit is an open source unit testing framework for VHDL released under the terms of *Mozilla Public License*, *v.* 2.0. It features the functionality needed to realize continuous and automated testing of your VHDL code. VUnit doesn't replace but rather complements traditional testing methodologies by supporting a "test early and often" approach through automation.

Folder:	<pocroot>\lib\vunit\</pocroot>
Copyright:	Copyright © 2014-2016, Lars Asplund lars.anders.asplund@gmail.com
License:	Mozilla Public License, Version 2.0 (local copy)
Website:	https://vunit.github.io/
Source:	https://github.com/VUnit/vunit

# 8.5 Updating Linked Git Submodules

The third party libraries are embedded as Git submodules. So if the PoC-Library was not cloned with option —recursive it's required to run the sub-module initialization manually:

# 8.5.1 On Linux

```
cd PoCRoot
git submodule init
git submodule update
```

We recommend to rename the default remote repository name from 'origin' to 'github'.

cd PoCRoot\1ib\			
-----------------	--	--	--

Todo: write Bash code for Linux

# 8.5.2 On OS X

Please see the Linux instructions.

# 8.5.3 On Windows

```
cd PoCRoot
git submodule init
git submodule update
```

We recommend to rename the default remote repository name from 'origin' to 'github'.

```
cd PoCRoot\lib\
foreach($dir in (dir -Directory)) {
  cd $dir
  git remote rename origin github
  cd ..
}
```

# CHAPTER 9

# **Constraint Files**

# 9.1 IP Core Constraint Files

- fifo
- misc
  - sync
- net
  - eth

# 9.1.1 fifo

• fifo\_ic\_got

# fifo\_ic\_got

# 9.1.2 misc

• sync

# sync

- sync\_Bits
- sync\_Reset
- sync\_Vector
- sync\_Command

```
fifo_ic_got
```

fifo\_ic\_got

fifo\_ic\_got

fifo\_ic\_got

# 9.1.3 net

• eth

#### eth

- eth\_RSLayer\_GMII\_GMII\_KC705
- eth\_RSLayer\_GMII\_GMII\_ML505
- eth\_RSLayer\_GMII\_GMII\_ML605

```
eth_RSLayer_GMII_GMII_KC705
```

eth\_RSLayer\_GMII\_GMII\_ML505

eth\_RSLayer\_GMII\_GMII\_ML605

# 9.2 Board Constraint Files

- Altera Boards
  - Cyclone III
  - Stratix IV
  - Stratix V
- Lattice Boards
- Xilinx Boards
  - Artix-7
  - Kintex-7
  - Spartan-3 Boards
  - Spartan-6 Boards
  - Virtex-5
  - Virtex-6
  - Virtex-7
  - Zynq-7000

# **9.2.1 Altera**

- Cyclone III \* DE0 \* DE0 nano
- Stratix IV \* DE4
- Stratix V \* DE5

# **Cyclone III**

- DE0
- DE0 nano

#### **ECP5 Versa**

### **ECP5 Versa**

# **Stratix IV**

• DE4

### DE4

### Stratix V

• DE5

### DE5

# 9.2.2 Lattice

• ECP5 \* ECP5 Versa

# ECP5

• ECP5 Versa

# **ECP5 Versa**

# 9.2.3 Xilinx

- Spartan-3 Boards
  - Spartan-3 Starter Kit (S3SK)
  - Spartan-3E Starter Kit (S3ESK)
- Spartan-6 Boards
  - Atlys
- Artix-7
  - AC701
- Kintex-7

- KC705

• Virtex-5

- ML505 - ML506 - XUPV5 • Virtex-6 - ML605 • Virtex-7 - VC707 • Zynq-7000 - ZC706 - ZedBoard Spartan-3 • Spartan-3 Starter Kit (S3SK) • Spartan-3E Starter Kit (S3ESK) S3SK S3ESK Spartan-6 • Atlys **Atlys Artix-7** • AC701 AC701 Kintex-7 • KC705 **KC705** Virtex-5 • ML505 • ML506 • XUPV5

ML505

ML506

XUPV5

# Virtex-6

• ML605

# ML605

# Virtex-7

• VC707

# VC707

# **Zynq-7000**

- ZC706
- ZedBoard

# **ZC706**

ZedBoard

# CHAPTER 10

**Tool Chain Specifics** 

**Attention:** This page is under construction.

# 10.1 Aldec Active-HDL

# **Todo:**

- No GUI mode supported
- VHDL-2008 parser bug in Active-HDL 10.3

# 10.2 Mentor QuestaSim

Special feature: embedded poc prodecures to recompile relaunch, rerun and save waveforms...

# 10.3 Xilinx ISE

• Describe the use\_new\_parser yes option

# 10.4 Xilinx Vivado

• Describe the vivado branch (Git).

# CHAPTER 11

Examples \_\_\_\_\_

Note: Under construction.

PoC-Exmaples repository on GitHub.

# Part III

# References

# CHAPTER 12

# **Command Reference**

This is the command line option reference for all provided scripts (Bash, PowerShell, Perl) and programs (Python) shipped with PoC.

# 12.1 PoC Wrapper Scripts

The PoC main program **PoC.py** requires a prepared environment, which needs to be setup by platform specific wrapper scripts written as shell scripts language (PowerShell/Bash). Moreover, the main program requires a supported Python version, so the wrapper script will search the best matching language environment.

The wrapper script offers the ability to hook in user-defined scripts to prepared (before) and clean up the environment (after) a PoC execution. E.g. it's possible to load the environment variable LM\_LICENSE\_FILE for the FlexLM license manager.

### **Created Environment Variables**

### PoCRootDirectory

The path to PoC's root directory.

# 12.1.1 poc.ps1

PoC.ps1 is the wrapper for the Windows platform using a PowerShell script. It can be debugged by adding the command line switch -D. All parameters are passed to PoC.py.

-D

Enabled debug mode in the wrapper script.

# Other arguments

All remaining arguments are passed to PoC.py.

# 12.1.2 poc.sh

PoC.sh is the wrapper for Linux and Unix platforms using a Bash script. It can be debugged by adding the command line switch -D. All parameters are passed to PoC.py.

-D

Enabled debug mode in the wrapper script.

### Other arguments

All remaining arguments are passed to PoC.py.

# 12.2 Main Program (PoC.py)

The main program PoC.py expects the environment variable PoCRootDirectory to be set.

# 12.3 Pre-compile Scripts

The following scripts can be used to pre-compile vendor's primitives or third party libraries. Pre-compile vendor primitives are required for vendor specific simulations or if no generic IP core implementation is available. Third party libraries are usually used as simulation helpers and thus needed by many testbenches.

The pre-compiled packages and libraries are stored in the directory /temp/precompiled/. Per simulator, one <simulator>/ sub-directory is created. Each simulator directory in turn contains library directories, which may be grouped by the library vendor's name: [<vendor>/]library>/.

So for example: *OSVVM* pre-compiled with GHDL is stored in /temp/precompiled/ghdl/osvvm/. Note OSVVM is a single library and thus no vendor directory is used to group the generated files. GHDL will also create VHDL language revision sub-directories like v93/ or v08/.

Currently the provided scripts support 2 simulator targets and one combined target:

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

The GHDL simulator distinguishes various VHDL language revisions and thus can pre-compile the source for these language revisions into separate output directories. The command line switch -All/--all will build the libraries for all major VHDL revisions (93, 2008).

### **Pre-compile Altera Libraries**

# 12.3.1 compile-altera.sh

This script pre-compiles the Altera primitives. This script will generate all outputs into a altera directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### --help

Show the embedded help page(s).

### --clean

Clean up directory before analyzing.

#### --all

Pre-compile all libraries and packages for all simulators.

### --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

### --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

### --vhd12008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted primitives and netlists cannot be pre-compiled by GHDL.

# **QuestaSim Notes**

The pre-compilation for QuestaSim uses a build in program from Altera.

# 12.3.2 compile-altera.ps1

This script pre-compiles the Altera primitives. This script will generate all outputs into a altera directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### -Help

Show the embedded help page(s).

### -Clean

Clean up directory before analyzing.

### -A11

Pre-compile all libraries and packages for all simulators.

# -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### -VHDL93

For GHDL only: Set VHDL Standard to '93.

### -VHDL2008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted primitives and netlists cannot be pre-compiled by GHDL.

# **QuestaSim Notes**

The pre-compilation for QuestaSim uses a build in program from Altera.

# **Pre-compile Lattice Libraries**

# 12.3.3 compile-lattice.sh

This script pre-compiles the Lattice primitives. This script will generate all outputs into a lattice directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

# --help

Show the embedded help page(s).

### --clean

Clean up directory before analyzing.

### --all

Pre-compile all libraries and packages for all simulators.

# --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

### --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

### --vhd12008

For GHDL only: Set VHDL Standard to '08.

# **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted primitives and netlists cannot be pre-compiled by GHDL.

### **QuestaSim Notes**

The pre-compilation for QuestaSim uses a build in program from Lattice.

# 12.3.4 compile-lattice.ps1

This script pre-compiles the Lattice primitives. This script will generate all outputs into a lattice directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

# -Help

Show the embedded help page(s).

### -Clean

Clean up directory before analyzing.

# -All

Pre-compile all libraries and packages for all simulators.

# -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### -VHDL93

For GHDL only: Set VHDL Standard to '93.

### -VHDL2008

For GHDL only: Set VHDL Standard to '08.

# **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted primitives and netlists cannot be pre-compiled by GHDL.

### **QuestaSim Notes**

The pre-compilation for QuestaSim uses a build in program from Lattice.

# **Pre-compile OSVVM Libraries**

# 12.3.5 compile-osvvm.sh

This script pre-compiles the OSVVM packages. This script will generate all outputs into a osvvm directory.

### **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

# --help

Show the embedded help page(s).

### --clean

Clean up directory before analyzing.

### --all

Pre-compile all libraries and packages for all simulators.

### --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

# --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

# --vhd12008

For GHDL only: Set VHDL Standard to '08.

# 12.3.6 compile-osvvm.ps1

This script pre-compiles the OSVVM packages. This script will generate all outputs into a osvvm directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### -Help

Show the embedded help page(s).

### -Clean

Clean up directory before analyzing.

### -A11

Pre-compile all libraries and packages for all simulators.

### -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### -VHDL93

For GHDL only: Set VHDL Standard to '93.

# -VHDL2008

For GHDL only: Set VHDL Standard to '08.

# **Pre-compile UVVM Libraries**

# 12.3.7 compile-uvvm.sh

This script pre-compiles the UVVM framework. This script will generate all outputs into a uvvm directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### --help

Show the embedded help page(s).

### --clean

Clean up directory before analyzing.

### --all

Pre-compile all libraries and packages for all simulators.

### --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

# --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

### --vhd12008

For GHDL only: Set VHDL Standard to '08.

# 12.3.8 compile-uvvm.ps1

This script pre-compiles the UVVM framework. This script will generate all outputs into a uvvm directory.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### -Help

Show the embedded help page(s).

### -Clean

Clean up directory before analyzing.

### -A11

Pre-compile all libraries and packages for all simulators.

# -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

# -VHDL93

For GHDL only: Set VHDL Standard to '93.

# -VHDL2008

For GHDL only: Set VHDL Standard to '08.

# **Pre-compile Xilinx ISE Libraries**

# 12.3.9 compile-xilinx-ise.sh

This script pre-compiles the Xilinx primitives. Because Xilinx offers two tool chains (ISE, Vivado), this script will generate all outputs into a xilinx-ise directory and a symlink to xilinx will be created. This eases the coexistence of pre-compiled primitives from ISE and Vivado.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

# --help

Show the embedded help page(s).

#### --clean

Clean up directory before analyzing.

### --all

Pre-compile all libraries and packages for all simulators.

# --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

### --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

# --vhd12008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted SecureIP primitives and netlists cannot be pre-compiled by GHDL.

### **QuestaSim Notes**

# 12.3.10 compile-xilinx-ise.ps1

This script pre-compiles the Xilinx primitives. Because Xilinx offers two tool chains (ISE, Vivado), this script will generate all outputs into a xilinx-ise directory and a symlink to xilinx will be created. This eases the coexistence of pre-compiled primitives from ISE and Vivado. The symlink can be changed by the user or via -ReLink.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

### **Command Line Options**

### -Help

Show the embedded help page(s).

# -Clean

Clean up directory before analyzing.

#### -A11

Pre-compile all libraries and packages for all simulators.

# -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

### -ReLink

Change the 'xilinx' symlink to 'xilinx-ise'.

# **Additional Options for GHDL**

# -VHDL93

For GHDL only: Set VHDL Standard to '93.

### -VHDL2008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted SecureIP primitives and netlists cannot be pre-compiled by GHDL.

# **QuestaSim Notes**

# **Pre-compile Xilinx Vivado Libraries**

# 12.3.11 compile-xilinx-vivado.sh

This script pre-compiles the Xilinx primitives. Because Xilinx offers two tool chains (ISE, Vivado), this script will generate all outputs into a xilinx-vivado directory and a symlink to xilinx will be created. This eases the coexistence of pre-compiled primitives from ISE and Vivado.

# **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

# **Command Line Options**

### --help

Show the embedded help page(s).

#### --clean

Clean up directory before analyzing.

### --all

Pre-compile all libraries and packages for all simulators.

# --ghdl

Pre-compile the Altera Quartus libraries for GHDL.

### --questa

Pre-compile the Altera Quartus libraries for QuestaSim.

# **Additional Options for GHDL**

### --vhd193

For GHDL only: Set VHDL Standard to '93.

# --vhd12008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted SecureIP primitives and netlists cannot be pre-compiled by GHDL.

### **QuestaSim Notes**

# 12.3.12 compile-xilinx-vivado.ps1

This script pre-compiles the Xilinx primitives. Because Xilinx offers two tool chains (ISE, Vivado), this script will generate all outputs into a xilinx-vivado directory and a symlink to xilinx will be created. This eases the coexistence of pre-compiled primitives from ISE and Vivado. The symlink can be changed by the user or via -ReLink.

### **Supported Simulators**

Target	Description
All	pre-compile for all simulators
GHDL	pre-compile for the GHDL simulator
Questa	pre-compile for Metor Graphics QuestaSim

### **Command Line Options**

### -Help

Show the embedded help page(s).

# -Clean

Clean up directory before analyzing.

#### -A11

Pre-compile all libraries and packages for all simulators.

# -GHDL

Pre-compile the Altera Quartus libraries for GHDL.

### -Questa

Pre-compile the Altera Quartus libraries for QuestaSim.

### -ReLink

Change the 'xilinx' symlink to 'xilinx-vivado'.

# **Additional Options for GHDL**

# -VHDL93

For GHDL only: Set VHDL Standard to '93.

### -VHDL2008

For GHDL only: Set VHDL Standard to '08.

### **GHDL Notes**

Not all primitives and macros are available as plain VHDL source code. Encrypted SecureIP primitives and netlists cannot be pre-compiled by GHDL.

# **QuestaSim Notes**

# CHAPTER 13

# IP Core Database

# Contents of this Page

- Overview
- Database Structure
  - Nodes
  - References
  - Options
  - Values
  - Value Interpolation
  - Node Interpolation
  - Root Nodes
- Supported Options
- Files in detail
  - config.structure.ini
  - config.entity.ini
  - config.boards.ini
  - config.private.ini
- User Defined Variables

# 13.1 Overview

PoC internal IP core database uses INI files and advanced interpolation rules provided by ExtendedConfigParser. The database consists of 5 \*.ini files:

• pyconfig.boards.ini This files contains all known FPGA boards and FPGA devices.

- pyconfig.defaults.ini This files contains all default options and values for all supported node types.
- pyconfig.entity.ini This file contains all IP cores (entities) and theirs corresponding testbench or netlist settings.
- **pyconfig.private.ini** This files is created by .\poc.ps1 configure and contains settings for the local PoC installation. This files must not be shared with other PoC instances. See *Configuring PoC's Infrastructure* on how to configure PoC on a local system.
- **pyconfig.structure.ini** Nodes in this file describe PoC's namespace tree and which IP cores are assigned to which namespace.

Additionally, the database refers to \*.files and \*.rules files. The first file type describes, in an imperative language, which files are needed to compile a simulation or to run a synthesis. The latter file type contains patch instructions per IP core. See *Files Formats* for more details.

# 13.2 Database Structure

The database is stored in multiple *INI files*, which are merged in memory to a single configuration database. Each INI file defines an associative array of *sections* and option lines. The content itself is an associative array of *options* and values. Section names are inclosed in square brackets [...] and allow simple case-sensitive strings as names. A section name is followed by its section content, which consists of option lines.

One option is stored per option line and consists of an option name and a value separated by an equal sign =. The option name is also a case-sensitive simple string. The value is string, starts after the first non-whitespace character and end before the newline character at the end of the line. The content can be of any string, except for the newline characters. Support for escape sequences depends on the option usage.

Values containing \${...} and \${...} are raw values, which need to be interpolated by the ExtendedConfig-Parser. See *Value Interpolation* and *Node Interpolation* for more details.

Sections can have a default section called DEFAULT. Options not found in a normal section are looked up in the default section. If found, the value of the matching option name is the lookup result.

# **Example**

```
[section1]
option1 = value1
opt2 = val ue $2

[section2]
option1 = ${section1:option1}
opt2 = ${option1}
```

Option lines can be of three kinds: An option, a reference, or a user defined variable. While the syntax is always the same, the meaning is infered from the context.

Option	Distinguishing Characteristic
Line Kind	
Reference	The option name is called a (node) reference, if the value of an option is a predefined keyword
	for the current nodeclass. Because the option's value is a keyword, it can notbe an interpolated
	value.
Option	The option uses a defined option name valid for the currentnode class. The value can be a fixed
	or interpolated string.
User	Otherwise an option line is a user defined variable. It can have fixed or interpolated string values.
Defined	
Variable	

```
Name =
Prefix =
arith =
              Namespace
bus =
               Namespace
[PoC.arith]
           Entity
Entity
addw =
prng =
[PoC.bus]
          Namespace
Namespace
stream =
wb =
Arbiter = Entity
[PoC.bus.stream]
Buffer = Entity
mirror = Entity
Mux = Entity
[PoC.bus.wb]
fifo_adapter = Entity
ocram_adapter = Entity
uart_wrapper = Entity
```

# 13.2.1 Nodes

The database is build of nested associative arrays and generated in-memory from 5 \*.ini files. This implies that all section names are required to be unique. (Section merging is not allowed.) A fully qualified section name has a prefix and a section name delimited by a dot character. The section name itself can consist of parts also delimited by dot characters. All nodes with the same prefix shape a node class.

# The following table lists all used prefixes:

Prefix	Description
INSTALL	A installed tool (chain) or program.
SOLUTION	Registered external solutions / projects.
CONFIG	Configurable PoC settings.
BOARD	A node to describe a known board.
CONST	A node to describe constraint file set for a known board.
PoC	Nodes to describe PoC's namespace structure.
IP	A node describing an IP core.
TB	A node describing testbenches.
COCOTB	A node describing Cocotb testbenches.
CG	A node storing Core Generator settings.
LSE	A node storing settings for LSE based netlist generation.
QMAP	A node storing settings for Quartus based netlist generation.
XST	A node storing settings for XST based netlist generation.
VIVADO	A node storing settings for Vivado based netlist generation.
XCI	A node storing settings for IP Catalog based netlist generation.

# The database has 3 special sections without prefixes:

Section Name	Description
PoC	Root node for PoC's namespace hierarchy.
BOARDS	Lists all known boards.
SPECIAL	Section with dummy values. This is needed by synthesis and overwritten at runtime.

# **Example section names**

```
[PoC]
[PoC.arith]
[PoC.bus]
[PoC.bus.stream]
[PoC.bus.wb]
```

The fully qualified section name PoC.bus.stream has the prefix PoC and the section name bus.stream. The section name has two parts: bus and stream. The dot delimited section name can be considered a path in a hierarchical database. The parent node is PoC.bus and its grandparent is PoC. (Note this is a special section. See the special sections table from above.)

# 13.2.2 References

Whatever this is handy to create new field

- **13.2.3 Options**
- 13.2.4 Values
- 13.2.5 Value Interpolation
- 13.2.6 Node Interpolation
- 13.2.7 Root Nodes

# 13.3 Supported Options

**Note:** See py\config.defaults.ini for predefined default values (options) and predefined variables, which can be used as a shortcut.

# 13.4 Files in detail

- 13.4.1 config.structure.ini
- 13.4.2 config.entity.ini
- 13.4.3 config.boards.ini
- 13.4.4 config.private.ini

# 13.5 User Defined Variables

13.4. Files in detail

# CHAPTER 14

# Python Infrastructure

# 14.1 PoC.py

### Classes

- PoCEntityAttribute: Undocumented.
- BoardDeviceAttributeGroup: Undocumented.
- VHDLVersionAttribute: Undocumented.
- SimulationStepsAttributeGroup: Undocumented.
- $\bullet \ \texttt{CompileStepsAttributeGroup:} \ \textbf{Undocumented}.$
- PileOfCores: A mixin class to provide local logging methods.

# **Functions**

• main(): This is the entry point for PoC.py written as a function.

# class PoC.PoCEntityAttribute

# Inheritance

# **Members**

```
classmethod GetAttributes (method)
classmethod GetMethods (cl)
static _AppendAttribute (attribute)
   _debug = False
class PoC.BoardDeviceAttributeGroup
```

# Inheritance

# **Members** classmethod GetAttributes(method) ${\tt classmethod}~{\tt GetMethods}\,(cl)$ static \_AppendAttribute(attribute) \_debug = False class PoC.VHDLVersionAttribute Inheritance **Members** classmethod GetAttributes(method) ${\tt classmethod} \ \ {\tt GetMethods} \ (cl)$ static \_AppendAttribute(attribute) \_debug = False class PoC.SimulationStepsAttributeGroup Inheritance **Members** classmethod GetAttributes(method) classmethod GetMethods(cl)static \_AppendAttribute(attribute) \_debug = False class PoC.CompileStepsAttributeGroup Inheritance **Members** classmethod GetAttributes(method) classmethod GetMethods (cl)static \_AppendAttribute(attribute) \_debug = False class PoC.PileOfCores (debug, verbose, quiet, dryRun, sphinx=False) Inheritance

# **Members**

```
HeadLine = 'The PoC-Library - Service Tool'
Platform
```

```
DryRun
Directories
ConfigFiles
PoCConfig
Root
Repository
{\tt SaveAndReloadPoCConfiguration}\ (\ )
Run()
PrintHeadline()
HandleDefault (_)
HandleHelp(args)
HandleInfo(args)
HandleConfiguration (args)
    Handle 'configure' command.
HandleSelection (args)
    Handle 'select' command.
HandleAddSolution(_)
HandleListSolution(_)
HandleRemoveSolution (args)
HandleListProject (args)
HandleQueryConfiguration (args)
_ExtractBoard (BoardName, DeviceName, force=False)
_ExtractFQNs (fqns, defaultLibrary='PoC', defaultType=<EntityTypes.Testbench: 2>)
_ExtractVHDLVersion (vhdlVersion, defaultVersion=None)
_CheckActiveHDL()
_CheckRivieraPRO()
_CheckQuartus()
_CheckDiamond()
_CheckModelSim()
_CheckISE()
_CheckVivado()
_CheckGHDL()
static _ExtractSimulationSteps (analyze, elaborate, optimize, recompile, simulate,
                                    showWaveform, showCoverage, resimulate, showRe-
                                    port, cleanUp)
static _ExtractCompileSteps (synthesize, showReport, cleanUp)
HandleListTestbenches (args)
HandleActiveHDLSimulation (args)
HandleGHDLSimulation (args)
HandleISESimulation (args)
```

14.1. PoC.py 239

```
HandleModelSimSimulation (args)
HandleAnyMentorSimulation (args)
HandleRivieraPROSimulation (args)
HandleQuestaSimSimulation (args)
HandleVivadoSimulation (args)
HandleCocotbSimulation (args)
HandleListNetlist (args)
HandleISECompilation (args)
HandleCoreGeneratorCompilation (args)
HandleXstCompilation (args)
HandleIpCatalogCompilation (args)
HandleVivadoCompilation (args)
HandleQuartusCompilation (args)
HandleLSECompilation (args)
static GetAttributes()
GetMethods()
static HasAttribute()
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
    Return the local logger instance.
MainParser
SubParsers
_ArgParseMixin__mainParser = None
_ArgParseMixin__subParser = None
_ArgParseMixin__subParsers = {}
_PileOfCores__BackupPoCConfiguration()
_PileOfCores__CONFIGFILE_BOARDS = 'config.boards.ini'
_PileOfCores__CONFIGFILE_DEFAULTS = 'config.defaults.ini'
_PileOfCores__CONFIGFILE_DIRECTORY = 'py'
_PileOfCores__CONFIGFILE_IPCORES = 'config.entity.ini'
```

```
PileOfCores__CONFIGFILE_PRIVATE = 'config.private.ini'
    PileOfCores__CONFIGFILE_STRUCTURE = 'config.structure.ini'
    PileOfCores__CheckEnvironment()
    PileOfCores__CheckSection(sectionName, toolName)
    PileOfCores__PLATFORM = 'Linux'
    PileOfCores__PrepareForConfiguration()
    PileOfCores__PrepareForSimulation()
    PileOfCores__PrepareForSynthesis()
    PileOfCores__ReadPoCConfiguration()
    PileOfCores__WritePoCConfiguration()
    TryLog(*args, condition=True, **kwargs)
```

### **Functions**

PoC.main()

This is the entry point for PoC.py written as a function.

- 1. It extracts common flags from the script's arguments list, before ArgumentParser is fully loaded.
- 2. It initializes colorama for colored outputs
- 3. It creates an instance of PoC and hands over to class based execution. All is wrapped in a big try.. except block to catch every unhandled exception.
- 4. Shutdown the script and return its exit code.

# 14.2 Base

### **Submodules**

# 14.2.1 Base.Exceptions

### **Exceptions**

- $\bullet$   $\textit{ExceptionBase}\textsc{:}\ Base\ exception\ derived\ from\ \texttt{Exception}\ for\ all$
- EnvironmentException: EnvironmentException is raised when an expected environment variable is
- $\hbox{$^\bullet$ PlatformNotSupportedException: } {\tt PlatformNotSupportedException} \hbox{ is raise if the platform is not supported} \\$
- NotConfiguredException: NotConfiguredException is raise if PoC or the requested tool chain
- SkipableException: Base class for all skipable exceptions.
- $\bullet$  CommonException: Base exception derived from <code>Exception</code> for all
- SkipableCommonException: SkipableCommonException is a CommonException, which can be

```
exception Base.Exceptions.ExceptionBase (message=")
```

Base exception derived from Exception for all custom exceptions in PoC.

14.2. Base 241

### Inheritance

```
Members
     ___init___(message=")
         Exception initializer
              Parameters message (str) – The exception message.
     str ()
         Returns the exception's message text.
exception Base.Exceptions.EnvironmentException(message=")
     EnvironmentException is raised when an expected environment variable is missing for PoC.
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
              Parameters message (str) – The exception message.
       _str___()
         Returns the exception's message text.
     args
exception Base.Exceptions.PlatformNotSupportedException (message=")
     PlatformNotSupportedException is raise if the platform is not supported by PoC, or the selected
     tool flow is not supported on the host system by PoC.
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
              Parameters message (str) – The exception message.
     __str__()
         Returns the exception's message text.
exception Base.Exceptions.NotConfiguredException(message=")
     NotConfiguredException is raise if PoC or the requested tool chain setting is not configured in PoC.
     Inheritance
     Members
       _init___(message=")
         Exception initializer
```

**Parameters** message (str) – The exception message.

```
__str__()
         Returns the exception's message text.
exception Base.Exceptions.SkipableException (message=")
     Base class for all skipable exceptions.
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     ___str___()
         Returns the exception's message text.
     args
exception Base.Exceptions.CommonException(message=")
     Inheritance
     Members
     __init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     __str__()
         Returns the exception's message text.
     args
exception Base.Exceptions.SkipableCommonException (message=")
     SkipableCommonException is a CommonException, which can be skipped.
     Inheritance
     Members
     __init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     __str__()
         Returns the exception's message text.
     args
```

# 14.2.2 Base.Executable

### **Exceptions**

• Executable Exception: This exception is raised by all executable abstraction classes.

14.2. Base 243

### Classes

- CommandLineArgument: Base class (and meta class) for all Arguments classes.
- ExecutableArgument: Represents the executable.
- NamedCommandLineArgument: Base class for all command line arguments with a name.
- CommandArgument: Represents a command name.
- ShortCommandArgument: Represents a command name with a single dash.
- LongCommandArgument: Represents a command name with a double dash.
- WindowsCommandArgument: Represents a command name with a single slash.
- StringArgument: Represents a simple string argument.
- StringListArgument: Represents a list of string arguments.
- PathArgument: Represents a path argument.
- FlagArgument: Base class for all FlagArgument classes, which represents a simple flag argument.
- ShortFlagArgument: Represents a flag argument with a single dash.
- LongFlagArgument: Represents a flag argument with a double dash.
- WindowsFlagArgument: Represents a flag argument with a single slash.
- ValuedFlagArgument: Class and base class for all ValuedFlagArgument classes, which represents a flag argument with data.
- ShortValuedFlagArgument: Represents a ValuedFlagArgument with a single dash.
- LongValuedFlagArgument: Represents a ValuedFlagArgument with a double dash.
- WindowsValuedFlagArgument: Represents a ValuedFlagArgument with a single slash.
- ValuedFlagListArgument: Class and base class for all ValuedFlagListArgument classes, which represents a list of ValuedFlagArgument instances.
- $\bullet \ \textit{ShortValuedFlagListArgument}: \textbf{Represents a} \ \textit{ValuedFlagListArgument with a single dash}.$
- LongValuedFlagListArgument: Represents a ValuedFlagListArgument with a double dash.
- WindowsValuedFlagListArgument: Represents a ValuedFlagListArgument with a single slash.
- TupleArgument: Class and base class for all TupleArgument classes, which represents a switch with separate data.
- Short TupleArgument: Represents a TupleArgument with a single dash in front of the switch name.
- LongTupleArgument: Represents a TupleArgument with a double dash in front of the switch name.
- WindowsTupleArgument: Represents a TupleArgument with a single slash in front of the switch name.
- CommandLineArgumentList: Represent a list of all available commands, flags and switch of an executable.
- Environment: Undocumented.
- Executable: Represent an executable.

exception Base.Executable.ExecutableException(message=")

This exception is raised by all executable abstraction classes.

### Inheritance

### **Members**

```
__str__()
```

Returns the exception's message text.

### args

### class Base. Executable. CommandLineArgument

Base class (and meta class) for all Arguments classes.

### Inheritance

### **Members**

```
_value = None
```

 ${\tt mro}$  () o list

return a type's method resolution order

# class Base.Executable.ExecutableArgument

Represents the executable.

### **Inheritance**

### **Members**

### Value

AsArgument()

\_value = None

 $mro() \rightarrow list$ 

return a type's method resolution order

### class Base. Executable. NamedCommandLineArgument

Base class for all command line arguments with a name.

### Inheritance

# **Members**

```
_name = None
```

### Name

\_value = None

 ${\tt mro}$  () o list

return a type's method resolution order

# class Base.Executable.CommandArgument

Represents a command name.

It is usually used to select a sub parser in a CLI argument parser or to hand over all following parameters to a separate tool. An example for a command is 'checkout' in git.exe checkout, which calls git-checkout.exe.

14.2. Base 245

### Inheritance

```
Members
     _pattern = '{0}'
     Value
     AsArgument()
     Name
     _name = None
     _value = None
     {\tt mro} ( ) 
ightarrow {
m list}
         return a type's method resolution order
class Base.Executable.ShortCommandArgument
     Represents a command name with a single dash.
     Inheritance
     Members
     _pattern = '-{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.LongCommandArgument
     Represents a command name with a double dash.
     Inheritance
     Members
     _pattern = '--{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     {\tt mro} () \to {
m list}
         return a type's method resolution order
class Base.Executable.WindowsCommandArgument
```

Represents a command name with a single slash.

Chapter 14. Python Infrastructure

```
Members
```

```
_pattern = '/{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     {\tt mro} ( ) 
ightarrow {
m list}
          return a type's method resolution order
class Base.Executable.StringArgument
     Represents a simple string argument.
```

# Inheritance

# **Members**

```
_pattern = '{0}'
    Value
    AsArgument()
     _value = None
    mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.StringListArgument
```

Represents a list of string arguments.

#### Inheritance

# **Members**

```
_pattern = '{0}'
Value
AsArgument()
_value = None
{\tt mro} () \to {\tt list}
     return a type's method resolution order
```

class Base.Executable.PathArgument

Represents a path argument.

The output format can be forced to the POSIX format with \_PosixFormat.

```
Members
```

```
_PosixFormat = False

Value

AsArgument()

_value = None

mro() → list
    return a type's method resolution order

class Base.Executable.FlagArgument
```

Base class for all FlagArgument classes, which represents a simple flag argument.

A simple flag is a single boolean value (absent/present or off/on) with no data.

### **Inheritance**

```
Members
```

```
_pattern = '{0}'

Value

AsArgument()

Name
_name = None
_value = None

mro() → list
    return a type's method resolution order
```

 $\textbf{class} \ \texttt{Base.Executable.ShortFlagArgument}$ 

Represents a flag argument with a single dash.

Example: -optimize

# Inheritance

### **Members**

248

```
_pattern = '-{0}'
AsArgument()
Name
Value
_name = None
_value = None
mro() -> list
```

return a type's method resolution order

```
class Base.Executable.LongFlagArgument
     Represents a flag argument with a double dash.
     Example: --optimize
     Inheritance
     Members
     _pattern = '--{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.WindowsFlagArgument
     Represents a flag argument with a single slash.
     Example: /optimize
     Inheritance
     Members
     _pattern = '/{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base. Executable. ValuedFlagArgument
     Class and base class for all ValuedFlagArgument classes, which represents a flag argument with data.
     A valued flag is a flag name followed by a value. The default delimiter sign is equal (=). Name and value
     are passed as one arguments to the executable even if the delimiter sign is a whitespace character.
     Example: width=100
     Inheritance
     Members
     _pattern = '{0}={1}'
     Value
```

```
AsArgument()
     Name
     _name = None
     _value = None
     {\tt mro} () \to {\tt list}
         return a type's method resolution order
class Base.Executable.ShortValuedFlagArgument
     Represents a ValuedFlagArgument with a single dash.
     Example: -optimizer=on
     Inheritance
     Members
     _pattern = '-{0}={1}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.LongValuedFlagArgument
     Represents a ValuedFlagArgument with a double dash.
     Example: --optimizer=on
     Inheritance
     Members
     _pattern = '--{0}={1}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     {\tt mro} ( ) 
ightarrow {
m list}
         return a type's method resolution order
class Base.Executable.WindowsValuedFlagArgument
     Represents a ValuedFlagArgument with a single slash.
     Example: /optimizer:on
```

#### **Members**

```
_pattern = '/{0}:{1}'
AsArgument()
Name
Value
_name = None
_value = None
mro() \rightarrow list
    return a type's method resolution order
```

# class Base.Executable.ValuedFlagListArgument

Class and base class for all ValuedFlagListArgument classes, which represents a list of ValuedFlagArgument instances.

Each list item gets translated into a ValuedFlagArgument, with the same flag name, but differing values. Each ValuedFlagArgument is passed as a single argument to the executable, even if the delimiter sign is a whitespace character.

```
Example: file=file1.txt file=file2.txt
```

### **Inheritance**

#### **Members**

```
_pattern = '{0}={1}'
Value
AsArgument()
Name
_name = None
_value = None
mro() \rightarrow list
    return a type's method resolution order
```

# class Base.Executable.ShortValuedFlagListArgument

Represents a ValuedFlagListArgument with a single dash.

```
Example: -file=file1.txt -file=file2.txt
```

#### Inheritance

# **Members**

```
_pattern = '-{0}={1}'
AsArgument()
Name
Value
```

```
_name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.LongValuedFlagListArgument
     Represents a ValuedFlagListArgument with a double dash.
     Example: --file=file1.txt --file=file2.txt
     Inheritance
     Members
     _pattern = '--{0}={1}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.WindowsValuedFlagListArgument
     Represents a ValuedFlagListArgument with a single slash.
     Example: /file:file1.txt /file:file2.txt
     Inheritance
     Members
     _pattern = '/{0}:{1}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.TupleArgument
     Class and base class for all TupleArgument classes, which represents a switch with separate data.
     A tuple switch is a command line argument followed by a separate value. Name and value are passed as
     two arguments to the executable.
```

Chapter 14. Python Infrastructure

Example: width 100

name = None

```
Members
     _switchPattern = '{0}'
     _valuePattern = '{0}'
     Value
     AsArgument()
     Name
     _name = None
     _value = None
     {\tt mro} () \to {\tt list}
         return a type's method resolution order
class Base.Executable.ShortTupleArgument
     Represents a TupleArgument with a single dash in front of the switch name.
     Example: -file file1.txt
     Inheritance
     Members
     _switchPattern = '-{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     _valuePattern = '{0}'
     mro() \rightarrow list
         return a type's method resolution order
class Base.Executable.LongTupleArgument
     Represents a TupleArgument with a double dash in front of the switch name.
     Example: --file file1.txt
     Inheritance
     Members
     _switchPattern = '--{0}'
     AsArgument()
     Name
     Value
```

```
_value = None
     _valuePattern = '{0}'
     mro() \rightarrow list
           return a type's method resolution order
class Base.Executable.WindowsTupleArgument
     Represents a TupleArgument with a single slash in front of the switch name.
     Example: /file file1.txt
     Inheritance
      Members
     _switchPattern = '/{0}'
     AsArgument()
     Name
     Value
     _name = None
     _value = None
     _valuePattern = '{0}'
     mro() \rightarrow list
           return a type's method resolution order
class Base.Executable.CommandLineArgumentList(*args)
     Represent a list of all available commands, flags and switch of an executable.
      Inheritance
      Members
     ToArgumentList()
      append (object) \rightarrow None – append object to end
      clear() \rightarrow None - remove all items from L
      copy () \rightarrow list – a shallow copy of L
      count (value) \rightarrow integer – return number of occurrences of value
      extend (iterable) \rightarrow None – extend list by appending elements from the iterable
      index (value [, start [, stop ] ]) \rightarrow integer – return first index of value.
           Raises ValueError if the value is not present.
      insert()
           L.insert(index, object) – insert object before index
     pop(|index|) \rightarrow item - remove and return item at index (default last).
           Raises IndexError if list is empty or index is out of range.
      remove (value) \rightarrow None – remove first occurrence of value.
           Raises ValueError if the value is not present.
     reverse()
```

L.reverse() – reverse IN PLACE

```
\mbox{sort} \ (\mbox{\it key=None}, \mbox{\it reverse=False}) \ \rightarrow \mbox{None} - \mbox{\it stable} \ \mbox{\it sort} \ ^*\mbox{\it IN PLACE*} \mbox{\it class} \ \mbox{\it Base.Executable.Environment}
```

#### **Members**

```
class Base. Executable (platform: str, dryrun: bool, executablePath: pathlib.Path, environment: Base.Executable.Environment = None, logger: Base.Logging.Logger = None)
```

Represent an executable.

#### Inheritance

#### **Members**

```
POC BOUNDARY = '===== POC BOUNDARY ======'
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
_TryLog (*args, condition=True, **kwargs)
Path
StartProcess (parameterList)
Send (line, end='\n')
SendBoundary()
Terminate()
GetReader()
ReadUntilBoundary (indent=0)
```

# 14.2.3 Base.Logging

## Classes

- Severity: Logging message severity levels.
- LogEntry: Represents a single line log message with a severity and indentation level.

- Logger: Undocumented.
- *ILogable*: A mixin class to provide local logging methods.

```
\textbf{class} \ \texttt{Base.Logging.Severity(*\_)}
```

Logging message severity levels.

#### Inheritance

#### **Members**

Fatal = 30

Error = 25

Quiet = 20

Warning = 15

Info = 10

DryRun = 5

Normal = 4

Verbose = 2

Debug = 1

All = 0

Represents a single line log message with a severity and indentation level.

#### Inheritance

#### **Members**

```
_Log_MESSAGE_FORMAT__ = {<Severity.Debug: 1>: 'DEBUG: {message}', <Severity.Verboate
```

### Severity

Return the log message's severity level.

#### Indent

Return the log message's indentation level.

### Message

Return the indented log message.

# IndentBy (indent)

Increase a log message's indentation level.

class Base.Logging.Logger(logLevel, printToStdOut=True)

### Inheritance

### **Members**

### LogLevel

Return the currently logged minimal severity level.

#### BaseIndent

```
'{DARK_GRAY}{message}{NOCOLOR}', <Se
     _Log_MESSAGE_FORMAT__ = {<Severity.Debug:
                                                          1>:
     Write (entry)
     TryWrite (entry)
     WriteFatal (message, indent=0, appendLinebreak=True)
     WriteError (message, indent=0, appendLinebreak=True)
     WriteWarning (message, indent=0, appendLinebreak=True)
     WriteInfo (message, indent=0, appendLinebreak=True)
     WriteQuiet (message, indent=0, appendLinebreak=True)
     WriteNormal (message, indent=0, appendLinebreak=True)
     WriteVerbose (message, indent=1, appendLinebreak=True)
     WriteDebug (message, indent=2, appendLinebreak=True)
     WriteDryRun (message, indent=2, appendLinebreak=True)
class Base.Logging.ILogable(logger=None)
     A mixin class to provide local logging methods.
```

#### **Members**

```
Logger
Return the local logger instance.

Log (entry, condition=True)
Write an entry to the local logger.

_TryLog (*args, condition=True, **kwargs)

LogFatal (*args, condition=True, **kwargs)

LogError (*args, condition=True, **kwargs)

LogWarning (*args, condition=True, **kwargs)

LogInfo (*args, condition=True, **kwargs)

LogQuiet (*args, condition=True, **kwargs)

LogQuiet (*args, condition=True, **kwargs)

LogVerbose (*args, condition=True, **kwargs)

LogDebug (*args, condition=True, **kwargs)
```

# 14.2.4 Base.Project

# Classes

- FileTypes: Undocumented.
- Environment: An enumeration.
- ToolChain: An enumeration.
- Tool: An enumeration.
- VHDLVersion: An enumeration.

```
• Project: Undocumented.
```

- FileSet: Undocumented.
- VHDLLibrary: Undocumented.
- File: Undocumented.
- ProjectFile: Undocumented.
- ConstraintFile: Undocumented.
- SettingsFile: Undocumented.
- SourceFile: Undocumented.
- VHDLSourceFile: Undocumented.
- VerilogSourceFile: Undocumented.
- PythonSourceFile: Undocumented.
- CocotbSourceFile: Undocumented.

#### class Base.Project.FileTypes

#### Inheritance

#### **Members**

```
Extension()
_FlagsArithmeticMixin__bits
_FlagsArithmeticMixin__create_flags_instance(bits)
_Flags__internal_str()
classmethod bits_from_simple_str(s)
classmethod bits_from_str(s)
        Converts the output of __str__ into an integer.

data
classmethod from_simple_str(s)
        Accepts only the output of to_simple_str(). The output of __str__() is invalid as input.
classmethod from_str(s)
        Accepts both the output of to_simple_str() and __str__().
is_disjoint(*flags_instances)
```

# is\_member

flags.is\_member is a shorthand for flags.properties is not None. If this property is False then this Flags instance has either zero bits or holds a combination of flag member bits. If this property is True then the bits of this Flags instance match exactly the bits associated with one of the members. This however doesn't necessarily mean that this flag instance isn't a combination of several flags because the bits of a member can be the subset of another member. For example if member0\_bits=0x1 and member1\_bits=0x3 then the bits of member0 are a subset of the bits of member1. If a flag instance holds the bits of member1 then Flags.is\_member returns True and Flags.properties returns the properties of member1 but \_\_len\_\_() returns 2 and \_\_iter\_\_() yields both member0 and member1.

#### name

# properties

**Returns** Returns None if this flag isn't an exact member of a flags class but a combination of flags,

returns an object holding the properties (e.g.: name, data, index, ...) of the flag otherwise. We don't store flag properties directly in Flags instances because this way Flags instances that are the (temporary) result of flags arithmetic don't have to maintain these fields and it also has some benefits regarding memory usage.

```
to_simple_str()
class Base.Project.Environment
    An enumeration.
    Inheritance
    Members
    Any = 0
    Simulation = 1
    Synthesis = 2
class Base.Project.ToolChain
    An enumeration.
    Inheritance
    Members
    Any = 0
    Aldec_ActiveHDL = 10
    Aldec_RivieraPRO = 15
    Altera_Quartus = 20
    Altera_ModelSim = 21
    Cocotb = 30
    GHDL GTKWave = 40
    Intel_Quartus = 50
    Intel_ModelSim = 51
```

```
Xilinx_ISE = 80
Xilinx_PlanAhead = 81
Xilinx_Vivado = 82
class Base.Project.Tool(*_)
An enumeration.
```

Lattice\_Diamond = 60

Lattice\_Symplify = 65

Mentor\_ModelSim = 70

Mentor\_QuestaSim = 75

```
Members
```

```
Any = 0
    Aldec_aSim = ('ASIM', 'Aldec Active-HDL', 'Aldec Active-HDL')
    Aldec_rPro = ('RPRO', 'Aldec Riviera-PRO', 'Aldec Riviera-PRO')
    Altera_Quartus_Map = ('QMAP', 'Quartus Map', 'Altera Quartus Map (quartus_map)')
    Cocotb_QuestaSim = ('COCO', 'Cocotb', 'Coroutine Cosimulation Testbench (Cocotb)')
    GHDL = ('GHDL', 'GHDL', 'GHDL')
    GTKwave = ('GTKW', 'GTKWave', 'GTKWave')
    Lattice_LSE = ('LSE', 'Lattice LSE', 'Lattice Synthesis Engine (LSE)')
    Mentor_vSim = ('VSIM', 'Mentor ModelSim', 'Mentor Graphics ModelSim (vSim)')
    Xilinx_iSim = ('XSIM', 'Xilinx iSim', 'Xilinx ISE Simulator (iSim)')
    Xilinx_XST = ('XST', 'Xilinx XST', 'Xilinx Synthesis Tool (XST)')
    Xilinx_CoreGen = ('CG', 'Xilinx CoreGen', 'Xilinx Core Generator Tool (CoreGen)')
    Xilinx_xSim = ('XSIM', 'Xilinx xSim', 'Xilinx Vivado Simulator (xSim)')
    Xilinx_Synth = ('VIVADO', 'Xilinx Vivado Synthesis', 'Xilinx Vivado Synthesis (synthesis)
    Xilinx_IPCatalog = ('XCI', 'Xilinx Vivado IP Catalog', 'Xilinx Vivado IP Catalog')
class Base.Project.VHDLVersion(*_)
    An enumeration.
    Inheritance
    Members
    Any = 0
    VHDL87 = 87
    VHDL93 = 93
```

# Inheritance

VHDL2002 = 2002VHDL2008 = 2008

class Base.Project.Project(name)

### **Members**

Name

RootDirectory

Board

Device

Environment

```
ToolChain
                      Tool
                     VHDLVersion
                      CreateFileSet (name, setDefault=True)
                     AddFileSet (fileSet)
                     FileSets
                     DefaultFileSet
                     AddFile (file, fileSet=None)
                     AddSourceFile (file, fileSet=None)
                     \textbf{Files} \ (\textit{fileType} = < \textit{FileTypes} \ (\textit{Text} | \textit{ProjectFile} | \textit{FileListFile} | \textit{RulesFile} | \textit{SourceFile} | \textit{VHDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \\ \textbf{FileSourceFile} | \textbf{FileListFile} | \textbf{FileListFi
                                                       bits=0xFFFF>, fileSet=None)
                     ExtractVHDLLibrariesFromVHDLSourceFiles()
                     VHDLLibraries
                     ExternalVHDLLibraries
                     AddExternalVHDLLibraries (library)
                      GetVariables()
                     pprint (indent=0)
class Base.Project.FileSet (name, project=None)
                      Inheritance
                       Members
                     Name
                     Project
                     Files
                     AddFile (file)
                     {\tt AddSourceFile}\,(\mathit{file}\,)
class Base.Project.VHDLLibrary(name, project=None)
                      Inheritance
                       Members
                     Name
                     Project
                     Files
                     \mathbf{AddFile}\,(\mathit{file}\,)
class Base.Project.File (file, project=None, fileSet=None)
```

```
The PoC-Library Documentation, Release td
    Inheritance
    Members
    _FileType = <FileTypes() bits=0x0000>
    Project
    FileSet
    FileType
    FileName
    Path
    Open()
    ReadFile()
    _ReadContent()
class Base.Project.ProjectFile (file, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.ProjectFile bits=0x0002 data=UNDEFINED>
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
class Base.Project.ConstraintFile(file, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.ConstraintFile bits=0x0200 data=UNDEFINED>
    FileName
    FileSet
    FileType
```

262

Open() Path

Project ReadFile()

```
_ReadContent()
class Base.Project.SettingsFile (file, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.SettingsFile bits=0x4000 data=UNDEFINED>
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
class Base.Project.SourceFile (file, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.SourceFile bits=0x0010 data=UNDEFINED>
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
class Base.Project.VHDLSourceFile (file, vhdlLibraryName, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.VHDLSourceFile bits=0x0020 data=UNDEFINED>
    Parse()
    File
    FileName
    FileSet
```

```
FileType
    LibraryName
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
class Base.Project.VerilogSourceFile (file, project=None, fileSet=None)
    Inheritance
    Members
    File
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
    _FileType = <FileTypes.VerilogSourceFile bits=0x0040 data=UNDEFINED>
class Base.Project.PythonSourceFile (file, project=None, fileSet=None)
    Inheritance
    Members
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
    _FileType = <FileTypes.PythonSourceFile bits=0x0080 data=UNDEFINED>
class Base.Project.CocotbSourceFile (file, project=None, fileSet=None)
```

#### **Members**

```
File
FileName
FileSet
FileType
Open()
Path
Project
ReadFile()
__ReadContent()
__FileType = <FileTypes.CocotbSourceFile bits=0x0100 data=UNDEFINED>
```

# 14.2.5 Base.Shared

#### Classes

• Shared: Base class for Simulator and Compiler.

### **Functions**

```
• to\_time(): Convert n seconds to a str with this pattern: "{min}:{sec:02}".
```

```
class Base. Shared. Shared (host: Base.IHost, dryRun)
Base class for Simulator and Compiler.
```

# Parameters

- **host** (object) The hosting instance for this instance.
- **dryRun** (bool) Enable dry-run mode
- noCleanUp (bool) Don't clean up after a run.

# Inheritance

# **Members**

```
ENVIRONMENT = 0
TOOL_CHAIN = 0
TOOL = 0
VHDL_VERSION = 2008
Host
DryRun
VHDLVersion
PoCProject
Directories
_GetTimeDeltaSinceLastEvent()
```

```
_PrepareEnvironment()
     _PrepareEnvironment_PurgeDirectory()
     _PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_ChangeDirectory()
          Change working directory to temporary path 'temp/<tool>'.
     _Prepare()
     _CreatePoCProject (projectName, board)
     _AddFileListFile (fileListFilePath)
     _GetHDLParameters (configSectionName)
          Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     _TryLog (*args, condition=True, **kwargs)
Functions
Base.Shared.to_time (seconds)
     Convert n seconds to a str with this pattern: "{min}:{sec:02}".
          Parameters seconds (int) – Number of seconds to be converted.
          Return type str
          Returns Returns a string formatted as #:##. E.g. "1:05"
Classes
   • IHost: This is a type hint class (interface description) for a host instance.
class Base.IHost(logger=None)
     This is a type hint class (interface description) for a host instance.
     It's needed until PoC requires Python 3.6.
     Inheritance
     Members
     Platform = 'string'
     PoCConfig = <lib.ExtendedConfigParser.ExtendedConfigParser object>
```

```
SaveAndReloadPoCConfiguration()
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
          Return the local logger instance.
     _TryLog (*args, condition=True, **kwargs)
14.3 Compiler
Submodules
14.3.1 Compiler.ISECompiler
Classes
   • Compiler: Base class for all Compiler classes.
class Compiler.ISECompiler.Compiler(host, dryRun, noCleanUp)
     Inheritance
     Members
     TOOL_CHAIN = 80
     TOOL = 0
     _PrepareCompiler()
          Prepare for compilation. This method forwards to Base.Compiler.Compiler._Prepare(),
          which is inherited from Base. Shared. Shared.
     RunAll (fqnList, *args, **kwargs)
     Run (entity, args, kwargs)
          Run a testbench.
     Directories
     DryRun
     ENVIRONMENT = 2
```

14.3. Compiler 267

Host

```
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
PrintCompileReportLine (testObject, indent, nameColumnWidth)
PrintOverallCompileReport()
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 93
_AddFileListFile (fileListFilePath)
_AddRulesFiles (rulesFilePath)
_CreatePoCProject (projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
_ExecuteReplaceTasks (tasks, text)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_ParseCopyRules (rawList, copyTasks, text)
_ParseDeleteRules (rawList, deleteTasks, text)
_ParseReplaceRules (rawList, replaceTasks, text)
_Prepare()
_PrepareCompilerEnvironment (device)
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_RunPostCopy (netlist)
```

```
_RunPostDelete (netlist)
     _RunPostReplace (netlist)
     _RunPreCopy (netlist)
     _RunPreReplace (netlist)
     _TryLog(*args, condition=True, **kwargs)
     _WriteSpecialSectionIntoConfig(device)
14.3.2 Compiler.LSECompiler
Classes
   • Compiler: Base class for all Compiler classes.
class Compiler.LSECompiler.Compiler(host, dryRun, noCleanUp)
     Inheritance
     Members
     TOOL\_CHAIN = 60
     TOOL = ('LSE', 'Lattice LSE', 'Lattice Synthesis Engine (LSE)')
     _PrepareCompiler()
         Prepare for compilation. This method forwards to Base. Compiler. _Prepare(),
         which is inherited from Base. Shared. Shared.
     RunAll (fqnList, *args, **kwargs)
         Run a list of netlist compilations. Expand wildcards to all selected netlists.
     Run (netlist, board)
         Run a testbench.
     WriteLSEProjectFile (netlist, board)
     _RunCompile (netlist, lseArgumentFile)
     Directories
     DryRun
     ENVIRONMENT = 2
     Host
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
```

```
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
PrintCompileReportLine (testObject, indent, nameColumnWidth)
PrintOverallCompileReport()
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 93
_AddFileListFile (fileListFilePath)
_AddRulesFiles (rulesFilePath)
_CreatePoCProject (projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
_ExecuteReplaceTasks (tasks, text)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_ParseCopyRules (rawList, copyTasks, text)
_ParseDeleteRules (rawList, deleteTasks, text)
_ParseReplaceRules (rawList, replaceTasks, text)
_Prepare()
_PrepareCompilerEnvironment(device)
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_RunPostCopy (netlist)
_RunPostDelete (netlist)
_RunPostReplace (netlist)
_RunPreCopy (netlist)
_RunPreReplace (netlist)
_TryLog(*args, condition=True, **kwargs)
_WriteSpecialSectionIntoConfig (device)
```

# 14.3.3 Compiler.QuartusCompiler

### Classes

• Compiler: Base class for all Compiler classes. class Compiler.QuartusCompiler.Compiler(host, dryRun, noCleanUp) Inheritance **Members**  $TOOL_CHAIN = 20$ TOOL = ('QMAP', 'Quartus Map', 'Altera Quartus Map (quartus\_map)') \_PrepareCompiler() Prepare for compilation. This method forwards to Base.Compiler.\_Prepare(), which is inherited from Base. Shared. Shared. RunAll (fqnList, \*args, \*\*kwargs) Run a list of netlist compilations. Expand wildcards to all selected netlists. Run (netlist, board) Run a testbench. \_WriteSpecialSectionIntoConfig (device) \_WriteQuartusProjectFile (netlist, device) \_RunCompile (netlist) Directories DryRun ENVIRONMENT = 2Host Log (entry, condition=True) Write an entry to the local logger. LogDebug (\*args, condition=True, \*\*kwargs) LogDryRun (\*args, condition=True, \*\*kwargs)

```
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo (*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
PrintCompileReportLine (testObject, indent, nameColumnWidth)
PrintOverallCompileReport()
```

```
TryRun (netlist, *args, **kwargs)
         Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
     VHDLVersion
     VHDL VERSION = 93
     _AddFileListFile (fileListFilePath)
     AddRulesFiles (rulesFilePath)
     _CreatePoCProject (projectName, board)
     _ExecuteCopyTasks (tasks, text)
     _ExecuteDeleteTasks (tasks, text)
     _ExecuteReplaceTasks (tasks, text)
     _GetHDLParameters (configSectionName)
         Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
     _GetTimeDeltaSinceLastEvent()
     _ParseCopyRules (rawList, copyTasks, text)
     _ParseDeleteRules (rawList, deleteTasks, text)
     _ParseReplaceRules (rawList, replaceTasks, text)
     _Prepare()
     _PrepareCompilerEnvironment (device)
     _PrepareEnvironment()
     _PrepareEnvironment_ChangeDirectory()
         Change working directory to temporary path 'temp/<tool>'.
     _PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_PurgeDirectory()
     _RunPostCopy (netlist)
     _RunPostDelete (netlist)
     _RunPostReplace (netlist)
     _RunPreCopy (netlist)
     _RunPreReplace (netlist)
     _TryLog(*args, condition=True, **kwargs)
14.3.4 Compiler. Vivado Compiler
Classes
   • Compiler: Base class for all Compiler classes.
class Compiler.VivadoCompiler.Compiler(host, dryRun, noCleanUp)
     Inheritance
     Members
     TOOL_CHAIN = 82
     TOOL = ('VIVADO', 'Xilinx Vivado Synthesis', 'Xilinx Vivado Synthesis (synth)')
```

```
_PrepareCompiler()
     Prepare for compilation. This method forwards to Base.Compiler._Prepare(),
     which is inherited from Base. Shared. Shared.
RunAll (fqnList, *args, **kwargs)
    Run a list of netlist compilations. Expand wildcards to all selected netlists.
Run (netlist, board)
    Run a testbench.
_WriteSpecialSectionIntoConfig(device)
_RunCompile (netlist)
_WriteTclFile (netlist, device)
Directories
DryRun
ENVIRONMENT = 2
Host
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
{\tt PrintCompileReportLine}~(\textit{testObject}, \textit{indent}, \textit{nameColumnWidth})
PrintOverallCompileReport()
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 93
_AddFileListFile (fileListFilePath)
_AddRulesFiles (rulesFilePath)
_CreatePoCProject (projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
_ExecuteReplaceTasks (tasks, text)
```

```
_GetHDLParameters(configSectionName)
         Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
     _GetTimeDeltaSinceLastEvent()
     _ParseCopyRules (rawList, copyTasks, text)
     _ParseDeleteRules (rawList, deleteTasks, text)
     _ParseReplaceRules (rawList, replaceTasks, text)
    _Prepare()
     _PrepareCompilerEnvironment (device)
     _PrepareEnvironment()
     _PrepareEnvironment_ChangeDirectory()
         Change working directory to temporary path 'temp/<tool>'.
     _PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_PurgeDirectory()
     _RunPostCopy (netlist)
     _RunPostDelete (netlist)
     _RunPostReplace (netlist)
     _RunPreCopy (netlist)
     _RunPreReplace (netlist)
     _TryLog(*args, condition=True, **kwargs)
14.3.5 Compiler.XCICompiler
Classes
   • Compiler: Base class for all Compiler classes.
class Compiler.XCICompiler.Compiler(host, dryRun, noCleanUp)
     Inheritance
     Members
     TOOL_CHAIN = 82
     TOOL = ('XCI', 'Xilinx Vivado IP Catalog', 'Xilinx Vivado IP Catalog')
     _PrepareCompiler()
         Prepare for compilation. This method forwards to Base. Compiler. _Prepare(),
         which is inherited from Base. Shared. Shared.
    RunAll (fqnList, *args, **kwargs)
         Run a list of netlist compilations. Expand wildcards to all selected netlists.
     Run (netlist, board)
         Run a testbench.
     _WriteSpecialSectionIntoConfig (device)
     _RunCompile (netlist, device)
     _WriteTclFile (netlist, device)
```

Directories

```
DryRun
ENVIRONMENT = 2
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
PrintCompileReportLine (testObject, indent, nameColumnWidth)
PrintOverallCompileReport()
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 93
_AddFileListFile (fileListFilePath)
_AddRulesFiles (rulesFilePath)
_CreatePoCProject (projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
_ExecuteReplaceTasks (tasks, text)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_ParseCopyRules (rawList, copyTasks, text)
_ParseDeleteRules (rawList, deleteTasks, text)
_ParseReplaceRules (rawList, replaceTasks, text)
_Prepare()
_PrepareCompilerEnvironment(device)
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
```

```
_PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_PurgeDirectory()
    _RunPostCopy (netlist)
     _RunPostDelete (netlist)
     _RunPostReplace (netlist)
     _RunPreCopy (netlist)
     _RunPreReplace (netlist)
     _TryLog(*args, condition=True, **kwargs)
14.3.6 Compiler.XCOCompiler
Classes
   • Compiler: Base class for all Compiler classes.
class Compiler.XCOCompiler.Compiler(host, dryRun, noCleanUp)
     Inheritance
     Members
     TOOL\_CHAIN = 80
     TOOL = ('CG', 'Xilinx CoreGen', 'Xilinx Core Generator Tool (CoreGen)')
     PrepareCompiler()
         Prepare for compilation. This method forwards to Base. Compiler. _Prepare(),
         which is inherited from Base. Shared. Shared.
    RunAll (fqnList, *args, **kwargs)
         Run a list of netlist compilations. Expand wildcards to all selected netlists.
    Run (netlist, board)
         Run a testbench.
    _WriteSpecialSectionIntoConfig (device)
     _RunCompile (netlist, device)
    Directories
     DryRun
     ENVIRONMENT = 2
     Host
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
```

LogInfo(\*args, condition=True, \*\*kwargs)
LogNormal(\*args, condition=True, \*\*kwargs)

```
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
NoCleanUp
PoCProject
PrintCompileReportLine (testObject, indent, nameColumnWidth)
PrintOverallCompileReport()
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 93
_AddFileListFile (fileListFilePath)
_AddRulesFiles (rulesFilePath)
_CreatePoCProject(projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
ExecuteReplaceTasks (tasks, text)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_ParseCopyRules (rawList, copyTasks, text)
_ParseDeleteRules (rawList, deleteTasks, text)
_ParseReplaceRules (rawList, replaceTasks, text)
_Prepare()
_PrepareCompilerEnvironment(device)
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_RunPostCopy (netlist)
_RunPostDelete (netlist)
_RunPostReplace (netlist)
_RunPreCopy (netlist)
_RunPreReplace (netlist)
_TryLog(*args, condition=True, **kwargs)
```

# 14.3.7 Compiler.XSTCompiler

### Classes

• Compiler: Base class for all Compiler classes. class Compiler.XSTCompiler.Compiler(host, dryRun, noCleanUp) Inheritance **Members** TOOL\_CHAIN = 80 TOOL = ('XST', 'Xilinx XST', 'Xilinx Synthesis Tool (XST)') \_PrepareCompiler() Prepare for compilation. This method forwards to Base.Compiler.\_Prepare(), which is inherited from Base. Shared. Shared. RunAll (fqnList, \*args, \*\*kwargs) Run a list of netlist compilations. Expand wildcards to all selected netlists. Run (netlist, board) Run a testbench. \_WriteSpecialSectionIntoConfig (device) \_RunCompile (netlist) \_WriteXstOptionsFile (netlist, device) Directories DryRun ENVIRONMENT = 2Host Log (entry, condition=True) Write an entry to the local logger. LogDebug (\*args, condition=True, \*\*kwargs) LogDryRun (\*args, condition=True, \*\*kwargs) LogError (\*args, condition=True, \*\*kwargs) LogFatal (\*args, condition=True, \*\*kwargs) LogInfo(\*args, condition=True, \*\*kwargs) LogNormal (\*args, condition=True, \*\*kwargs) LogQuiet (\*args, condition=True, \*\*kwargs) LogVerbose (\*args, condition=True, \*\*kwargs) LogWarning(\*args, condition=True, \*\*kwargs) Logger Return the local logger instance. NoCleanUp PoCProject PrintCompileReportLine (testObject, indent, nameColumnWidth)

PrintOverallCompileReport()

```
TryRun (netlist, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL VERSION = 93
_AddFileListFile (fileListFilePath)
AddRulesFiles (rulesFilePath)
_CreatePoCProject (projectName, board)
_ExecuteCopyTasks (tasks, text)
_ExecuteDeleteTasks (tasks, text)
_ExecuteReplaceTasks (tasks, text)
_GenerateXilinxProjectFileContent (tool, vhdlVersion=93)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_ParseCopyRules (rawList, copyTasks, text)
_ParseDeleteRules (rawList, deleteTasks, text)
_ParseReplaceRules (rawList, replaceTasks, text)
_Prepare()
_PrepareCompilerEnvironment(device)
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_RunPostCopy (netlist)
_RunPostDelete (netlist)
_RunPostReplace (netlist)
_RunPreCopy (netlist)
_RunPreReplace (netlist)
_TryLog(*args, condition=True, **kwargs)
_WriteXilinxProjectFile (projectFilePath, tool, vhdlVersion=93)
```

# **Exceptions**

- CompilerException: Base class for all CompilerException classes. It is raised while running
- $\bullet \textit{SkipableCompilerException:} \textbf{SkipableCompilerException} \textbf{ is a } \textit{CompilerException,} \\ \textbf{which} \\$

### Classes

- CopyTask: This class represents a 'copy task' and inherits the partial class
- DeleteTask: This class represents a 'delete task' and inherits the partial class
- ReplaceTask: This class represents a 'replace task' and inherits the partial class
- AppendLineTask: This class represents a 'append line task' and inherits the partial class

- CompileState: Compile state enumeration.
- CompileResult: Compilation result enumeration.
- Compiler: Base class for all Compiler classes.

```
exception Compiler.CompilerException (message=")
```

Base class for all CompilerException classes. It is raised while running compiler (synthesis) tasks in PoC.

#### Inheritance

```
Members
```

```
__init__ (message=")
Exception initializer
```

**Parameters** message (str) – The exception message.

```
str ()
```

Returns the exception's message text.

args

```
exception Compiler.SkipableCompilerException (message=")
```

SkipableCompilerException is a CompilerException, which can be skipped.

#### Inheritance

# **Members**

```
___init___ (message=")
Exception initializer
```

**Parameters** message (str) – The exception message.

```
__str__()
```

Returns the exception's message text.

args

# class Compiler.CopyTask(sourcePath, destinationPath)

This class represents a 'copy task' and inherits the partial class CopyRuleMixIn.

#### Inheritance

# **Members**

### DestinationPath

SourcePath

```
class Compiler.DeleteTask (filePath)
```

This class represents a 'delete task' and inherits the partial class <code>DeleteRuleMixIn</code>.

#### Inheritance

# **Members**

FilePath

```
class Compiler.ReplaceTask (filePath, searchPattern, replacePattern, multiLine, dotAll, caseIn-
       \begin{tabular}{ll} Sensitive)\\ This class represents a 'replace task' and inherits the partial class $ReplaceRuleMixIn. \end{tabular}
```

# **Members**

FilePath

RegExpOption\_CaseInsensitive

RegExpOption\_DotAll

RegExpOption\_MultiLine

ReplacePattern

SearchPattern

# class Compiler.AppendLineTask (filePath, appendPattern)

This class represents a 'append line task' and inherits the partial class AppendLineRuleMixIn.

#### Inheritance

### **Members**

# AppendPattern

FilePath

# class Compiler.CompileState

Compile state enumeration.

# **Inheritance**

### **Members**

Prepare = 0

PreCopy = 10

PrePatch = 11

Compile = 50

PostCopy = 90

PostPatch = 91

PostDelete = 92

CleanUp = 99

# class Compiler.CompileResult

Compilation result enumeration.

```
Members
     NotRun = 0
     Error = 1
     Failed = 2
     Success = 3
class Compiler.Compiler(host: Base.IHost, dryRun, noCleanUp)
     Base class for all Compiler classes.
     Inheritance
     Members
     ENVIRONMENT = 2
     VHDL VERSION = 93
     __init__ (host: Base.IHost, dryRun, noCleanUp)
         Class initializer
             Parameters
                 • host (object) – The hosting instance for this instance.
                 • dryRun (bool) – Enable dry-run mode
                 • noCleanUp (bool) – Don't clean up after a run.
     NoCleanUp
     _PrepareCompiler()
         Prepare for compilation. This method forwards to Base.Compiler._Prepare(),
          which is inherited from Base. Shared. Shared.
     TryRun (netlist, *args, **kwargs)
         Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
     Run (netlist, board)
          Run a testbench.
     _PrepareCompilerEnvironment(device)
     _WriteSpecialSectionIntoConfig (device)
     _AddRulesFiles (rulesFilePath)
     _RunPreCopy (netlist)
     _RunPostCopy (netlist)
     _ParseCopyRules (rawList, copyTasks, text)
     _ExecuteCopyTasks (tasks, text)
     _RunPostDelete (netlist)
     _ParseDeleteRules (rawList, deleteTasks, text)
     _ExecuteDeleteTasks (tasks, text)
     _RunPreReplace (netlist)
```

\_RunPostReplace (netlist)

```
_ParseReplaceRules (rawList, replaceTasks, text)
_ExecuteReplaceTasks (tasks, text)
PrintOverallCompileReport()
PrintCompileReportLine (testObject, indent, nameColumnWidth)
Directories
DryRun
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
TOOL = 0
TOOL_CHAIN = 0
VHDLVersion
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_TryLog(*args, condition=True, **kwargs)
```

**Submodules** 

# 14.4.1 DataBase.Config

#### Classes

- BaseEnum: An enumeration.
- Vendors: An enumeration.
- Families: Base enum for all Family enums.
- GenericFamilies: Enumeration of all generic families.
- AlteraFamilies: Enumeration of all Altera families.
- LatticeFamilies: Enumeration of all Lattice families.
- XilinxFamilies: Enumeration of all Xilinx families.
- Devices: Base enum for all Device enums.
- GenericDevices: Enumeration of all generic devices.
- AlteraDevices: Enumeration of all Altera devices.
- LatticeDevices: Enumeration of all Lattice devices.
- XilinxDevices: Enumeration of all Xilinx devices.
- SubTypes: Base enum for all SubType enums.
- GenericSubTypes: Enumeration of all generic device subtype.
- AlteraSubTypes: Enumeration of all Altera device subtype.
- LatticeSubTypes: Enumeration of all Lattice device subtype.
- XilinxSubTypes: Enumeration of all Xilinx device subtype.
- Packages: An enumeration.
- Device: Undocumented.
- Board: Undocumented.

# class DataBase.Config.BaseEnum An enumeration.

## **Inheritance**

## **Members**

```
class DataBase.Config.Vendors
    An enumeration.
```

#### Inheritance

# **Members**

Unknown = 0

Generic = 1

Altera = 2

Lattice = 3

MicroSemi = 4

```
Xilinx = 5
class DataBase.Config.Families
    Base enum for all Family enums.
    Inheritance
     Members
class DataBase.Config.GenericFamilies
    Enumeration of all generic families.
    Inheritance
     Members
    Unknown = None
    Generic = 'g'
class DataBase.Config.AlteraFamilies
    Enumeration of all Altera families.
    Inheritance
    Members
    Max = 'm'
    Cyclone = 'c'
    Arria = 'a'
     Stratix = 's'
class DataBase.Config.LatticeFamilies
    Enumeration of all Lattice families.
    Inheritance
    Members
    ECP = 'lfe'
class DataBase.Config.XilinxFamilies
    Enumeration of all Xilinx families.
    Inheritance
    Members
    Spartan = 's'
    Artix = 'a'
    Kintex = 'k'
```

```
Virtex = 'v'
Zynq = 'z'
class DataBase.Config.Devices
Base enum for all Device enums.
```

#### **Members**

class DataBase.Config.GenericDevices
 Enumeration of all generic devices.

# Inheritance

# **Members**

Unknown = 0
Generic = 1

class DataBase.Config.AlteraDevices
 Enumeration of all Altera devices.

#### Inheritance

# **Members**

Max2 = 100
Max4 = 101
Max5 = 102
Max10 = 103
Cyclone3 = 110
Cyclone4 = 111
Cyclone5 = 112
Arria2 = 120
Arria5 = 121
Stratix2 = 130
Stratix4 = 131
Stratix5 = 132

Stratix10 = 133

**class** DataBase.Config.LatticeDevices
Enumeration of all Lattice devices.

#### **Members**

```
iCE40 = 200
MachXO = 210
MachXO2 = 211
MachXO3 = 212
ECP2 = 220
ECP3 = 221
```

class DataBase.Config.XilinxDevices
 Enumeration of all Xilinx devices.

#### Inheritance

ECP5 = 222

#### **Members**

```
Spartan3 = 310
    Spartan6 = 311
    Artix7 = 320
    Kintex7 = 330
    KintexUltraScale = 331
    KintexUltraScalePlus = 332
    Virtex2 = 340
    Virtex4 = 341
    Virtex5 = 342
    Virtex6 = 343
    Virtex7 = 344
    VirtexUltraScale = 345
    VirtexUltraScalePlus = 346
    Zynq7000 = 350
class DataBase.Config.SubTypes
    Base enum for all SubType enums.
```

# **Inheritance**

#### **Members**

```
class DataBase.Config.GenericSubTypes
    Enumeration of all generic device subtype.
```

#### **Members**

```
Unknown = None
Generic = 1
NoSubType = ('', '')
```

**class** DataBase.Config.**AlteraSubTypes**Enumeration of all Altera device subtype.

# Inheritance

# **Members**

```
NoSubType = ('', '')
LS = ('ls', '')
E = ('e', '')
GS = ('gs', '')
GX = ('gx', '')
GT = ('gt', '')
GZ = ('gz', '')
SX = ('sx', '')
ST = ('st', '')
```

**class** DataBase.Config.LatticeSubTypes Enumeration of all Lattice device subtype.

# Inheritance

# **Members**

```
NoSubType = ('', '')
U = ('u', '')
UM = ('um', '')
```

class DataBase.Config.XilinxSubTypes
 Enumeration of all Xilinx device subtype.

### Inheritance

# **Members**

```
NoSubType = ('', '')
DA = ('d', 'a')
E = ('', 'e')
AN = ('', 'an')
```

class DataBase.Config.Packages
 An enumeration.

#### Inheritance

# **Members**

Unknown = 0Generic = 1TQG = 10CLG = 20CPG = 21CSG = 22CABGA = 25FBG = 30FF = 31FFG = 32FG = 33FGG = 34FLG = 35FT = 36FTG = 37RB = 40RBG = 41RF = 42RS = 43E = 50Q = 51

F = 52

```
U = 53
    M = 54
class DataBase.Config.Device(deviceString)
     Inheritance
     Members
    _DecodeGeneric()
    _DecodeAltera(deviceString)
    _DecodeLatticeICE (deviceString)
    \verb|_DecodeLatticeLCM| (deviceString)
    \verb|_DecodeLatticeLFE| (deviceString)
    _DecodeLatticeECP3 (deviceString)
    _DecodeLatticeECP5 (deviceString)
    _DecodeXilinx(deviceString)
    Vendor
    Family
    Device
    Generation
    Number
    SpeedGrade
    PinCount
    Package
    Name
     ShortName
    FullName
    FullName2
    FamilyName
     Series
    GetVariables()
class DataBase.Config.Board(host, boardName=None, device=None)
    Inheritance
    Members
    Name
    Device
    GetVariables()
```

# 14.4.2 DataBase.Entity

#### Classes

```
• EntityTypes: An enumeration.
```

- BaseFlags: Undocumented.
- TestbenchKind: Undocumented.
- NetlistKind: Undocumented.
- NamespaceRoot: Undocumented.
- Visibility: An enumeration.
- PathElement: Undocumented.
- Namespace: Undocumented.
- Library: Undocumented.
- WildCard: Undocumented.
- StarWildCard: Undocumented.
- AskWildCard: Undocumented.
- IPCore: Undocumented.
- LazyPathElement: Undocumented.
- Testbench: Undocumented.
- VHDLTestbench: Undocumented.
- CocoTestbench: Undocumented.
- Netlist: Undocumented.
- XstNetlist: Undocumented.
- QuartusNetlist: Undocumented.
- LatticeNetlist: Undocumented.
- CoreGeneratorNetlist: Undocumented.
- VivadoNetlist: Undocumented.
- FON: Undocumented.

# **Functions**

```
• _PoCEntityTypes_parser(): Undocumented.
```

```
class DataBase.Entity.EntityTypes
    An enumeration.
```

# Inheritance

#### **Members**

```
Unknown = 0
Source = 1
Testbench = 2
NetList = 3
```

class DataBase.Entity.BaseFlags

#### **Members**

flags.is\_member is a shorthand for flags.properties is not None. If this property is False then this Flags instance has either zero bits or holds a combination of flag member bits. If this property is True then the bits of this Flags instance match exactly the bits associated with one of the members. This however doesn't necessarily mean that this flag instance isn't a combination of several flags because the bits of a member can be the subset of another member. For example if member0\_bits=0x1 and member1\_bits=0x3 then the bits of member0 are a subset of the bits of member1. If a flag instance holds

the bits of member1 then Flags.is\_member returns True and Flags.properties returns the properties of member1 but \_\_len\_\_() returns 2 and \_\_iter\_\_() yields both member0 and member1.

#### name

#### properties

**Returns** Returns None if this flag isn't an exact member of a flags class but a combination of flags,

returns an object holding the properties (e.g.: name, data, index, ...) of the flag otherwise. We don't store flag properties directly in Flags instances because this way Flags instances that are the (temporary) result of flags arithmetic don't have to maintain these fields and it also has some benefits regarding memory usage.

```
to_simple_str()
class DataBase.Entity.TestbenchKind
```

## Inheritance

#### **Members**

```
_FlagsArithmeticMixin__bits
_FlagsArithmeticMixin__create_flags_instance(bits)
_Flags__internal_str()
classmethod bits_from_simple_str(s)
classmethod bits_from_str(s)
Converts the output of __str__ into an integer.
```

#### data

# classmethod from\_simple\_str(s)

Accepts only the output of to\_simple\_str(). The output of \_\_str\_\_() is invalid as input.

#### classmethod from str(s)

Accepts both the output of to\_simple\_str() and \_\_str\_\_().

is\_disjoint (\*flags\_instances)

#### is member

flags.is\_member is a shorthand for flags.properties is not None. If this property is False then this Flags instance has either zero bits or holds a combination of flag member bits. If this property is True then the bits of this Flags instance match exactly the bits associated with one of the members. This however doesn't necessarily mean that this flag instance isn't a combination of several flags because the bits of a member can be the subset of another member. For example if member0\_bits=0x1 and member1\_bits=0x3 then the bits of member0 are a subset of the bits of member1. If a flag instance holds the bits of member1 then Flags.is\_member returns True and Flags.properties returns the properties of member1 but \_\_len\_\_() returns 2 and \_\_iter\_\_() yields both member0 and member1.

#### name

#### properties

**Returns** Returns None if this flag isn't an exact member of a flags class but a combination of flags,

returns an object holding the properties (e.g.: name, data, index, ...) of the flag otherwise. We don't store flag properties directly in Flags instances because this way Flags instances that are the (temporary) result of flags arithmetic don't have to maintain these fields and it also has some benefits regarding memory usage.

```
to_simple_str()
class DataBase.Entity.NetlistKind
```

#### Inheritance

#### **Members**

is member

flags.is\_member is a shorthand for flags.properties is not None. If this property is False then this Flags instance has either zero bits or holds a combination of flag member bits. If this property is True then the bits of this Flags instance match exactly the bits associated with one of the members. This however doesn't necessarily mean that this flag instance isn't a combination of several flags because the

bits of a member can be the subset of another member. For example if member0\_bits=0x1 and member1\_bits=0x3 then the bits of member0 are a subset of the bits of member1. If a flag instance holds the bits of member1 then Flags.is\_member returns True and Flags.properties returns the properties of member1 but \_\_len\_\_() returns 2 and \_\_iter\_\_() yields both member0 and member1.

#### name

#### properties

**Returns** Returns None if this flag isn't an exact member of a flags class but a combination of flags,

returns an object holding the properties (e.g.: name, data, index, ...) of the flag otherwise. We don't store flag properties directly in Flags instances because this way Flags instances that are the (temporary) result of flags arithmetic don't have to maintain these fields and it also has some benefits regarding memory usage.

```
to_simple_str()
class DataBase.Entity.NamespaceRoot(host)
    Inheritance
    Members
    Libraries
    LibraryNames
    GetLibraries()
    GetLibraryNames()
    AddLibrary (libraryName, libraryPrefix)
    _NamespaceRoot__POCRoot_Name = 'PoC'
    _NamespaceRoot__POCRoot_SectionName = 'PoC'
class DataBase.Entity.Visibility
    An enumeration.
    Inheritance
    Members
    Unknown = 0
    Private = 1
    Public = 2
class DataBase.Entity.PathElement (host, name, configSectionName, parent)
    Inheritance
    Members
    Name
    Parent
```

ConfigSectionName

```
ConfigSection
    Level
    Visibility
    IsVisible
    Path
    _Load()
class DataBase.Entity.Namespace (host, name, configSectionName, parent)
    Inheritance
    Members
    _Load()
    Namespaces
    NamespaceNames
    Entities
    EntityNames
    {\tt GetNamespaces} \ (\ )
    GetNamespaceNames()
    GetEntities()
    GetEntityNames()
    GetAllEntities()
    pprint (indent=0)
    ConfigSection
    ConfigSectionName
    IsVisible
    Level
    Name
    Parent
    Path
    Visibility
class DataBase.Entity.Library(host, name, configSectionName, parent)
    Inheritance
    Members
    Level
    ConfigSection
    ConfigSectionName
    Entities
```

```
EntityNames
    GetAllEntities()
    GetEntities()
    GetEntityNames()
    GetNamespaceNames()
    GetNamespaces()
    IsVisible
    Name
    NamespaceNames
    Namespaces
    Parent
    Path
    Visibility
    _Load()
    pprint (indent=0)
class DataBase.Entity.WildCard(host, name, configSectionName, parent)
    Inheritance
    Members
    GetEntities()
    GetTestbenches (kind=<TestbenchKind(VHDLTestbench|CocoTestbench) bits=0x0003>)
    GetVHDLTestbenches()
    GetCocoTestbenches()
    \textbf{GetNetlists} \ (kind = < NetlistKind(LatticeNetlist)QuartusNetlist | XstNetlist|CoreGeneratorNetlist|VivadoNetlist)
                  bits=0x001F>)
    GetLatticeNetlists()
    GetQuartusNetlists()
    GetXSTNetlists()
    GetCoreGenNetlists()
    GetVivadoNetlists()
    Testbenches
    VHDLTestbenches
    CocoTestbenches
    Netlists
    LatticeNetlists
    QuartusNetlists
    XSTNetlists
    CoreGenNetlists
```

```
VivadoNetlists
    ConfigSection
    ConfigSectionName
    IsVisible
    Level
    Name
    Parent
    Path
    Visibility
    _Load()
class DataBase.Entity.StarWildCard(host, name, configSectionName, parent)
    Inheritance
     Members
    _Load()
    GetEntities()
    CocoTestbenches
    ConfigSection
    ConfigSectionName
    CoreGenNetlists
    GetCocoTestbenches()
    GetCoreGenNetlists()
    GetLatticeNetlists()
    \textbf{GetNetlists} \ (kind = < NetlistKind(LatticeNetlist)QuartusNetlist|XstNetlist|CoreGeneratorNetlist|VivadoNetlist)
                  bits=0x001F>)
    GetQuartusNetlists()
    GetTestbenches (kind=<TestbenchKind(VHDLTestbench|CocoTestbench) bits=0x0003>)
    GetVHDLTestbenches()
    GetVivadoNetlists()
    GetXSTNetlists()
    IsVisible
    LatticeNetlists
    Level
    Name
    Netlists
    Parent
    Path
    QuartusNetlists
```

```
Testbenches
                 VHDLTestbenches
                Visibility
                VivadoNetlists
                XSTNetlists
class DataBase.Entity.AskWildCard(host, name, configSectionName, parent)
                 Inheritance
                 Members
                 _Load()
                 GetEntities()
                 CocoTestbenches
                 ConfigSection
                 ConfigSectionName
                 CoreGenNetlists
                 GetCocoTestbenches()
                 GetCoreGenNetlists()
                 GetLatticeNetlists()
                 \textbf{GetNetlists} \ (kind = < Netlist Kind (Lattice Netlist) Quartus Netlist | XstNetlist | Core Generator Netlist | Vivado Netlist) | Vivado Netlist | Vivado N
                                                                  bits=0x001F>)
                 GetQuartusNetlists()
                 GetTestbenches (kind=<TestbenchKind(VHDLTestbench|CocoTestbench) bits=0x0003>)
                 GetVHDLTestbenches()
                 GetVivadoNetlists()
                 GetXSTNetlists()
                 IsVisible
                 LatticeNetlists
                 Level
                Name
                Netlists
                Parent
                Path
                 QuartusNetlists
                 Testbenches
                 VHDLTestbenches
                Visibility
                 VivadoNetlists
                XSTNetlists
```

class DataBase.Entity.IPCore (host, name, configSectionName, parent)

#### **Members**

```
Dependencies
     VHDLTestbench
     CocoTestbench
     \textbf{GetTestbenchs} \ (kind = < Testbench Kind (VHDLTestbench | CocoTestbench) \ bits = 0x0003 >)
     LatticeNetlist
     QuartusNetlist
     XSTNetlist
     CGNetlist
     VivadoNetlist
     \textbf{GetNetlist} (kind = < NetlistKind(LatticeNetlist)QuartusNetlist|XstNetlist|CoreGeneratorNetlist|VivadoNetlist)
                    bits=0x001F>)
     _Load()
     pprint (indent=0)
     ConfigSection
     ConfigSectionName
     IsVisible
     Level
     Name
     Parent
     Path
     Visibility
class DataBase.Entity.LazyPathElement (host, name, configSectionName, parent)
```

#### Inheritance

# **Members**

Kind

ConfigSection

ConfigSectionName

IsVisible

LazyLoadable\_IsLoaded

Level

Name

Parent

Path

Visibility

```
_LazyLoadable_Load()
    \_Load()
class DataBase.Entity.Testbench (host, name, configSectionName, parent)
    Inheritance
    Members
    ModuleName
    FilesFile
    Result
    {\tt \_LazyLoadable\_Load}\ (\ )
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    Name
    Parent
    Path
    Visibility
    _Load()
class DataBase.Entity.VHDLTestbench (host, name, configSectionName, parent)
    Inheritance
    Members
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    FilesFile
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
```

```
Parent
    Path
    Result
    Visibility
    _Load()
class DataBase.Entity.CocoTestbench (host, name, configSectionName, parent)
    Inheritance
    Members
    TopLevel
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    FilesFile
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
    Parent
    Path
    Result
    Visibility
    _Load()
class DataBase.Entity.Netlist(host, name, configSectionName, parent)
    Inheritance
    Members
    ModuleName
    RulesFile
    _LazyLoadable_Load()
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
```

```
{\tt LazyLoadable\_IsLoaded}
    Level
    Name
    Parent
    Path
    Visibility
    \_Load()
class DataBase.Entity.XstNetlist(host, name, configSectionName, parent)
    Inheritance
    Members
    FilesFile
    XcfFile
    FilterFile
    XstTemplateFile
    PrjFile
    XstFile
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
    Parent
    Path
    RulesFile
    Visibility
    _Load()
class DataBase.Entity.QuartusNetlist(host, name, configSectionName, parent)
    Inheritance
    Members
    FilesFile
```

```
QsfFile
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
    Parent
    Path
    RulesFile
    Visibility
    _Load()
class DataBase.Entity.LatticeNetlist(host, name, configSectionName, parent)
    Inheritance
    Members
    FilesFile
    PrjFile
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
    Parent
    Path
    RulesFile
    Visibility
    _Load()
class DataBase.Entity.CoreGeneratorNetlist(host, name, configSectionName, parent)
```

```
Members
    FilesFile
    XcoFile
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    LazyLoadable_IsLoaded
    Level
    ModuleName
    Name
    Parent
    Path
    RulesFile
    Visibility
    _Load()
class DataBase.Entity.VivadoNetlist(host, name, configSectionName, parent)
    Inheritance
    Members
    FilesFile
    TclFile
    _LazyLoadable_Load()
    pprint (indent)
    ConfigSection
    ConfigSectionName
    IsVisible
    Kind
    {\tt LazyLoadable\_IsLoaded}
    Level
    ModuleName
    Name
    Parent
    Path
```

```
RulesFile
     Visibility
     _Load()
\textbf{class} \ \ \texttt{DataBase.Entity.FQN} \ (\textit{host}, \textit{fqn}, \textit{defaultLibrary='PoC'}, \textit{defaultType=<EntityTypes.Source:} \\
     Inheritance
     Members
     Root()
     Entity
Functions
DataBase.Entity._PoCEntityTypes_parser(cls, value)
14.4.3 DataBase.Solution
Classes
   • Base: Base class for Repository, Solution and Project.
   • Repository: Base class for Repository, Solution and Project.
   • Solution: Base class for Repository, Solution and Project.
   • Project: Base class for Repository, Solution and Project.
   • ISEProject: Base class for Repository, Solution and Project.
   • VivadoProject: Base class for Repository, Solution and Project.
   • QuartusProject: Base class for Repository, Solution and Project.
   • LatticeProject: Base class for Repository, Solution and Project.
   • VirtualProject: Undocumented.
   • FileListFile: Undocumented.
   • RulesFile: Undocumented.
class DataBase.Solution.Base(host, sectionPrefix, sectionID, parent)
     Base class for Repository, Solution and Project. It implements ILazyLoadable.
     Inheritance
     Members
     ID
     Parent
     ConfigSectionName
     Load()
          Implement this method for early loading.
     LazyLoadable_IsLoaded
     _LazyLoadable_Load()
```

```
class DataBase.Solution.Repository(host)
    Inheritance
     Members
    Kind
    _Load()
         Implement this method for early loading.
    _LazyLoadable_Load()
    AddSolution (solutionID, solutionName, solutionRootPath)
    RemoveSolution (solution)
     Solutions
    SolutionNames
    ConfigSectionName
     ID
    LazyLoadable_IsLoaded
    Parent
class DataBase.Solution.Solution(host, slnID, parent)
    Inheritance
     Members
    Register()
    Unregister()
    CreateFiles()
    _LazyLoadable_Load()
    Name
    Path
    Projects
    ProjectNames
    ConfigSectionName
    LazyLoadable_IsLoaded
    Parent
    _Load()
         Implement this method for early loading.
class DataBase.Solution.Project (host, prjID, parent)
```

# **Inheritance Members** Name ConfigSectionName ID LazyLoadable\_IsLoaded Parent \_LazyLoadable\_Load() \_Load() Implement this method for early loading. class DataBase.Solution.ISEProject (host, prjID, parent) Inheritance **Members** ConfigSectionName LazyLoadable\_IsLoaded Name Parent \_LazyLoadable\_Load() \_Load() Implement this method for early loading. class DataBase.Solution.VivadoProject (host, prjID, parent) Inheritance **Members** ConfigSectionName LazyLoadable\_IsLoaded

Parent
\_LazyLoadable\_Load()
\_Load()

Name

 $\textbf{class} \ \, \texttt{DataBase.Solution.QuartusProject} \, (\textit{host}, \textit{prjID}, \textit{parent})$ 

Implement this method for early loading.

```
Inheritance
    Members
    ConfigSectionName
    ID
    LazyLoadable_IsLoaded
    Name
    Parent
    _LazyLoadable_Load()
    _Load()
        Implement this method for early loading.
class DataBase.Solution.LatticeProject (host, prjID, parent)
    Inheritance
    Members
    ConfigSectionName
    LazyLoadable_IsLoaded
    Name
    Parent
    _LazyLoadable_Load()
    _Load()
        Implement this method for early loading.
class DataBase.Solution.VirtualProject(name)
    Inheritance
    Members
    AddExternalVHDLLibraries (library)
    AddFile (file, fileSet=None)
    AddFileSet (fileSet)
    AddSourceFile (file, fileSet=None)
    Board
    CreateFileSet (name, setDefault=True)
    DefaultFileSet
    Device
    Environment
    ExternalVHDLLibraries
    ExtractVHDLLibrariesFromVHDLSourceFiles()
```

```
FileSets
                   \textbf{Files} \ (\textit{fileType} = < \textit{FileTypes} \ (\textit{Text} | \textit{ProjectFile} | \textit{FileListFile} | \textit{RulesFile} | \textit{SourceFile} | \textit{VHDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \\ \textbf{FileSourceFile} | \textbf{FileListFile} | \textbf{FileListFi
                                               bits=0xFFFF>, fileSet=None)
                   GetVariables()
                   Name
                   RootDirectory
                   Tool
                    ToolChain
                   VHDLLibraries
                   VHDLVersion
                   pprint (indent=0)
class DataBase.Solution.FileListFile (file, project=None, fileSet=None)
                    Inheritance
                    Members
                   _FileType = <FileTypes.FileListFile bits=0x0004 data=UNDEFINED>
                   _classVHDLSourceFile
                                     alias of Parser.FilesParser.VHDLSourceFileMixIn
                   _classVerilogSourceFile
                                     alias of Parser.FilesParser.VerilogSourceFileMixIn
                   classCocotbSourceFile
                                    alias of Parser.FilesParser.CocotbSourceFileMixIn
                   Parse (host)
                   CopyFilesToFileSet()
                   CopyExternalLibraries()
                   FileName
                   FileSet
                   FileType
                   Files
                    Includes
                   Libraries
                   Open()
                   Path
                   Project
                   ReadFile()
                   Warnings
                   _Evaluate (host, expr)
                   _EvaluatePath (host, expr)
                   _Parse()
```

```
_ReadContent()
    _Resolve (host, statements=None)
    _classIncludeFile
        alias of Parser.FilesParser.IncludeFileMixIn
    classLDCSourceFile
        alias of Parser.FilesParser.LDCSourceFileMixIn
    _classSDCSourceFile
        {\bf alias\ of\ Parser.FilesParser.SDCSourceFileMixIn}
    classUCFSourceFile
        alias of Parser.FilesParser.UCFSourceFileMixIn
    _classXDCSourceFile
        alias of Parser.FilesParser.XDCSourceFileMixIn
class DataBase.Solution.RulesFile(file, project=None, fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.RulesFile bits=0x0008 data=UNDEFINED>
    FileName
    FileSet
    FileType
    Open()
    Path
    PostProcessRules
    PreProcessRules
    Project
    ReadFile()
    _Parse()
    _ReadContent()
    _Resolve()
    _ResolveRule (ruleStatement, lst)
    _classAppendLineRule
        alias of Parser.RulesParser.AppendLineRuleMixIn
    _classCopyRule
        alias of Parser.RulesParser.CopyRuleMixIn
    _classDeleteRule
        alias of Parser.RulesParser.DeleteRuleMixIn
    _classReplaceRule
        alias of Parser.RulesParser.ReplaceRuleMixIn
    Parse()
```

# 14.4.4 DataBase.TestCase

#### Classes

```
• SimulationStatus: An enumeration.
```

- CompileStatus: An enumeration.
- ElementBase: Undocumented.
- GroupBase: Undocumented.
- TestGroup: Undocumented.
- SynthesisGroup: Undocumented.
- SuiteMixIn: Undocumented.
- TestSuite: Undocumented.
- SynthesisSuite: Undocumented.
- TestBase: Undocumented.
- TestCase: Undocumented.
- Synthesis: Undocumented.

 $\begin{array}{c} \textbf{class} & \texttt{DataBase.TestCase.SimulationStatus} \\ & \textbf{An enumeration.} \end{array}$ 

#### Inheritance

#### **Members**

```
Unknown = 0

DryRun = 1

SystemError = 5

InternalError = 6

AnalyzeError = 7

ElaborationError = 8

SimulationError = 9

SimulationFailed = 10

SimulationNoAsserts = 15

SimulationSuccess = 20

SimulationGUIRun = 30

class DataBase.TestCase.CompileStatus

An enumeration.
```

# Inheritance

#### **Members**

```
Unknown = 0
DryRun = 1
```

```
SystemError = 5
    InternalError = 6
    CompileError = 7
    CompileFailed = 10
    CompileSuccess = 20
class DataBase.TestCase.ElementBase (name, parent)
    Inheritance
    Members
    Name
    Parent
class DataBase.TestCase.GroupBase(name, parent)
    Inheritance
    Members
    Groups
    Count
    Name
    Parent
class DataBase.TestCase.TestGroup(name, parent)
    Inheritance
    Members
    TestCases
    PassedCount
    NoAssertsCount
    DryRunCount
    FailedCount
    ErrorCount
    Count
    Groups
    Name
    Parent
class DataBase.TestCase.SynthesisGroup (name, parent)
```

## **Members**

Synthesises

SuccessCount

DryRunCount

FailedCount

ErrorCount

Count

Groups

Name

Parent

class DataBase.TestCase.SuiteMixIn

# Inheritance

# **Members**

```
StartTimer()
```

StopTimer()

StartTime

EndTime

InitializationTime

OverallRunTime

class DataBase.TestCase.TestSuite

# Inheritance

#### **Members**

**IsAllPassed** 

 ${\tt AddTestCase}\ (\textit{testCase})$ 

Count

DryRunCount

EndTime

ErrorCount

FailedCount

Groups

InitializationTime

Name

NoAssertsCount

```
OverallRunTime
    Parent
    PassedCount
    StartTime
    StartTimer()
    StopTimer()
    TestCases
class DataBase.TestCase.SynthesisSuite
    Inheritance
    Members
    IsAllSuccess
    AddSynthesis (synthesis)
    Count
    DryRunCount
    EndTime
    ErrorCount
    FailedCount
    Groups
    InitializationTime
    Name
    OverallRunTime
    Parent
    StartTime
    StartTimer()
    StopTimer()
    SuccessCount
    Synthesises
class DataBase.TestCase.TestBase(test)
    Inheritance
    Members
    Parent
    TestGroup
    Status
    StartTimer()
    StopTimer()
```

```
OverallRunTime
    Name
class DataBase.TestCase.TestCase(testbench)
     Inheritance
     Members
     Testbench
    {\tt UpdateStatus}\ (\mathit{testResult})
    Name
    OverallRunTime
    Parent
     StartTimer()
     Status
    StopTimer()
    TestGroup
class DataBase.TestCase.Synthesis(synthesis)
    Inheritance
     Members
    Name
    OverallRunTime
    Parent
     StartTimer()
     Status
    StopTimer()
    TestGroup
    Netlist
    UpdateStatus (synthResult)
Variables
   • ___POC_SOLUTION_KEYWORD___
   • ___POC_PROJECT_KEYWORD__
Classes
   • Query: Undocumented.
DataBase.__POC_SOLUTION_KEYWORD__
    str(object='') -> str str(bytes_or_buffer[, encoding[, errors]]) -> str
```

Create a new string object from the given object. If encoding or errors is specified, then the object must expose a data buffer that will be decoded using the given encoding and error handler. Otherwise, returns the

result of object.\_\_str\_\_() (if defined) or repr(object). encoding defaults to sys.getdefaultencoding(). errors defaults to 'strict'.

```
'Solution'
```

```
DataBase.__POC_PROJECT_KEYWORD__
```

```
str(object='') -> str str(bytes_or_buffer[, encoding[, errors]]) -> str
```

Create a new string object from the given object. If encoding or errors is specified, then the object must expose a data buffer that will be decoded using the given encoding and error handler. Otherwise, returns the result of object.\_\_str\_\_() (if defined) or repr(object). encoding defaults to sys.getdefaultencoding(). errors defaults to 'strict'.

```
'Project'
```

class DataBase.Query(host)

# Inheritance

## **Members**

Host

Platform

PoCConfig

QueryConfiguration(query)

\_GetModelSimInstallationDirectory()

\_GetModelSimBinaryDirectory()

\_GetXilinxISESettingsFile()

\_GetXilinxVivadoSettingsFile()

# 14.5 Parser

#### **Submodules**

# 14.5.1 Parser.FilesCodeDOM

# Classes

- BlockedStatement: Undocumented.
- IfThenElseExpressions: Undocumented.
- ListElementExpressions: Undocumented.
- PathExpressions: Undocumented.
- ListConstructorExpression: Undocumented.
- SubDirectoryExpression: Undocumented.
- ConcatenateExpression: Undocumented.
- ExistsFunction: Undocumented.
- VHDLStatement: Undocumented.
- VerilogStatement: Undocumented.

```
• CocotbStatement: Undocumented.
• ConstraintStatement: Undocumented.
• LDCStatement: Undocumented.
• SDCStatement: Undocumented.
• UCFStatement: Undocumented.
• XDCStatement: Undocumented.
• InterpolateLiteral: Undocumented.
• PathStatement: Undocumented.
• ReportStatement: Undocumented.
• LibraryStatement: Undocumented.
• IncludeStatement: Undocumented.
• IfStatement: Undocumented.
• ElseIfStatement: Undocumented.
• ElseStatement: Undocumented.
• IfElseIfElseStatement: Undocumented.
• Document: Undocumented.
```

class Parser.FilesCodeDOM.BlockedStatement

#### Inheritance

#### **Members**

```
_allowedStatements = [<class 'Parser.FilesCodeDOM.IncludeStatement'>, <class 'Parse:
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.FilesCodeDOM.IfThenElseExpressions
```

# Inheritance

## **Members**

```
_allowedExpressions = [<class 'lib.CodeDOM.Identifier'>, <class 'lib.CodeDOM.String
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.FilesCodeDOM.ListElementExpressions
```

14.5. Parser 317

```
Members
    _allowedExpressions = [<class 'lib.CodeDOM.Identifier'>, <class 'lib.CodeDOM.String
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.FilesCodeDOM.PathExpressions
    Inheritance
    Members
    _allowedExpressions = [<class 'lib.CodeDOM.Identifier'>, <class 'lib.CodeDOM.String
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.FilesCodeDOM.ListConstructorExpression
    Inheritance
    Members
    List
    AddElement (element)
    classmethod GetParser()
    classmethod Parse (string, printChar)
class Parser.FilesCodeDOM.SubDirectoryExpression(leftChild, rightChild)
    Inheritance
    Members
    classmethod GetParser()
    LeftChild
    classmethod Parse(string, printChar)
    RightChild
class Parser.FilesCodeDOM.ConcatenateExpression(leftChild, rightChild)
```

# Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse (string, printChar) RightChild class Parser.FilesCodeDOM.ExistsFunction(expression) Inheritance **Members** Expression classmethod GetParser() classmethod Parse(string, printChar) class Parser.FilesCodeDOM.VHDLStatement(libraryName, pathExpression, commentText) Inheritance **Members** LibraryName PathExpression classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.VerilogStatement(pathExpression, commentText) Inheritance

## **Members**

```
PathExpression
    classmethod GetParser()
    CommentText
    classmethod Parse(string, printChar)
class Parser.FilesCodeDOM.CocotbStatement (pathExpression, commentText)
```

classmethod Parse(string, printChar)

class Parser.FilesCodeDOM.UCFStatement(pathExpression, commentText)

PathExpression

# Inheritance **Members** PathExpression classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.ConstraintStatement(pathExpression, commentText) Inheritance **Members** PathExpression classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.LDCStatement(pathExpression, commentText) Inheritance **Members** CommentText classmethod GetParser() classmethod Parse(string, printChar) PathExpression class Parser.FilesCodeDOM.SDCStatement(pathExpression, commentText) Inheritance **Members** CommentText classmethod GetParser()

# **Members** CommentText classmethod GetParser() classmethod Parse(string, printChar) PathExpression class Parser.FilesCodeDOM.XDCStatement (pathExpression, commentText) Inheritance **Members** CommentText classmethod GetParser() classmethod Parse(string, printChar) PathExpression class Parser.FilesCodeDOM.InterpolateLiteral(sectionName, optionName) **Inheritance Members** SectionName OptionName classmethod GetParser() classmethod Parse (string, printChar) class Parser.FilesCodeDOM.PathStatement(variable, pathExpression, commentText) Inheritance **Members** Variable

PathExpression

classmethod GetParser()

CommentText

classmethod Parse(string, printChar)

class Parser.FilesCodeDOM.ReportStatement (message, commentText)

# Inheritance **Members** Message classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.LibraryStatement(library, pathExpression, commentText) Inheritance **Members** Library PathExpression classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.IncludeStatement (pathExpression, commentText) Inheritance **Members** PathExpression classmethod GetParser() CommentText classmethod Parse(string, printChar) class Parser.FilesCodeDOM.IfStatement(expression, commentText) Inheritance **Members** classmethod GetParser() AddStatement (stmt) CommentText Expression classmethod Parse(string, printChar) Statements class Parser.FilesCodeDOM.ElseIfStatement (expression, commentText)

# Inheritance **Members** classmethod GetParser() AddStatement(stmt) CommentText Expression classmethod Parse (string, printChar) Statements class Parser.FilesCodeDOM.ElseStatement(commentText) **Inheritance Members** AddStatement (stmt) CommentText Statements

```
classmethod GetParser()
```

classmethod Parse(string, printChar)

class Parser.FilesCodeDOM.IfElseIfElseStatement

#### Inheritance

#### **Members**

```
IfClause
```

ElseIfClauses

ElseClause

classmethod GetParser()

CommentText

classmethod Parse(string, printChar)

class Parser.FilesCodeDOM.Document(commentText=")

#### **Inheritance**

### **Members**

```
AddStatement(stmt)
```

CommentText

classmethod Parse(string, printChar)

Statements

```
classmethod GetParser()
```

# 14.5.2 Parser.FilesParser

```
Classes
```

```
• FileReference: Undocumented.
  • IncludeFileMixIn: Undocumented.
  • VHDLSourceFileMixIn: Undocumented.
  • VerilogSourceFileMixIn: Undocumented.
  • CocotbSourceFileMixIn: Undocumented.
  • LDCSourceFileMixIn: Undocumented.
  • SDCSourceFileMixIn: Undocumented.
  • UCFSourceFileMixIn: Undocumented.
  • XDCSourceFileMixIn: Undocumented.
  • VHDLLibraryReference: Undocumented.
  • FilesParserMixIn: Undocumented.
class Parser.FilesParser.FileReference (file)
    Inheritance
    Members
    File
class Parser.FilesParser.IncludeFileMixIn(file)
    Inheritance
    Members
    File
class Parser.FilesParser.VHDLSourceFileMixIn (file, library)
    Inheritance
    Members
    LibraryName
```

class Parser.FilesParser.VerilogSourceFileMixIn (file)

File

```
Inheritance
    Members
    File
\textbf{class} \ \texttt{Parser.FilesParser.CocotbSourceFileMixIn} \ (\mathit{file})
    Inheritance
    Members
    File
class Parser.FilesParser.LDCSourceFileMixIn(file)
    Inheritance
    Members
    File
class Parser.FilesParser.SDCSourceFileMixIn (file)
    Inheritance
    Members
    File
class Parser.FilesParser.UCFSourceFileMixIn(file)
    Inheritance
    Members
    File
class Parser.FilesParser.XDCSourceFileMixIn(file)
    Inheritance
    Members
    File
class Parser.FilesParser.VHDLLibraryReference(name, path)
```

#### **Members**

Name

Path

class Parser.FilesParser.FilesParserMixIn

#### Inheritance

#### **Members**

```
_classIncludeFile
```

alias of IncludeFileMixIn

#### \_classVHDLSourceFile

alias of VHDLSourceFileMixIn

#### \_classVerilogSourceFile

alias of VerilogSourceFileMixIn

#### classCocotbSourceFile

alias of CocotbSourceFileMixIn

#### \_classLDCSourceFile

alias of LDCSourceFileMixIn

#### \_classSDCSourceFile

alias of SDCSourceFileMixIn

#### \_classUCFSourceFile

alias of UCFSourceFileMixIn

#### \_classXDCSourceFile

alias of XDCSourceFileMixIn

\_Parse()

\_Resolve (host, statements=None)

\_Evaluate (host, expr)

 ${\tt \_EvaluatePath}\ (\mathit{host}, \mathit{expr})$ 

**Files** 

Includes

Libraries

Warnings

# 14.5.3 Parser.RulesCodeDOM

#### Classes

- InFileStatements: Undocumented.
- PreProcessStatements: Undocumented.
- PostProcessStatements: Undocumented.
- DocumentStatements: Undocumented.

```
• CopyStatement: Undocumented.
  • DeleteStatement: Undocumented.
  • ReplaceStatement: Undocumented.
  • AppendLineStatement: Undocumented.
  • FileStatement: Undocumented.
  • ProcessRulesBlockStatement: Undocumented.
  \bullet \ \textit{PreProcessRulesStatement:} \ \textbf{Undocumented}.
  • PostProcessRulesStatement: Undocumented.
  • Document: Undocumented.
class Parser.RulesCodeDOM.InFileStatements
    Inheritance
    Members
    _allowedStatements = [<class 'Parser.RulesCodeDOM.ReplaceStatement'>, <class 'Parse:
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.PreProcessStatements
    Inheritance
    Members
    _allowedStatements = [<class 'Parser.RulesCodeDOM.CopyStatement'>, <class 'Parser.Ru
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.PostProcessStatements
    Inheritance
    Members
    _allowedStatements = [<class 'Parser.RulesCodeDOM.CopyStatement'>, <class 'Parser.Ru
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.DocumentStatements
```

```
Members
    _allowedStatements = [<class 'Parser.RulesCodeDOM.PreProcessRulesStatement'>, <class
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.CopyStatement(source, destination, commentText)
    Inheritance
    Members
    SourcePath
    DestinationPath
    classmethod GetParser()
    CommentText
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.DeleteStatement(file, commentText)
    Inheritance
    Members
    FilePath
    classmethod GetParser()
    CommentText
    classmethod Parse (string, printChar)
class Parser.RulesCodeDOM.ReplaceStatement (searchPattern, replacePattern, caseInsen-
                                                sitive, multiLine, dotAll, commentText)
    Inheritance
    Members
    SearchPattern
    ReplacePattern
    CaseInsensitive
```

MultiLine
DotAll

CommentText

classmethod GetParser()

classmethod Parse(string, printChar)

```
class Parser.RulesCodeDOM.AppendLineStatement(appendPattern, commentText)
    Inheritance
    Members
    AppendPattern
    classmethod GetParser()
    CommentText
    classmethod Parse(string, printChar)
class Parser.RulesCodeDOM.FileStatement(file, commentText)
    Inheritance
    Members
    FilePath
    classmethod GetParser()
    AddStatement (stmt)
    CommentText
    classmethod Parse(string, printChar)
    Statements
class Parser.RulesCodeDOM.ProcessRulesBlockStatement(commentText)
    Inheritance
    Members
    classmethod GetParser()
    AddStatement (stmt)
    CommentText
    classmethod Parse(string, printChar)
    Statements
class Parser.RulesCodeDOM.PreProcessRulesStatement(commentText)
    Inheritance
    Members
    AddStatement (stmt)
    CommentText
    classmethod GetParser()
    classmethod Parse (string, printChar)
```

#### Statements

class Parser.RulesCodeDOM.PostProcessRulesStatement(commentText)

#### Inheritance

#### **Members**

```
AddStatement (stmt)

CommentText

classmethod GetParser()

classmethod Parse(string, printChar)

Statements
```

class Parser.RulesCodeDOM.Document(commentText=")

#### Inheritance

#### **Members**

```
classmethod GetParser()
AddStatement(stmt)
CommentText
classmethod Parse(string, printChar)
Statements
```

## 14.5.4 Parser.RulesParser

#### Classes

- Rule: Base class for all Rule and RuleMixIn classes.
- CopyRuleMixIn: A partial class (MixIn) to represent a 'copy rule'.
- DeleteRuleMixIn: A partial class (MixIn) to represent a 'delete rule'.
- ReplaceRuleMixIn: A partial class (MixIn) to represent a 'replace rule'.
- AppendLineRuleMixIn: A partial class (MixIn) to represent a 'append line rule'.
- RulesParserMixIn: Undocumented.

```
class Parser.RulesParser.Rule
```

Base class for all Rule and RuleMixIn classes.

#### Inheritance

#### **Members**

```
class Parser.RulesParser.CopyRuleMixIn (sourcePath, destinationPath)
A partial class (MixIn) to represent a 'copy rule'.
```

#### **Members**

SourcePath

DestinationPath

class Parser.RulesParser.DeleteRuleMixIn (filePath)

A partial class (MixIn) to represent a 'delete rule'.

#### Inheritance

#### **Members**

#### FilePath

A partial class (MixIn) to represent a 'replace rule'.

#### Inheritance

#### **Members**

FilePath

SearchPattern

ReplacePattern

RegExpOption\_MultiLine

RegExpOption\_DotAll

RegExpOption\_CaseInsensitive

**class** Parser.RulesParser.**AppendLineRuleMixIn** (*filePath*, *appendPattern*)
A partial class (MixIn) to represent a 'append line rule'.

#### Inheritance

#### **Members**

FilePath

AppendPattern

class Parser.RulesParserMixIn

#### **Inheritance**

#### **Members**

# \_classCopyRule

alias of CopyRuleMixIn

```
_classDeleteRule
    alias of DeleteRuleMixIn

_classReplaceRule
    alias of ReplaceRuleMixIn

_classAppendLineRule
    alias of AppendLineRuleMixIn

_Parse()
_Resolve()
_ResolveRule(ruleStatement, lst)

PreProcessRules

PostProcessRules
```

# 14.6 Simulator

#### **Submodules**

#### 14.6.1 Simulator.ActiveHDLSimulator

#### Classes

• Simulator: Base class for all Simulator classes.

class Simulator.ActiveHDLSimulator.Simulator(host, dryRun, simulationSteps)

# Inheritance

#### **Members**

```
TOOL_CHAIN = 10
TOOL = ('ASIM', 'Aldec Active-HDL', 'Aldec Active-HDL')
_PrepareSimulator()
    Create the Active-HDL executable factory.
_RunAnalysis(_)
_RunSimulation (testbench)
_RunSimulationWithGUI (testbench)
Directories
DryRun
ENVIRONMENT = 1
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
```

```
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
    Write the Testbench message line, create a PoCProject and add the first *.files file to it.
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 2008
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_PrepareSimulationEnvironment()
_RunCoverage(testbench)
_RunElaboration (testbench)
_RunView (testbench)
_TryLog(*args, condition=True, **kwargs)
```

#### 14.6.2 Simulator.CocotbSimulator

#### Classes

• Simulator: Base class for all Simulator classes.

class Simulator.CocotbSimulator.Simulator(host, dryRun, simulationSteps)

14.6. Simulator 333

#### **Members**

```
TOOL_CHAIN = 30
TOOL = ('COCO', 'Cocotb', 'Coroutine Cosimulation Testbench (Cocotb)')
COCOTB_SIMBUILD_DIRECTORY = 'sim_build'
_PrepareSimulator()
RunAll (fqnList, *args, **kwargs)
     Run a list of testbenches. Expand wildcards to all selected testbenches.
_RunSimulation (testbench)
Directories
DryRun
ENVIRONMENT = 1
Host
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
    Write the Testbench message line, create a PoCProject and add the first *.files file to it.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 2008
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
```

```
_GetTimeDeltaSinceLastEvent()
     _Prepare()
    _PrepareEnvironment()
     _PrepareEnvironment_ChangeDirectory()
         Change working directory to temporary path 'temp/<tool>'.
     _PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_PurgeDirectory()
     _PrepareSimulationEnvironment()
     _RunAnalysis (testbench)
     _RunCoverage (testbench)
     _RunElaboration (testbench)
     _RunView (testbench)
     _TryLog (*args, condition=True, **kwargs)
14.6.3 Simulator.GHDLSimulator
Classes
   • Simulator: This class encapsulates the GHDL simulator.
class Simulator.GHDLSimulator.Simulator(host, dryRun, simulationSteps)
    This class encapsulates the GHDL simulator.
     Inheritance
     Members
     TOOL\_CHAIN = 40
     TOOL = ('GHDL', 'GHDL', 'GHDL')
     _PrepareSimulator()
         Create the GHDL executable factory instance.
    Run (testbench, board, vhdlVersion, vhdlGenerics=None, withCoverage=False)
         Write the Testbench message line, create a PoCProject and add the first *.files file to it.
     _RunAnalysis (testbench)
     \_SetVHDLVersionAndIEEEFlavor (ghdl)
     \verb|_SetExternalLibraryReferences| (ghdl)
     RunElaboration (testbench)
     _RunSimulation(testbench)
     _RunView (testbench)
         foo
     _RunCoverage(testbench)
```

14.6. Simulator 335

Directories

ENVIRONMENT = 1

DryRun

```
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 2008
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_PrepareSimulationEnvironment()
_TryLog(*args, condition=True, **kwargs)
```

#### 14.6.4 Simulator.ISESimulator

#### Classes

```
• Simulator: Base class for all Simulator classes.
```

```
class Simulator.ISESimulator.Simulator(host, dryRun, simulationSteps)
```

# Inheritance

#### **Members**

```
TOOL_CHAIN = 80
TOOL = ('XSIM', 'Xilinx iSim', 'Xilinx ISE Simulator (iSim)')
_PrepareSimulator()
_RunElaboration (testbench)
_RunSimulation (testbench)
Directories
DryRun
ENVIRONMENT = 1
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
     Write the Testbench message line, create a PoCProject and add the first *.files file to it.
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
```

14.6. Simulator 337

```
VHDLVersion
     VHDL_VERSION = 2008
     _AddFileListFile (fileListFilePath)
     _CreatePoCProject (projectName, board)
     _GenerateXilinxProjectFileContent(tool, vhdlVersion=93)
     _GetHDLParameters (configSectionName)
         Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
     _GetTimeDeltaSinceLastEvent()
     _Prepare()
     _PrepareEnvironment()
     _PrepareEnvironment_ChangeDirectory()
         Change working directory to temporary path 'temp/<tool>'.
     _PrepareEnvironment_CreatingDirectory()
     _PrepareEnvironment_PurgeDirectory()
     _PrepareSimulationEnvironment()
     _RunAnalysis (testbench)
     _RunCoverage(testbench)
     _RunView (testbench)
     _TryLog(*args, condition=True, **kwargs)
     _WriteXilinxProjectFile (projectFilePath, tool, vhdlVersion=93)
14.6.5 Simulator.ModelSimSimulator
Classes
   • Simulator: Base class for all Simulator classes.
class Simulator.ModelSimSimulator.Simulator(host, dryRun, simulationSteps)
     Inheritance
     Members
     TOOL CHAIN = 70
     TOOL = ('VSIM', 'Mentor ModelSim', 'Mentor Graphics ModelSim (vSim)')
     _PrepareSimulator()
     \textbf{Run} \ (\textit{testbench}, \textit{board}, \textit{vhdlVersion}, \textit{vhdlGenerics} = \textit{None}, \textit{withCoverage} = \textit{False})
          Write the Testbench message line, create a PoCProject and add the first *.files file to it.
     _RunAnalysis(_)
     _RunSimulation (testbench)
     _RunSimulationWithGUI (testbench)
     Directories
     DryRun
```

ENVIRONMENT = 1

```
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 2008
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_PrepareSimulationEnvironment()
_RunCoverage (testbench)
_RunElaboration (testbench)
_RunView (testbench)
_TryLog (*args, condition=True, **kwargs)
```

14.6. Simulator 339

#### 14.6.6 Simulator.QuestaSimulator

#### Classes

• Simulator: Base class for all Simulator classes.

 $\textbf{class} \hspace{0.1cm} \texttt{Simulator.QuestaSimulator.Simulator} \hspace{0.1cm} \textit{(host, dryRun, simulationSteps)}$ 

#### Inheritance

#### **Members**

```
TOOL\_CHAIN = 75
TOOL = ('VSIM', 'Mentor ModelSim', 'Mentor Graphics ModelSim (vSim)')
_PrepareSimulator()
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
    Write the Testbench message line, create a PoCProject and add the first *.files file to it.
_RunAnalysis(_)
_RunSimulation(testbench)
_RunSimulationWithGUI (testbench)
Directories
DryRun
ENVIRONMENT = 1
Host
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
```

TestSuite

```
TryRun (testbench, *args, **kwargs)
         Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
    VHDLVersion
    VHDL VERSION = 2008
    _AddFileListFile (fileListFilePath)
    _CreatePoCProject (projectName, board)
    _GetHDLParameters (configSectionName)
         Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
    _GetTimeDeltaSinceLastEvent()
    _Prepare()
    _PrepareEnvironment()
    _PrepareEnvironment_ChangeDirectory()
         Change working directory to temporary path 'temp/<tool>'.
    _PrepareEnvironment_CreatingDirectory()
    _PrepareEnvironment_PurgeDirectory()
    _PrepareSimulationEnvironment()
    _RunCoverage(testbench)
    _RunElaboration(testbench)
    _RunView (testbench)
    _TryLog (*args, condition=True, **kwargs)
14.6.7 Simulator.RivieraPROSimulator
14.6.8 Simulator, Vivado Simulator
Classes
   • Simulator: Base class for all Simulator classes.
class Simulator.VivadoSimulator.Simulator(host, dryRun, simulationSteps)
     Inheritance
     Members
     TOOL_CHAIN = 82
    TOOL = ('XSIM', 'Xilinx xSim', 'Xilinx Vivado Simulator (xSim)')
    _PrepareSimulator()
    _RunElaboration (testbench)
    _RunSimulation (testbench)
    Directories
    DryRun
    ENVIRONMENT = 1
```

14.6. Simulator 341

Host

```
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
     Write the Testbench message line, create a PoCProject and add the first *.files file to it.
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TestSuite
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
VHDLVersion
VHDL_VERSION = 2008
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GenerateXilinxProjectFileContent(tool, vhdlVersion=93)
\_{\tt GetHDLParameters}\ (configSectionName)
    Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_PrepareEnvironment_PurgeDirectory()
_PrepareSimulationEnvironment()
_RunAnalysis (testbench)
_RunCoverage (testbench)
_RunView (testbench)
```

```
_TryLog(*args, condition=True, **kwargs)
_WriteXilinxProjectFile(projectFilePath, tool, vhdlVersion=93)
```

#### **Exceptions**

- SimulatorException: Base class for all SimulatorException classes. It is raised while running
- SkipableSimulatorException: SkipableSimulatorException is SimulatorException, which
- PoCSimulationResultNotFoundException: This exception is raised if the expected PoC simulation result string was

#### Classes

- SimulationSteps: Simulation step enumeration.
- SimulationState: Simulation state enumeration.
- SimulationResult: Simulation result enumeration.
- Simulator: Base class for all Simulator classes.

#### **Functions**

• PoCSimulationResultFilter(): Undocumented.

```
exception Simulator.SimulatorException(message=")
```

Base class for all SimulatorException classes. It is raised while running simulation tasks in PoC.

#### Inheritance

#### **Members**

```
__init__ (message=")
    Exception initializer

    Parameters message (str) - The exception message.

__str__ ()
    Returns the exception's message text.

args
```

```
\textbf{exception} \hspace{0.2cm} \texttt{Simulator.SkipableSimulatorException} \hspace{0.1cm} (\textit{message} = ") \\
```

SkipableSimulatorException is a SimulatorException, which can be skipped.

# **Inheritance**

#### **Members**

```
__init__ (message=")
    Exception initializer
    Parameters message (str) - The exception message.
__str__ ()
    Returns the exception's message text.

args
```

## exception Simulator.PoCSimulationResultNotFoundException (message=")

This exception is raised if the expected PoC simulation result string was not found in the simulator's output.

14.6. Simulator 343

#### **Members**

```
__init__ (message=")
Exception initializer

Parameters message (str) - The exception message.
__str__ ()
Returns the exception's message text.
```

#### args

#### class Simulator.SimulationSteps

Simulation step enumeration.

#### Inheritance

#### **Members**

flags.is\_member is a shorthand for flags.properties is not None. If this property is False then this Flags instance has either zero bits or holds a combination of flag member bits. If this property is True then the bits of this Flags instance match exactly the bits associated with one of the members. This however doesn't necessarily mean that this flag instance isn't a combination of several flags because the bits of a member can be the subset of another member. For example if member0\_bits=0x1 and member1\_bits=0x3 then the bits of member0 are a subset of the bits of member1. If a flag instance holds the bits of member1 then Flags.is\_member returns True and Flags.properties returns the properties of member1 but \_\_len\_\_() returns 2 and \_\_iter\_\_() yields both member0 and member1.

#### name

#### properties

is\_member

**Returns** Returns None if this flag isn't an exact member of a flags class but a combination of flags,

returns an object holding the properties (e.g.: name, data, index, ...) of the flag otherwise. We don't store flag properties directly in Flags instances because this way Flags instances that are the (temporary) result of flags arithmetic don't have to maintain these fields and it also has some benefits regarding memory usage.

```
to_simple_str()
```

```
class Simulator.SimulationState
     Simulation state enumeration.
     Inheritance
     Members
    Prepare = 0
    Analyze = 1
    Elaborate = 2
     Optimize = 3
     Simulate = 4
    View = 5
     Coverage = 6
class Simulator.SimulationResult
     Simulation result enumeration.
     Inheritance
     Members
    NotRun = 0
    DryRun = 1
    Error = 2
    Failed = 3
    NoAsserts = 4
    Passed = 5
     GUIRun = 6
class Simulator.Simulator(host:
                                        Base.IHost,
                                                     dryRun,
                                                               simulation Steps:
                                                                                 Simula-
                                tor.SimulationSteps)
     Base class for all Simulator classes.
     Inheritance
     Members
    ENVIRONMENT = 1
    VHDL_VERSION = 2008
     <u>__init__</u>(host: Base.IHost, dryRun, simulationSteps: Simulator.SimulationSteps)
         Class initializer
             Parameters
                 • host (object) – The hosting instance for this instance.
                 • dryRun (bool) – Enable dry-run mode
```

14.6. Simulator 345

• simulationSteps (SimulationSteps) - A set of simulation step to precess.

```
TestSuite
_PrepareSimulationEnvironment()
_PrepareEnvironment_PurgeDirectory()
_PrepareSimulator()
RunAll (fqnList, *args, **kwargs)
    Run a list of testbenches. Expand wildcards to all selected testbenches.
TryRun (testbench, *args, **kwargs)
    Try to run a testbench. Skip skipable exceptions by printing the error and its cause.
Run (testbench, board, vhdlVersion, vhdlGenerics=None)
     Write the Testbench message line, create a PoCProject and add the first *.files file to it.
_RunAnalysis (testbench)
_RunElaboration (testbench)
_RunSimulation (testbench)
_RunView (testbench)
_RunCoverage (testbench)
PrintOverallSimulationReport()
PrintSimulationReportLine (testObject, indent, nameColumnWidth)
Directories
DryRun
Host
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PoCProject
TOOL = 0
TOOL CHAIN = 0
VHDLVersion
_AddFileListFile (fileListFilePath)
_CreatePoCProject (projectName, board)
_GetHDLParameters(configSectionName)
```

Parse option 'HDLParameters' for Verilog Parameters / VHDL Generics.

```
_GetTimeDeltaSinceLastEvent()
_Prepare()
_PrepareEnvironment()
_PrepareEnvironment_ChangeDirectory()
    Change working directory to temporary path 'temp/<tool>'.
_PrepareEnvironment_CreatingDirectory()
_TryLog (*args, condition=True, **kwargs)
```

#### **Functions**

Simulator.PoCSimulationResultFilter (gen, simulationResult)

# 14.7 ToolChain

#### Submodules

#### 14.7.1 ToolChain.Aldec

#### **Submodules**

#### ToolChain.Aldec.ActiveHDL

#### **Exceptions**

• ActiveHDLException: An ActiveHDLException is raised if Active-HDL catches a system exception.

#### Classes

- AldecActiveHDLEditions: Enumeration of all Active-HDL editions provided by Aldec itself.
- ActiveHDLEditions: Enumeration of all Active-HDL editions provided by Aldec inclusive editions
- Configuration: Base class for all tool Configuration classes.
- ActiveHDL: Factory for executable abstractions in Active-HDL.
- VHDLLibraryTool: Abstraction layer of Active-HDL's VHDL library management tool 'vlib'.
- VHDLCompiler: Abstraction layer of Active-HDL's VHDL compiler 'vcom'.
- VHDLStandaloneSimulator: Abstraction layer of Active-HDL's VHDL standalone simulator 'vsimsa'.

#### **Functions**

- VLibFilter(): A line based output stream filter for Active-HDL's VHDL library management
- VComFilter(): A line based output stream filter for Active-HDL's VHDL compiler.
- *VSimFilter()*: A line based output stream filter for Active-HDL's VHDL simulator.

exception ToolChain.Aldec.ActiveHDL.ActiveHDLException (message=") An ActiveHDLException is raised if Active-HDL catches a system exception.

14.7. ToolChain 347

```
Members
     ___init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     str ()
         Returns the exception's message text.
class ToolChain.Aldec.ActiveHDL.AldecActiveHDLEditions (name, section)
     Enumeration of all Active-HDL editions provided by Aldec itself.
     Inheritance
     Members
     StandardEdition = 1
     StudentEdition = 2
class ToolChain.Aldec.ActiveHDL.ActiveHDLEditions (name, section)
    Enumeration of all Active-HDL editions provided by Aldec inclusive editions shipped by other vendors.
     Inheritance
     Members
     StandardEdition = 1
     LatticeEdition = 2
class ToolChain.Aldec.ActiveHDL.Configuration(host: Base.IHost)
     Inheritance
     Members
     _vendor = 'Aldec'
         The name of the tools vendor.
     _toolName = 'Aldec Active-HDL'
         The name of the tool.
     _section = 'INSTALL.Aldec.ActiveHDL'
         The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
     _multiVersionSupport = True
         Aldec Active-HDL supports multiple versions installed on the same system.
     _template = {'Windows': {'INSTALL.Aldec.ActiveHDL': {'Version': '10.3', 'SectionNa
         The template for the configuration sections represented as nested dictionaries.
     CheckDependency()
         Check if general Aldec support is configured in PoC.
```

#### ConfigureForAll()

Configuration routine for Aldec Active-HDL on all supported platforms.

- 1. Ask if Active-HDL is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes → collect installation information for Active-HDL.
- No  $\rightarrow$  clear the Active-HDL configuration section.
- 1. Ask for Active-HDL's version.
- 2. Ask for Active-HDL's edition (normal, student).
- 3. Ask for Active-HDL's installation directory.

#### \_ConfigureEdition()

Configure Active-HDL for Aldec.

#### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

#### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

# ${\tt IsConfigured}\,(\,)$

Return true if the configurations section is configured

#### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

#### Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)

LogDryRun (*args, condition=True, **kwargs)

LogError (*args, condition=True, **kwargs)

LogFatal (*args, condition=True, **kwargs)

LogInfo (*args, condition=True, **kwargs)

LogNormal (*args, condition=True, **kwargs)

LogQuiet (*args, condition=True, **kwargs)
```

LogVerbose (\*args, condition=True, \*\*kwargs)

14.7. ToolChain 349

```
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
Ask YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__CheckActiveHDLVersion(binPath, version)
     Compare the given Active-HDL version with the tool's version string.
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
_GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
GetDefaultVersion()
     Returns unresolved default version (str) from template.
     Overwrite this method in a sub-class for automatic search of version.
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
_TryLog (*args, condition=True, **kwargs)
```

```
class ToolChain.Aldec.ActiveHDL.ActiveHDL (platform, dryrun, binaryDirectoryPath, ver-
                                                     sion, logger=None)
     Factory for executable abstractions in Active-HDL.
     Inheritance
     Members
     GetVHDLLibraryTool()
         Return an instance of Active-HDL's VHDL library management tool 'vlib'.
     GetVHDLCompiler()
          Return an instance of Active-HDL's VHDL compiler 'vcom'.
     GetSimulator()
         Return an instance of Active-HDL's VHDL simulator 'vsim'.
class ToolChain.Aldec.ActiveHDL.VHDLLibraryTool(toolchain: ToolChain.ToolMixIn)
     Abstraction layer of Active-HDL's VHDL library management tool 'vlib'.
     Inheritance
     Members
     class Executable
          _value = None
     class SwitchLibraryName
          _value = None
     Parameters = [<class 'ToolChain.Aldec.ActiveHDL.VHDLLibraryTool.Executable'>, <class
     CreateLibrary()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
```

14.7. ToolChain 351

```
Logger
        Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
    Send(line, end='\n')
    SendBoundary()
    StartProcess (parameterList)
    Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog(*args, condition=True, **kwargs)
class ToolChain.Aldec.ActiveHDL.VHDLCompiler(toolchain: ToolChain.ToolMixIn)
    Abstraction layer of Active-HDL's VHDL compiler 'vcom'.
    Inheritance
    Members
    class Executable
         _value = None
    class FlagNoRangeCheck
        _name = 'norangecheck'
         _value = None
    class SwitchVHDLVersion
        _pattern = '-{1}'
        _name = ''
        _value = None
    class SwitchVHDLLibrary
        _name = 'work'
        _value = None
    class ArgSourceFile
        _value = None
    Parameters = [<class 'ToolChain.Aldec.ActiveHDL.VHDLCompiler.Executable'>, <class ''
    Compile()
    GetReader()
    HasErrors
        True if errors or fatals errors were found while processing the output stream.
    HasWarnings
```

True if errors or fatals errors were found while processing the output stream.

```
Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end=\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog(*args, condition=True, **kwargs)
class ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator (toolchain:
                                                                      ToolChain.ToolMixIn)
     Abstraction layer of Active-HDL's VHDL standalone simulator 'vsimsa'.
     Inheritance
     Members
     class Executable
          _value = None
     class SwitchBatchCommand
         _name = 'do'
         _value = None
     Parameters = [<class 'ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator.Executable':
     Simulate()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
```

14.7. ToolChain 353

```
Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end=\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
Functions
ToolChain.Aldec.ActiveHDL.VLibFilter(gen)
     A line based output stream filter for Active-HDL's VHDL library management tool.
ToolChain.Aldec.ActiveHDL.VComFilter(gen)
     A line based output stream filter for Active-HDL's VHDL compiler.
ToolChain.Aldec.ActiveHDL.VSimFilter (gen)
     A line based output stream filter for Active-HDL's VHDL simulator.
```

#### ToolChain.Aldec.RivieraPRO

#### **Exceptions**

• RivieraPROException: An RivieraPROException is raised if Riviera-PRO catches a system exception.

### Classes

- Configuration: Base class for all tool Configuration classes.
- RivieraPRO: Factory for executable abstractions in Riviera-PRO.
- VHDLLibrary Tool: Abstraction layer of Riviera-PRO's VHDL library management tool 'vlib'.
- VHDLCompiler: Abstraction layer of Riviera-PRO's VHDL compiler 'vcom'.
- VHDLSimulator: Represent an executable.

#### **Functions**

• VLibFilter(): A line based output stream filter for Riviera-PRO's VHDL library management tool.

- VComFilter(): A line based output stream filter for Riviera-PRO's VHDL compiler.
- VSimFilter(): A line based output stream filter for Riviera-PRO's VHDL simulator.

```
exception ToolChain.Aldec.RivieraPRO.RivieraPROException(message=")
```

An RivieraPROException is raised if Riviera-PRO catches a system exception.

#### Inheritance

```
Members
```

```
__init__ (message=")
Exception initializer
```

**Parameters** message (str) – The exception message.

```
___str___()
```

Returns the exception's message text.

args

class ToolChain.Aldec.RivieraPRO.Configuration(host: Base.IHost)

#### Inheritance

#### **Members**

```
_vendor = 'Aldec'
```

The name of the tools vendor.

```
_toolName = 'Aldec Riviera-PRO'
```

The name of the tool.

```
section = 'INSTALL.Aldec.RivieraPRO'
```

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

```
_multiVersionSupport = True
```

Aldec Riviera-PRO supports multiple versions installed on the same system.

```
_template = {'Linux': {'INSTALL.Aldec.RivieraPRO': {'Version': '2017.02', 'Section'}.

The template for the configuration sections represented as nested dictionaries.
```

### CheckDependency()

Check if general Aldec support is configured in PoC.

### ConfigureForAll()

Configuration routine for Aldec Riviera-PRO on all supported platforms.

- 1. Ask if Riviera-PRO is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for Riviera-PRO.
- No  $\rightarrow$  clear the Riviera-PRO configuration section.
- 1. Ask for Riviera-PRO's version.
- 2. Ask for Riviera-PRO's edition (normal, student).
- 3. Ask for Riviera-PRO's installation directory.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

#### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal(\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

**LogVerbose** (\*args, condition=True, \*\*kwargs)

 $\textbf{LogWarning} \ (*args, condition = True, **kwargs)$ 

### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

 $\textbf{PrepareSections} \ (warning \textit{WasWritten}, \textit{writeWarnings} = \textit{True})$ 

PrepareVersionedSections (writeWarnings=False)

### RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

### SectionName

Return the configuration's section name.

#### State

Return the configuration state.

\_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

### \_AskInstalled(question)

Ask a Yes/No/Pass question.

#### \_AskYes\_NoPass (question, indent=1)

Ask a yes/NO/pass question.

### \_Ask\_YesNoPass (question, indent=1)

Ask a YES/no/pass question.

### \_Configuration\_\_CheckRivieraPROVersion(binPath, version)

Compare the given Riviera-PRO version with the tool's version string.

#### \_ConfigureBinaryDirectory()

Updates section with value from \_template and returns directory as Path object.

### \_ConfigureEdition (editions, defaultEdition)

### \_ConfigureInstallationDirectory()

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

#### \_ConfigureVersion()

If no version was configured before, then \_GetDefaultVersion is called. Asks for version and updates section. Returns version as string.

### \_GetDefaultEdition()

Returns unresolved default edition (str) from template.

Overwrite this method in a sub-class for automatic search of editions.

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

### \_GetDefaultOptionValue(optionName)

### \_GetDefaultVersion()

Returns unresolved default version (str) from template.

Overwrite this method in a sub-class for automatic search of version.

#### PrintAvailableEditions (editions, selectedEdition)

Print all available editions and return the selected index.

### \_TestDefaultInstallPath(defaults)

Helper function for automatic search of installation directory.

```
_TryLog(*args, condition=True, **kwargs)
```

### 

Factory for executable abstractions in Riviera-PRO.

#### Inheritance

### **Members**

### GetVHDLLibraryTool()

Return an instance of Riviera-PRO's VHDL library management tool 'vlib'.

### GetVHDLCompiler()

Return an instance of Riviera-PRO's VHDL compiler 'vcom'.

### GetSimulator()

Return an instance of Riviera-PRO's VHDL simulator 'vsim'.

```
class ToolChain.Aldec.RivieraPRO.VHDLLibraryTool (toolchain:
     \label{eq:continuous} Tool Chain. Tool MixIn) \\ Abstraction layer of Riviera-PRO's VHDL library management tool 'vlib'.
     Inheritance
     Members
     class Executable
          _value = None
     class SwitchLibraryName
          _value = None
     Parameters = [<class 'ToolChain.Aldec.RivieraPRO.VHDLLibraryTool.Executable'>, <class
     CreateLibrary()
     GetReader()
     HasErrors
          True if errors or fatals errors were found while processing the output stream.
     HasWarnings
          True if errors or fatals errors were found while processing the output stream.
     \textbf{Log} \ (entry, condition{=}True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     ReadUntilBoundary (indent=0)
     Send (line, end=\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
```

**\_TryLog** (\*args, condition=True, \*\*kwargs)

**class** ToolChain.Aldec.RivieraPRO.**VHDLCompiler**(*toolchain: ToolChain.ToolMixIn*)
Abstraction layer of Riviera-PRO's VHDL compiler 'vcom'.

#### **Inheritance**

```
Members
```

```
class Executable
    _value = None
class SwitchVHDLVersion
    _pattern = '-{1}'
    _name = ''
    value = None
class SwitchVHDLLibrary
    _name = 'work'
     _value = None
class ArgSourceFile
    _value = None
Parameters = [<class 'ToolChain.Aldec.RivieraPRO.VHDLCompiler.Executable'>, <class
Compile()
GetReader()
HasErrors
    True if errors or fatals errors were found while processing the output stream.
HasWarnings
    True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
Path
```

```
ReadUntilBoundary (indent=0)
     Send (line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain. Aldec. RivieraPRO. VHDLSimulator (toolchain: ToolChain. ToolMixIn)
     Inheritance
     Members
     class Executable
         The executable to launch.
         _value = None
     class SwitchBatchCommand
         Specify a Tcl batch script for the batch mode.
         _name = 'do'
         _value = None
     class FlagCommandLineMode
         Run simulation in command line mode.
         name = 'c'
         _value = None
     class SwitchTimeResolution
         Set simulation time resolution.
         name = 't'
         _value = None
     class SwitchTopLevel
         The top-level for simulation.
         _value = None
    Parameters = [<class 'ToolChain.Aldec.RivieraPRO.VHDLSimulator.Executable'>, <class
         Specify all accepted command line arguments
     Simulate()
         Start a simulation.
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
```

```
LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog(*args, condition=True, **kwargs)
Functions
ToolChain.Aldec.RivieraPRO.VLibFilter(gen)
     A line based output stream filter for Riviera-PRO's VHDL library management tool.
ToolChain.Aldec.RivieraPRO.VComFilter(gen)
     A line based output stream filter for Riviera-PRO's VHDL compiler.
ToolChain.Aldec.RivieraPRO.VSimFilter(gen)
     A line based output stream filter for Riviera-PRO's VHDL simulator.
Exceptions
   • AldecException: Base class for all Aldec tool's exceptions.
Classes
   • Configuration: Configuration routines for Aldec as a vendor.
exception ToolChain.Aldec.AldecException(message=")
     Base class for all Aldec tool's exceptions.
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
              Parameters message(str) – The exception message.
     __str__()
         Returns the exception's message text.
     args
```

### class ToolChain.Aldec.Configuration(host: Base.IHost)

Configuration routines for Aldec as a vendor.

This configuration provides a common installation directory setup for all Aldec tools installed on a system.

#### Inheritance

#### **Members**

### vendor = 'Aldec'

The name of the tools vendor.

### section = 'INSTALL.Aldec'

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

# \_template = {'ALL': {'INSTALL.ActiveHDL': {'SectionName': '', 'Version': '\${\${SectionName': '', 'Version': '\${\${SectionName': '', 'Version': '\${\${SectionName': '', ''}}}.

### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

### ${\tt classmethod} \ \ {\tt GetSections} \ ({\it platform})$

Return all section names for this configuration.

### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

### Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_GetDefaultOptionValue(optionName)
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
_TryLog(*args, condition=True, **kwargs)
_multiVersionSupport = False
```

### 14.7.2 ToolChain.Altera

#### Submodules

#### ToolChain.Altera.ModelSim

### **Exceptions**

• ModelSimException: Base class for all tool specific exceptions

#### Classes

- AlteraModelSimEditions: Enumeration of all ModelSim editions provided by Altera.
- Configuration: Base class for all tool Configuration classes.
- AlteraEditionConfiguration: Base class for all tool Configuration classes.
- AlteraStarterEditionConfiguration: Base class for all tool Configuration classes.

exception ToolChain.Altera.ModelSim.ModelSimException(message=")

#### Inheritance

#### **Members**

```
___init___(message=")
     Exception initializer
         Parameters message (str) – The exception message.
__str__()
     Returns the exception's message text.
```

args

class ToolChain.Altera.ModelSim.AlteraModelSimEditions (name, section) Enumeration of all ModelSim editions provided by Altera.

### Inheritance

### **Members**

```
ModelSimAlteraEdition = 1
ModelSimAlteraStarterEdition = 2
```

class ToolChain.Altera.ModelSim.Configuration(host: Base.IHost)

### Inheritance

### **Members**

```
_vendor = 'Altera'
```

The name of the tools vendor.

```
_multiVersionSupport = False
```

ModelSim Altera (Starter) Edition doesn't support multiple versions.

### CheckDependency()

Check if general Altera support is configured in PoC.

### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

1. Ask if ModelSim is installed.

- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes → collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

#### \_ConfigureEdition()

Configure ModelSim for Altera.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
\textbf{LogDebug} \ (*args, condition = True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

 $\textbf{LogError} \ (*args, condition = True, **kwargs)$ 

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet~(~\*args, condition = True, ~\*\*kwargs)

LogVerbose (\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

### Logger

Return the local logger instance.

```
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
    Return the configuration's section name.
State
    Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
    Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
    Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
    Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
Configuration GetModelSimVersion(binPath)
_ConfigureBinaryDirectory()
    Updates section with value from _template and returns directory as Path object.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
    If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
    Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
_GetDefaultInstallationDirectory()
    Return unresolved default installation directory (str) from template.
    Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
_GetDefaultVersion()
    Returns unresolved default version (str) from template.
     Overwrite this method in a sub-class for automatic search of version.
_GetModelSimVersion(binPath)
_PrintAvailableEditions (editions, selectedEdition)
    Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
    Helper function for automatic search of installation directory.
_TryLog (*args, condition=True, **kwargs)
_section = 'INSTALL.Vendor.Tool'
_template = {'ALL': {'INSTALL.Vendor.Tool': {'Version':
                                                                             '1.0'}}, 'Darwin': {'INS'
```

```
_toolName = 'Mentor ModelSim'
```

class ToolChain.Altera.ModelSim.AlteraEditionConfiguration(host: Base.IHost)

#### Inheritance

#### **Members**

```
toolName = 'Altera ModelSim'
```

The name of the tool.

### \_\_editionName = None

The name of the tool.

#### section = 'INSTALL.Altera.ModelSimAE'

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

```
_template = {'Linux': {'INSTALL.Altera.ModelSimAE': {'Version': '10.5b', 'Edition
```

#### CheckDependency()

Check if general Altera support is configured in PoC.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

#### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

```
IsConfigured()
    Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
    Return the configuration's section name.
State
     Return the configuration state.
_AlteraEditionConfiguration__editionName = 'ModelSim Altera Edition'
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
_Configuration__GetModelSimVersion(binPath)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition()
     Configure ModelSim for Altera.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
```

object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

```
_ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     GetModelSimVersion (binPath)
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _multiVersionSupport = False
     vendor = 'Altera'
class ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration(host:
                                                                                      Base.IHost)
     Inheritance
     Members
     _toolName = 'Altera ModelSim (Starter Edition)'
          The name of the tool.
      __editionName = None
          The name of the tool.
```

```
The name of the tool.

_section = 'INSTALL.Altera.ModelSimASE'

The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

_template = {'Linux': {'INSTALL.Altera.ModelSimASE': {'Version': '10.5b', 'Edition'}

CheckDependency()
```

Check if general Altera support is configured in PoC.

ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes → collect installation information for ModelSim.

- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

#### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log(entry, condition=True)
```

Write an entry to the local logger.

```
\textbf{LogDebug} \ (*args, condition = True, \ **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

 $\textbf{LogFatal} \ (*args, condition = True, **kwargs)$ 

 $\textbf{LogInfo} \ (*args, condition = True, **kwargs)$ 

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose(\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

 ${\tt PrepareVersionedSections}~(\textit{writeWarnings=False})$ 

### RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

#### SectionName

Return the configuration's section name.

#### State

Return the configuration state.

```
_AlteraStarterEditionConfiguration__editionName = 'ModelSim Altera Starter Edition'
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

_AskInstalled (question)
    Ask a Yes/No/Pass question.

_AskYes_NoPass (question, indent=1)
    Ask a yes/NO/pass question.
```

## \_Ask\_YesNoPass (question, indent=1)

Ask a YES/no/pass question.

\_CheckModelSimVersion (binPath, version)

```
_Configuration__GetModelSimVersion(binPath)
```

### \_ConfigureBinaryDirectory()

Updates section with value from \_template and returns directory as Path object.

### \_ConfigureEdition()

Configure ModelSim for Altera.

### \_ConfigureInstallationDirectory()

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

### \_ConfigureVersion()

If no version was configured before, then \_GetDefaultVersion is called. Asks for version and updates section. Returns version as string.

### \_GetDefaultEdition()

Returns unresolved default edition (str) from template.

Overwrite this method in a sub-class for automatic search of editions.

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

```
_GetDefaultOptionValue(optionName)
```

### \_GetDefaultVersion()

Returns unresolved default version (str) from template.

Overwrite this method in a sub-class for automatic search of version.

```
_GetModelSimVersion(binPath)
```

### PrintAvailableEditions (editions, selectedEdition)

Print all available editions and return the selected index.

### \_TestDefaultInstallPath (defaults)

Helper function for automatic search of installation directory.

```
_TryLog(*args, condition=True, **kwargs)
_multiVersionSupport = False
```

\_vendor = 'Altera'

### ToolChain.Altera.Quartus

### **Exceptions**

• QuartusException: Base class for all tool specific exceptions

#### Classes

- QuartusEditions: Enumeration of all Quartus editions provided by Altera itself.
- Configuration: Base class for all tool Configuration classes.
- Quartus: Undocumented.
- Map: Represent an executable.
- TclShell: Represent an executable.
- QuartusSession: Undocumented.
- QuartusProject: Undocumented.
- QuartusSettings: Undocumented.
- QuartusProjectFile: Undocumented.

#### **Functions**

• MapFilter(): Undocumented.

```
exception ToolChain.Altera.Quartus.QuartusException(message=")
```

### Inheritance

#### **Members**

```
___init__ (message=")
    Exception initializer

Parameters message (str) - The exception message.
__str__ ()
    Returns the exception's message text.

args
```

**class** ToolChain.Altera.Quartus.**QuartusEditions** (name, section) Enumeration of all Quartus editions provided by Altera itself.

### Inheritance

### Members

```
AlteraQuartus = 1
    IntelQuartus = 2
class ToolChain.Altera.Quartus.Configuration(host: Base.IHost)
```

### Inheritance

#### **Members**

Log (entry, condition=True)

Write an entry to the local logger.

LogDebug (\*args, condition=True, \*\*kwargs)

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

```
_vendor = 'Altera'
     The name of the tools vendor.
_toolName = 'Altera Quartus'
    The name of the tool.
_section = 'INSTALL.Altera.Quartus'
    The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
_multiVersionSupport = True
     Altera Quartus supports multiple versions installed on the same system.
_template = {'Linux': {'INSTALL.Altera.Quartus':
                                                                    {'Version': '16.0', 'SectionName
    The template for the configuration sections represented as nested dictionaries.
CheckDependency()
     Check if general Altera support is configured in PoC.
ConfigureForAll()
     Start a generic (platform independent) configuration procedure.
     Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.
ClearSection (writeWarnings=False)
     Clear the configuration section associated to this Configuration class.
ConfigureForDarwin()
     Start the configuration procedure for Darwin.
     This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin
     specific configuration routine.
ConfigureForLinux()
     Start the configuration procedure for Linux.
    This method is a wrapper for ConfigureForAll (). Overwrite this method to implement a Linux
     specific configuration routine.
ConfigureForWindows()
    Start the configuration procedure for Windows.
    This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
    dows specific configuration routine.
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
    Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
```

```
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
    Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
    Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{\mathbf{Ask}}_{\mathbf{YesNoPass}} (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__CheckQuartusVersion(binPath, version)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
ConfigureVersion()
     If no version was configured before, then GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
_GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
_GetDefaultVersion()
     Returns unresolved default version (str) from template.
```

Overwrite this method in a sub-class for automatic search of version.

```
_PrintAvailableEditions (editions, selectedEdition)
                          Print all available editions and return the selected index.
              _TestDefaultInstallPath(defaults)
                          Helper function for automatic search of installation directory.
              _TryLog (*args, condition=True, **kwargs)
class ToolChain.Altera.Quartus.Quartus(platform, dryrun, binaryDirectoryPath, version,
                                                                                                                                    logger=None)
              Inheritance
              Members
              GetMap()
              GetTclShell()
class ToolChain.Altera.Quartus.Map(toolchain: ToolChain.ToolMixIn)
              Inheritance
              Members
              class Executable
              class ArgProjectName
              class SwitchArgumentFile
                          _name = 'f'
              class SwitchDeviceFamily
                          _name = 'family'
              class SwitchDevicePart
                          _name = 'part'
             Parameters = [<class 'ToolChain.Altera.Quartus.Map.Executable'>, <class 'ToolChain.Altera.Quartus.Map.Execut
              Compile()
              GetReader()
              HasErrors
                          True if errors or fatals errors were found while processing the output stream.
                          True if errors or fatals errors were found while processing the output stream.
              Log (entry, condition=True)
                          Write an entry to the local logger.
              LogDebug (*args, condition=True, **kwargs)
              LogDryRun (*args, condition=True, **kwargs)
              LogError (*args, condition=True, **kwargs)
              LogFatal (*args, condition=True, **kwargs)
```

```
LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
    Path
     ReadUntilBoundary (indent=0)
     Send(line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.Altera.Quartus.TclShell(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
     class SwitchShell
         name = 's'
    Parameters = [<class 'ToolChain.Altera.Quartus.TclShell.Executable'>, <class 'ToolCl
     GetReader()
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
```

```
ReadUntilBoundary (indent=0)
                     Send (line, end='\n')
                     SendBoundary()
                     StartProcess (parameterList)
                     Terminate()
                     POC BOUNDARY = '===== POC BOUNDARY ======'
                     _TryLog(*args, condition=True, **kwargs)
class ToolChain.Altera.Quartus.QuartusSession(host)
                     Inheritance
                     Members
                     exit()
class ToolChain.Altera.Quartus.QuartusProject(host, name, projectFile=None)
                     Inheritance
                     Members
                     Create (session=None)
                     Save (session)
                    Read()
                     Open (session)
                     Close (session)
                    AddExternalVHDLLibraries (library)
                    AddFile (file, fileSet=None)
                    AddFileSet (fileSet)
                    AddSourceFile (file, fileSet=None)
                    Board
                     CreateFileSet (name, setDefault=True)
                    DefaultFileSet
                    Device
                    Environment
                     ExternalVHDLLibraries
                    ExtractVHDLLibrariesFromVHDLSourceFiles()
                    FileSets
                    \textbf{Files} \ (\textit{fileType} = < \textit{FileTypes} \ (\textit{Text} | \textit{ProjectFile} | \textit{FileListFile} | \textit{RulesFile} | \textit{V} \textit{HDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \ (\textit{ProjectFile} | \textit{FileListFile} | \textit{FileListFile} | \textit{V} \textit{HDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \ (\textit{FileSourceFile} | \textit{V} \textit{HDLSourceFile} | \textit{V} \textit{HDLSourceF
                                                   bits=0xFFFF>, fileSet=None)
                     GetVariables()
                    Name
                     RootDirectory
```

```
Tool
    ToolChain
    VHDLLibraries
    VHDLVersion
    pprint (indent=0)
class ToolChain.Altera.Quartus.QuartusSettings (name, settingsFile=None)
    Inheritance
     Members
    File
    GlobalAssignments
    Parameters
    {\tt CopySourceFilesFromProject}\:(project)
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _FileType = <FileTypes.SettingsFile bits=0x4000 data=UNDEFINED>
    _ReadContent()
\textbf{class} \  \, \texttt{ToolChain.Altera.Quartus.QuartusProjectFile} \, (\mathit{file})
    Inheritance
     Members
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _FileType = <FileTypes.ProjectFile bits=0x0002 data=UNDEFINED>
    _ReadContent()
Functions
```

```
ToolChain.Altera.Quartus.MapFilter(gen)
```

### **Exceptions**

• AlteraException: Base class for all tool specific exceptions

#### Classes

• Configuration: Configuration routines for Altera as a vendor.

```
exception ToolChain.Altera.AlteraException(message=")
```

#### Inheritance

#### **Members**

```
__init__ (message=")
Exception initializer
```

**Parameters** message (str) – The exception message.

```
__str__()
```

Returns the exception's message text.

#### args

```
class ToolChain.Altera.Configuration(host: Base.IHost)
```

Configuration routines for Altera as a vendor.

This configuration provides a common installation directory setup for all Altera tools installed on a system.

### **Inheritance**

### **Members**

```
vendor = 'Altera'
```

The name of the tools vendor.

```
section = 'INSTALL.Altera'
```

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

```
_template = {'ALL': {'INSTALL.Quartus': {'SectionName': '', 'Version': '${${SectionName'}}. '', 'Version': '${${SectionName'}}.
```

### \_GetDefaultInstallationDirectory()

Return default installation directory (str).

#### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose(\*args, condition=True, \*\*kwargs)

 $\textbf{LogWarning} \ (*args, condition = True, **kwargs)$ 

### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

### RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

#### SectionName

Return the configuration's section name.

#### State

Return the configuration state.

**\_Ask** (question, default, beforeDefault=", afterDefault=", indent=1)

### \_AskInstalled(question)

Ask a Yes/No/Pass question.

### \_AskYes\_NoPass (question, indent=1)

Ask a yes/NO/pass question.

### \_Ask\_YesNoPass (question, indent=1)

Ask a YES/no/pass question.

```
_ConfigureInstallationDirectory()
```

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

```
_GetDefaultOptionValue (optionName)

_PrintAvailableEditions (editions, selectedEdition)
    Print all available editions and return the selected index.

_TestDefaultInstallPath (defaults)
    Helper function for automatic search of installation directory.

_TryLog (*args, condition=True, **kwargs)

_multiVersionSupport = False
```

### 14.7.3 ToolChain.GHDL

### **Exceptions**

- GHDLException: Base class for all tool specific exceptions
- GHDLReanalyzeException: Base class for all tool specific exceptions

#### Classes

- Configuration: Base class for all tool Configuration classes.
- GHDL: Represent an executable.
- GHDLAnalyze: Represent an executable.
- GHDLElaborate: Represent an executable.
- GHDLRun: Represent an executable.

#### **Functions**

```
• GHDLAnalyzeFilter(): Undocumented.
```

- GHDLElaborateFilter(): Undocumented.
- GHDLRunFilter(): Undocumented.

exception ToolChain.GHDL.GHDLException(message=")

### Inheritance

#### **Members**

#### Inheritance

```
Members
```

```
___init___(message=")
    Exception initializer
        Parameters message (str) – The exception message.
 str ()
    Returns the exception's message text.
```

class ToolChain.GHDL.Configuration(host: Base.IHost)

#### Inheritance

### **Members**

```
_vendor = 'tgingold'
    The name of the tools vendor.
toolName = 'GHDL'
    The name of the tool.
_section = 'INSTALL.GHDL'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.
```

### \_multiVersionSupport = True

Git supports multiple versions installed on the same system.

```
_template = {'Darwin': {'INSTALL.GHDL': {'Version': '0.34-dev', 'Backend':
                                                                                              'llvm
    The template for the configuration sections represented as nested dictionaries.
```

#### ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

### \_ConfigureBinaryDirectory()

Updates section with value from template and returns directory as Path object.

### \_ConfigureScriptDirectory()

Updates section with value from \_template and returns directory as Path object.

### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose(\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

PrepareVersionedSections (writeWarnings=False)

### RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

#### SectionName

Return the configuration's section name.

#### State

Return the configuration state.

\_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

### \_AskInstalled(question)

Ask a Yes/No/Pass question.

### \_AskYes\_NoPass (question, indent=1)

Ask a yes/NO/pass question.

```
_{\mathtt{Ask\_YesNoPass}}(question, indent=1)
          Ask a YES/no/pass question.
     _Configuration__WriteGHDLSection(binPath)
     _ConfigureEdition (editions, defaultEdition)
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     _GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.GHDL.GHDL (platform, dryrun, binaryDirectoryPath, version, backend, log-
                                  ger=None)
     Inheritance
     Members
     BinaryDirectoryPath
     Backend
     Version
     deco()
     Executable
     class CmdAnalyze
          _name = 'a'
     class CmdElaborate
          name = 'e'
     class CmdRun
          _name = 'r'
     class FlagVerbose
```

```
_name = 'v'
class FlagDebug
   _name = 'g'
class FlagExplicit
   _name = 'fexplicit'
class FlagRelaxedRules
   _name = 'frelaxed-rules'
class FlagWarnBinding
   _name = 'warn-binding'
class FlagNoVitalChecks
   _name = 'no-vital-checks'
class FlagMultiByteComments
   _name = 'mb-comments'
class FlagSynBinding
   _name = 'syn-binding'
class FlagPSL
   _name = 'fpsl'
class FlagProfileArcs
   _name = 'fprofile-arcs'
class FlagTestCoverage
   _name = 'ftest-coverage'
class SwitchCompilerOption
   _pattern = '-{0}, {1}'
   _name = 'Wc'
class SwitchAssemblerOption
   _pattern = '-{0}, {1}'
   _name = 'Wa'
class SwitchLinkerOption
   _pattern = '-{0}, {1}'
   _name = 'Wl'
```

```
class SwitchIEEEFlavor
   _name = 'ieee'
class SwitchVHDLVersion
   _name = 'std'
class SwitchVHDLLibrary
   name = 'work'
class ArgListLibraryReferences
   _pattern = '-{0}{1}'
   _name = 'P'
class ArgSourceFile
class ArgTopLevel
Parameters = [<class 'ToolChain.GHDL.GHDL.CmdAnalyze'>, <class 'ToolChain.GHDL.GHDL
class SwitchIEEEAsserts
   _name = 'ieee-asserts'
class SwitchStopDelta
   _name = 'stop-delta'
class SwitchVCDWaveform
   _name = 'vcd'
class SwitchVCDGZWaveform
   _name = 'vcdgz'
class SwitchFastWaveform
   _name = 'fst'
class SwitchGHDLWaveform
   _name = 'wave'
class SwitchWaveformOptionFile
   _name = 'read-wave-opt'
GetGHDLAnalyze()
GetGHDLElaborate()
GetGHDLRun()
GetReader()
```

```
HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send(line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.GHDL.GHDLAnalyze (platform, dryrun, binaryDirectoryPath, version, backend,
                                          logger=None)
     Inheritance
     Members
     Analyze()
     class ArgListLibraryReferences
         _name = 'P'
         _pattern = '-{0}{1}'
     class ArgSourceFile
     class ArgTopLevel
     Backend
```

BinaryDirectoryPath

```
class CmdAnalyze
   _name = 'a'
class CmdElaborate
   _{name} = 'e'
class CmdRun
   name = 'r'
Executable
class FlagDebug
   _name = 'g'
class FlagExplicit
   _name = 'fexplicit'
class FlagMultiByteComments
   _name = 'mb-comments'
class FlagNoVitalChecks
   _name = 'no-vital-checks'
class FlagPSL
   _name = 'fpsl'
class FlagProfileArcs
   _name = 'fprofile-arcs'
class FlagRelaxedRules
   _name = 'frelaxed-rules'
class FlagSynBinding
   _name = 'syn-binding'
class FlagTestCoverage
   _name = 'ftest-coverage'
class FlagVerbose
   _name = 'v'
class FlagWarnBinding
   _name = 'warn-binding'
GetGHDLAnalyze()
```

```
GetGHDLElaborate()
GetGHDLRun()
GetReader()
HasErrors
           True if errors or fatals errors were found while processing the output stream.
HasWarnings
            True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
            Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
            Return the local logger instance.
Parameters = [<class 'ToolChain.GHDL.GHDL.CmdAnalyze'>, <class 'ToolChain.GHDL.GHDL
Path
ReadUntilBoundary (indent=0)
RunOptions = [<class 'ToolChain.GHDL.SwitchIEEEAsserts'>, <class 'ToolChain.GHDL.SwitchIEEEEAsserts'>, <class 'ToolChain.GhDL.Switc
Send(line, end='\n')
SendBoundary()
StartProcess (parameterList)
class SwitchAssemblerOption
            _name = 'Wa'
            _pattern = '-{0}, {1}'
class SwitchCompilerOption
            _name = 'Wc'
            _pattern = '-{0}, {1}'
class SwitchFastWaveform
            _name = 'fst'
class SwitchGHDLWaveform
            _name = 'wave'
```

```
class SwitchIEEEAsserts
        _name = 'ieee-asserts'
    class SwitchIEEEFlavor
        _name = 'ieee'
    class SwitchLinkerOption
        name = 'Wl'
        _pattern = '-{0}, {1}'
    class SwitchStopDelta
        _name = 'stop-delta'
    class SwitchVCDGZWaveform
        _name = 'vcdgz'
    class SwitchVCDWaveform
        _name = 'vcd'
    class SwitchVHDLLibrary
        _name = 'work'
    class SwitchVHDLVersion
        _name = 'std'
    class SwitchWaveformOptionFile
        _name = 'read-wave-opt'
    Terminate()
    Version
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog(*args, condition=True, **kwargs)
    deco()
class ToolChain. GHDL. GHDLElaborate (platform, dryrun, binary Directory Path, version, back-
                                     end, logger=None)
    Inheritance
    Members
    Elaborate()
    class ArgListLibraryReferences
        _name = 'P'
```

```
_pattern = '-{0}{1}'
class ArgSourceFile
class ArgTopLevel
Backend
BinaryDirectoryPath
class CmdAnalyze
   _name = 'a'
class CmdElaborate
   _name = 'e'
class CmdRun
   _name = 'r'
Executable
class FlagDebug
   _{name} = 'g'
class FlagExplicit
   _name = 'fexplicit'
class FlagMultiByteComments
   _name = 'mb-comments'
class FlagNoVitalChecks
    _name = 'no-vital-checks'
class FlagPSL
   _name = 'fpsl'
class FlagProfileArcs
   _name = 'fprofile-arcs'
class FlagRelaxedRules
   _name = 'frelaxed-rules'
class FlagSynBinding
   _name = 'syn-binding'
class FlagTestCoverage
   _name = 'ftest-coverage'
```

```
class FlagVerbose
    name = 'v'
class FlagWarnBinding
    _name = 'warn-binding'
GetGHDLAnalyze()
GetGHDLElaborate()
GetGHDLRun()
GetReader()
HasErrors
    True if errors or fatals errors were found while processing the output stream.
HasWarnings
    True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
Parameters = [<class 'ToolChain.GHDL.GHDL.CmdAnalyze'>, <class 'ToolChain.GHDL.GHDL
Path
ReadUntilBoundary (indent=0)
Send(line, end='\n')
SendBoundary()
StartProcess (parameterList)
class SwitchAssemblerOption
    _name = 'Wa'
    _pattern = '-{0}, {1}'
class SwitchCompilerOption
    _name = 'Wc'
    _pattern = '-{0}, {1}'
```

```
class SwitchFastWaveform
        _name = 'fst'
    class SwitchGHDLWaveform
        _name = 'wave'
    class SwitchIEEEAsserts
        name = 'ieee-asserts'
    class SwitchIEEEFlavor
        _name = 'ieee'
    class SwitchLinkerOption
        _name = 'Wl'
        _pattern = '-{0}, {1}'
    class SwitchStopDelta
        _name = 'stop-delta'
    class SwitchVCDGZWaveform
        _name = 'vcdgz'
    class SwitchVCDWaveform
        _name = 'vcd'
    class SwitchVHDLLibrary
        _name = 'work'
    class SwitchVHDLVersion
        _name = 'std'
    class SwitchWaveformOptionFile
        _name = 'read-wave-opt'
    Terminate()
    Version
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog(*args, condition=True, **kwargs)
    deco()
class ToolChain.GHDL.GHDLRun (platform, dryrun, binaryDirectoryPath, version, backend, log-
                               ger=None)
```

#### Inheritance

# **Members**

```
Run()
class ArgListLibraryReferences
   _name = 'P'
   _pattern = '-{0}{1}'
class ArgSourceFile
class ArgTopLevel
Backend
BinaryDirectoryPath
class CmdAnalyze
   _name = 'a'
class CmdElaborate
   _name = 'e'
class CmdRun
   _name = 'r'
Executable
class FlagDebug
   _{name} = 'g'
class FlagExplicit
   _name = 'fexplicit'
class FlagMultiByteComments
   _name = 'mb-comments'
class FlagNoVitalChecks
   _name = 'no-vital-checks'
class FlagPSL
   _name = 'fpsl'
class FlagProfileArcs
   _name = 'fprofile-arcs'
class FlagRelaxedRules
```

```
_name = 'frelaxed-rules'
class FlagSynBinding
            _name = 'syn-binding'
class FlagTestCoverage
            _name = 'ftest-coverage'
class FlagVerbose
            _name = 'v'
class FlagWarnBinding
            _name = 'warn-binding'
GetGHDLAnalyze()
GetGHDLElaborate()
GetGHDLRun()
GetReader()
HasErrors
           True if errors or fatals errors were found while processing the output stream.
HasWarnings
            True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
            Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
            Return the local logger instance.
Parameters = [<class 'ToolChain.GHDL.GHDL.CmdAnalyze'>, <class 'ToolChain.GHDL.GHDL
Path
ReadUntilBoundary (indent=0)
RunOptions = [<class 'ToolChain.GHDL.SwitchIEEEAsserts'>, <class '
Send (line, end='\n')
SendBoundary()
StartProcess (parameterList)
```

```
class SwitchAssemblerOption
   _name = 'Wa'
   _pattern = '-{0}, {1}'
class SwitchCompilerOption
   _name = 'Wc'
   _pattern = '-{0}, {1}'
class SwitchFastWaveform
   _name = 'fst'
class SwitchGHDLWaveform
   _name = 'wave'
class SwitchIEEEAsserts
   _name = 'ieee-asserts'
class SwitchIEEEFlavor
   _name = 'ieee'
class SwitchLinkerOption
   _name = 'Wl'
   _pattern = '-{0}, {1}'
class SwitchStopDelta
   _name = 'stop-delta'
class SwitchVCDGZWaveform
   _name = 'vcdgz'
class SwitchVCDWaveform
   _name = 'vcd'
class SwitchVHDLLibrary
   _name = 'work'
class SwitchVHDLVersion
   _name = 'std'
class SwitchWaveformOptionFile
   _name = 'read-wave-opt'
Terminate()
```

```
Version
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog(*args, condition=True, **kwargs)
    deco()
Functions
ToolChain.GHDL.GHDLAnalyzeFilter(gen)
ToolChain.GHDL.GHDLElaborateFilter(gen)
ToolChain.GHDL.GHDLRunFilter (gen)
14.7.4 ToolChain.GNU
Exceptions
   • GNUException: Base class for all tool specific exceptions
Classes
   • Make: Represent an executable.
Functions
   • GNUMakeQuestaSimFilter(): Undocumented.
   • CocotbSimulationResultFilter(): Undocumented.
exception ToolChain.GNU.GNUException(message=")
    Inheritance
    Members
     ___init___(message=")
         Exception initializer
            Parameters message (str) – The exception message.
    __str__()
         Returns the exception's message text.
class ToolChain.GNU.Make (platform, dryrun, logger=None)
    Inheritance
    Members
    class Executable
    class SwitchGui
         name = 'GUI'
    Parameters = [<class 'ToolChain.GNU.Make.Executable'>, <class 'ToolChain.GNU.Make.S
    RunCocotb()
    GetReader()
```

# HasErrors True if errors or fatals errors were found while processing the output stream. HasWarnings True if errors or fatals errors were found while processing the output stream. Log (entry, condition=True) Write an entry to the local logger. LogDebug(\*args, condition=True, \*\*kwargs) LogDryRun (\*args, condition=True, \*\*kwargs) LogError (\*args, condition=True, \*\*kwargs) LogFatal (\*args, condition=True, \*\*kwargs) LogInfo(\*args, condition=True, \*\*kwargs) LogNormal (\*args, condition=True, \*\*kwargs) LogQuiet (\*args, condition=True, \*\*kwargs) **LogVerbose** (\*args, condition=True, \*\*kwargs) LogWarning(\*args, condition=True, \*\*kwargs) Logger Return the local logger instance. Path ReadUntilBoundary (indent=0) Send(line, end='\n') SendBoundary() StartProcess (parameterList) Terminate() \_POC\_BOUNDARY = '===== POC BOUNDARY ======'

# Functions

```
ToolChain.GNU.GNUMakeQuestaSimFilter(gen)
ToolChain.GNU.CocotbSimulationResultFilter(gen, simulationResult)
```

# 14.7.5 ToolChain.GTKWave

\_TryLog(\*args, condition=True, \*\*kwargs)

# **Exceptions**

• GTKWaveException: Base class for all tool specific exceptions

### Classes

- Configuration: Base class for all tool Configuration classes.
- GTKWave: Represent an executable.

#### **Functions**

```
• GTKWaveFilter(): Undocumented.

exception ToolChain.GTKWave.GTKWaveException(message=")
```

#### Inheritance

#### **Members**

```
__init__ (message=")
    Exception initializer
    Parameters message (str) - The exception message.
__str__ ()
    Returns the exception's message text.

args
```

class ToolChain.GTKWave.Configuration(host: Base.IHost)

#### Inheritance

#### **Members**

```
_vendor = 'TonyBybell'
    The name of the tools vendor.
_toolName = 'GTKWave'
    The name of the tool.
_section = 'INSTALL.GTKWave'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.
_multiVersionSupport = True
```

GTKWave supports multiple versions installed on the same system.

```
_template = {'Darwin': {'INSTALL.GTKWave': {'Version': '3.3.80', 'SectionName': The template for the configuration sections represented as nested dictionaries.
```

#### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

# ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

# \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

# ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

ConfigureForWindows()

```
Start the configuration procedure for Windows.
     This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
     dows specific configuration routine.
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__WriteGtkWaveSection(binPath)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
```

```
_ConfigureEdition (editions, defaultEdition)
            _ConfigureInstallationDirectory()
                       Asks for installation directory and updates section. Checks if entered directory exists and returns Path
                       object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
            _ConfigureVersion()
                       If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
                       section. Returns version as string.
            _GetDefaultEdition()
                       Returns unresolved default edition (str) from template.
                       Overwrite this method in a sub-class for automatic search of editions.
            _GetDefaultOptionValue(optionName)
            _GetDefaultVersion()
                       Returns unresolved default version (str) from template.
                       Overwrite this method in a sub-class for automatic search of version.
            _PrintAvailableEditions (editions, selectedEdition)
                       Print all available editions and return the selected index.
            _TestDefaultInstallPath(defaults)
                       Helper function for automatic search of installation directory.
            _TryLog(*args, condition=True, **kwargs)
class ToolChain.GTKWave.GTKWave (platform, dryrun, binaryDirectoryPath, version, log-
                                                                                               ger=None)
            Inheritance
            Members
            BinaryDirectoryPath
            Version
            class Executable
            class SwitchDumpFile
                       _name = 'dump'
             class SwitchSaveFile
                       _name = 'save'
           Parameters = [<class 'ToolChain.GTKWave.Executable'>, <class 'ToolChain.GTKWave.Execut
            View()
            GetReader()
            HasErrors
                       True if errors or fatals errors were found while processing the output stream.
            HasWarnings
                       True if errors or fatals errors were found while processing the output stream.
            Log (entry, condition=True)
```

Write an entry to the local logger. **LogDebug** (\*args, condition=True, \*\*kwargs)

```
LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end='n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
Functions
ToolChain.GTKWave.GTKWaveFilter(gen)
14.7.6 ToolChain.Git
Exceptions
   • GitException: Base class for all tool specific exceptions
   • Configuration: Base class for all tool Configuration classes.
   • Git: Undocumented.
   • GitSCM: Represent an executable.
   • GitRevParse: Represent an executable.
   • GitRevList: Represent an executable.
   • GitDescribe: Represent an executable.
   • GitConfig: Represent an executable.
exception ToolChain.Git.GitException(message=")
     Inheritance
     Members
```

\_init\_\_ (message=")
Exception initializer

```
Parameters message (str) – The exception message.
     ___str___()
          Returns the exception's message text.
     aras
class ToolChain.Git.Configuration(host)
     Inheritance
     Members
     _vendor = 'Git SCM'
          The name of the tools vendor.
     toolName = 'Git'
          The name of the tool.
     section = 'INSTALL.Git'
          The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
     _template = {'Linux': {'INSTALL.Git': {'Version': '2.8.1', 'InstallationDirectory
          The template for the configuration sections represented as nested dictionaries.
     ConfigureForAll()
          Start a generic (platform independent) configuration procedure.
          Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.
     _GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     RunPostConfigurationTasks()
          Virtual method. Overwrite to execute post-configuration tasks.
     CheckDependency()
          Check if all vendor or tool dependencies are fulfilled to configure this tool.
     ClearSection (writeWarnings=False)
          Clear the configuration section associated to this Configuration class.
     ConfigureForDarwin()
          Start the configuration procedure for Darwin.
          This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin
          specific configuration routine.
     ConfigureForLinux()
          Start the configuration procedure for Linux.
          This method is a wrapper for ConfigureForAll (). Overwrite this method to implement a Linux
          specific configuration routine.
     ConfigureForWindows()
          Start the configuration procedure for Windows.
          This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
          dows specific configuration routine.
     classmethod GetSections(platform)
```

Return all section names for this configuration.

Return the hosting object.

Host

```
IsConfigured()
    Return true if the configurations section is configured
IsSupportedPlatform()
    Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
SectionName
    Return the configuration's section name.
    Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
    Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
    Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
    Ask a YES/no/pass question.
_Configuration__GetGitDirectory()
_Configuration__InstallGitFilters()
_Configuration__InstallGitHooks()
_Configuration__IsUnderGitControl()
_Configuration__UninstallGitFilters()
_Configuration__UninstallGitHooks()
_Configuration__WriteGitSection(binPath)
_ConfigureBinaryDirectory()
    Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
```

```
_ConfigureInstallationDirectory()
         Asks for installation directory and updates section. Checks if entered directory exists and returns Path
         object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _ConfigureVersion()
         If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
         section. Returns version as string.
     GetDefaultEdition()
         Returns unresolved default edition (str) from template.
         Overwrite this method in a sub-class for automatic search of editions.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
         Returns unresolved default version (str) from template.
         Overwrite this method in a sub-class for automatic search of version.
     _PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
     TestDefaultInstallPath (defaults)
         Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _multiVersionSupport = False
class ToolChain.Git.Git (platform, dryrun, binaryDirectoryPath, version, logger=None)
     Inheritance
     Members
     GetGitRevParse()
     GetGitRevList()
     GetGitDescribe()
     GetGitConfig()
class ToolChain.Git.GitSCM(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     Clear()
     class Executable
     class Switch_Version
         name = 'version'
    GetReader()
     Log (entry, condition=True)
         Write an entry to the local logger.
```

```
LogDebug (*args, condition=True, **kwargs)
              LogDryRun (*args, condition=True, **kwargs)
              LogError (*args, condition=True, **kwargs)
              LogFatal (*args, condition=True, **kwargs)
              LogInfo(*args, condition=True, **kwargs)
              LogNormal (*args, condition=True, **kwargs)
              LogQuiet (*args, condition=True, **kwargs)
              LogVerbose(*args, condition=True, **kwargs)
              \textbf{LogWarning} \ (*args, condition = True, **kwargs)
              Logger
                          Return the local logger instance.
             Path
             ReadUntilBoundary (indent=0)
              Send(line, end='\n')
              SendBoundary()
              StartProcess (parameterList)
              Terminate()
              _POC_BOUNDARY = '===== POC BOUNDARY ======'
              _TryLog (*args, condition=True, **kwargs)
class ToolChain.Git.GitRevParse(toolchain: ToolChain.ToolMixIn)
              Inheritance
              Members
              Clear()
              class Command
                          _name = 'rev-parse'
              class SwitchInsideWorkingTree
                          _name = 'is-inside-work-tree'
              class SwitchShowTopLevel
                          _name = 'show-toplevel'
              class SwitchGitDir
                          _name = 'git-dir'
             RevParseParameters = [<class 'ToolChain.Git.GitRevParse.Command'>, <class 'ToolChain.GitRevParse.Command'>, <clas
              Execute()
              class Executable
              GetReader()
```

```
Log (entry, condition=True)
       Write an entry to the local logger.
    LogDebug (*args, condition=True, **kwargs)
    LogDryRun (*args, condition=True, **kwargs)
    LogError (*args, condition=True, **kwargs)
    LogFatal (*args, condition=True, **kwargs)
    LogInfo(*args, condition=True, **kwargs)
    LogNormal(*args, condition=True, **kwargs)
    LogQuiet (*args, condition=True, **kwargs)
    LogVerbose(*args, condition=True, **kwargs)
    LogWarning(*args, condition=True, **kwargs)
    Logger
       Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
    Send (line, end='n')
    SendBoundary()
    StartProcess (parameterList)
    class Switch_Version
       _name = 'version'
    Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Git.GitRevList (toolchain: ToolChain.ToolMixIn)
    Inheritance
    Members
    Clear()
    class Command
       _name = 'rev-list'
    class SwitchTags
       _name = 'tags'
    class SwitchMaxCount
       _name = 'max-count'
```

```
Execute()
    class Executable
    GetReader()
    Log (entry, condition=True)
        Write an entry to the local logger.
    LogDebug (*args, condition=True, **kwargs)
    LogDryRun (*args, condition=True, **kwargs)
    LogError (*args, condition=True, **kwargs)
    LogFatal (*args, condition=True, **kwargs)
    LogInfo(*args, condition=True, **kwargs)
    LogNormal(*args, condition=True, **kwargs)
    LogQuiet (*args, condition=True, **kwargs)
    LogVerbose(*args, condition=True, **kwargs)
    LogWarning(*args, condition=True, **kwargs)
    Logger
        Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
    Send(line, end='\n')
    SendBoundary()
    StartProcess (parameterList)
    class Switch_Version
        name = 'version'
    Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Git.GitDescribe(toolchain: ToolChain.ToolMixIn)
    Inheritance
    Members
    Clear()
    class Command
        name = 'describe'
    class SwitchAbbrev
        _name = 'abbrev'
```

```
class SwitchTags
       _name = 'tags'
    Execute()
    class Executable
    GetReader()
    Log (entry, condition=True)
       Write an entry to the local logger.
    LogDebug (*args, condition=True, **kwargs)
    LogDryRun (*args, condition=True, **kwargs)
    LogError (*args, condition=True, **kwargs)
    LogFatal (*args, condition=True, **kwargs)
    LogInfo(*args, condition=True, **kwargs)
    LogNormal(*args, condition=True, **kwargs)
    LogQuiet (*args, condition=True, **kwargs)
    LogVerbose (*args, condition=True, **kwargs)
    LogWarning(*args, condition=True, **kwargs)
    Logger
       Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
    Send (line, end='\n')
    SendBoundary()
    StartProcess (parameterList)
    class Switch_Version
       _name = 'version'
    Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Git.GitConfig (toolchain: ToolChain.ToolMixIn)
    Inheritance
    Members
    Clear()
    class Command
        _name = 'config'
```

```
class SwitchUnset
    name = 'unset'
class SwitchRemoveSection
    _name = 'remove-section'
class ValueFilterClean
    name = 'clean'
    _pattern = 'filter.{1}.{0}'
class ValueFilterSmudge
    _name = 'smudge'
    _pattern = 'filter.{1}.{0}'
class ValueFilterParameters
ConfigParameters = [<class 'ToolChain.Git.GitConfig.Command'>, <class 'ToolChain.Git
Execute()
class Executable
GetReader()
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
    Return the local logger instance.
Path
ReadUntilBoundary (indent=0)
Send (line, end='\n')
SendBoundary()
StartProcess (parameterList)
class Switch_Version
    _name = 'version'
```

```
Terminate()
_POC_BOUNDARY = '===== POC BOUNDARY ======'
_TryLog(*args, condition=True, **kwargs)
```

# 14.7.7 ToolChain.Intel

#### **Submodules**

#### ToolChain.Intel.ModelSim

### **Exceptions**

• ModelSimException: Base class for all tool specific exceptions

#### Classes

- IntelModelSimEditions: An enumeration.
- Configuration: Base class for all tool Configuration classes.
- IntelEditionConfiguration: Base class for all tool Configuration classes.
- IntelStarterEditionConfiguration: Base class for all tool Configuration classes.

```
exception ToolChain.Intel.ModelSim.ModelSimException(message=")
```

#### Inheritance

#### **Members**

# Inheritance

#### **Members**

```
ModelSimIntelEdition = 1
    ModelSimIntelStarterEdition = 2
class ToolChain.Intel.ModelSim.Configuration(host: Base.IHost)
```

#### Inheritance

#### **Members**

#### \_vendor = 'Intel'

The name of the tools vendor.

#### \_multiVersionSupport = False

Intel ModelSim Edition doesn't support multiple versions.

#### CheckDependency()

Check if general Intel support is configured in PoC.

#### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

# \_ConfigureEdition()

Configure ModelSim for Intel.

# ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ${\tt ConfigureForWindows}\ (\ )$

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

# classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

# IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion(binPath, version)
_Configuration__GetModelSimVersion(binPath)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
```

```
_GetDefaultInstallationDirectory()
         Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
         Returns unresolved default version (str) from template.
         Overwrite this method in a sub-class for automatic search of version.
     GetModelSimVersion (binPath)
     _PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
         Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _section = 'INSTALL.Vendor.Tool'
     _template = {'ALL': {'INSTALL.Vendor.Tool': {'Version': '1.0'}}, 'Darwin':
                                                                                                       { 'INS'
     toolName = 'Mentor ModelSim'
class ToolChain.Intel.ModelSim.IntelEditionConfiguration(host: Base.IHost)
     Inheritance
     Members
     toolName = 'Intel ModelSim'
         The name of the tool.
```

```
The name of the tool.

__editionName = None
    The name of the tool.

__section = 'INSTALL.Intel.ModelSimAE'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

_template = {'Linux': {'INSTALL.Intel.ModelSimAE': {'Version': '10.5b', 'Edition'}
```

**CheckDependency** ()

Check if general Intel support is configured in PoC.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

# ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass → skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

#### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

#### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal(\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose(\*args, condition=True, \*\*kwargs)

 $\textbf{LogWarning} \ (*args, condition = True, **kwargs)$ 

# Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

PrepareVersionedSections (writeWarnings=False)

# RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

#### SectionName

Return the configuration's section name.

#### State

Return the configuration state.

\_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

```
_AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _CheckModelSimVersion(binPath, version)
     _Configuration__GetModelSimVersion(binPath)
     ConfigureBinaryDirectory()
          Updates section with value from _template and returns directory as Path object.
     _ConfigureEdition()
          Configure ModelSim for Intel.
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     _GetModelSimVersion(binPath)
     _IntelEditionConfiguration__editionName = 'ModelSim Intel Edition'
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _multiVersionSupport = False
     vendor = 'Intel'
class ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration (host:
                                                                                    Base.IHost)
```

# Inheritance

#### **Members**

```
toolName = 'Intel ModelSim (Starter Edition)'
    The name of the tool.
__editionName = None
_section = 'INSTALL.Intel.ModelSimASE'
    The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
_template = {'Linux': {'INSTALL.Intel.ModelSimASE': {'Version': '10.5b', 'Edition
CheckDependency()
     Check if general Intel support is configured in PoC.
ClearSection (writeWarnings=False)
     Clear the configuration section associated to this Configuration class.
ConfigureForAll()
     Configuration routine for Mentor Graphics ModelSim on all supported platforms.
      1. Ask if ModelSim is installed.
       • Pass \rightarrow skip this configuration. Don't change existing settings.
       • Yes \rightarrow collect installation information for ModelSim.
       • No \rightarrow clear the ModelSim configuration section.
      1. Ask for ModelSim's version.
      2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
      3. Ask for ModelSim's installation directory.
ConfigureForDarwin()
     Start the configuration procedure for Darwin.
    This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin
     specific configuration routine.
ConfigureForLinux()
    Start the configuration procedure for Linux.
    This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Linux
     specific configuration routine.
ConfigureForWindows()
    Start the configuration procedure for Windows.
    This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
     dows specific configuration routine.
classmethod GetSections(platform)
    Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
```

14.7. ToolChain 417

Return true if the given platform is supported by this configuration routine.

Log (entry, condition=True)

Write an entry to the local logger. **LogDebug** (\*args, condition=True, \*\*kwargs)

```
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
_Configuration__GetModelSimVersion(binPath)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition()
     Configure ModelSim for Intel.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
_GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
```

Overwrite function in sub-class for automatic search of installation directory.

```
_GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
         Returns unresolved default version (str) from template.
         Overwrite this method in a sub-class for automatic search of version.
     _GetModelSimVersion(binPath)
     _IntelStarterEditionConfiguration__editionName = 'ModelSim Intel Starter Edition'
     _PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
         Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _multiVersionSupport = False
     _vendor = 'Intel'
ToolChain.Intel.Quartus
Exceptions
   • QuartusException: Base class for all tool specific exceptions
Classes
   • Configuration: Base class for all tool Configuration classes.
   • Quartus: Undocumented.
   • Map: Represent an executable.
exception ToolChain.Intel.Quartus.QuartusException (message=")
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
         Returns the exception's message text.
     args
class ToolChain.Intel.Quartus.Configuration(host: Base.IHost)
     Inheritance
     Members
     _vendor = 'Intel'
         The name of the tools vendor.
     toolName = 'Intel Quartus Prime'
          The name of the tool.
```

#### \_section = 'INSTALL.Intel.Quartus'

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

### \_multiVersionSupport = True

Intel Quartus supports multiple versions installed on the same system.

# CheckDependency()

Check if general Intel support is configured in PoC.

#### ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

#### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

# ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

#### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

# classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

# IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

### Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

 $\textbf{LogError} \ (*args, condition = True, **kwargs)$ 

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose (\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

#### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

```
PrepareSections (warningWasWritten, writeWarnings=True)
     PrepareVersionedSections (writeWarnings=False)
     RunPostConfigurationTasks()
          Virtual method. Overwrite to execute post-configuration tasks.
     SectionName
          Return the configuration's section name.
     State
          Return the configuration state.
     Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _Configuration__CheckQuartusVersion(binPath, version)
     _ConfigureBinaryDirectory()
          Updates section with value from _template and returns directory as Path object.
     _ConfigureEdition (editions, defaultEdition)
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then GetDefaultInstallationDir is called.
     _ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     _GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     _GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _template = {'Linux': {'INSTALL.Altera.Quartus': {'Version': '16.0', 'SectionName
class ToolChain.Intel.Quartus.Quartus(platform, dryrun, binaryDirectoryPath, version,
                                                  logger=None)
```

```
Inheritance
               Members
              GetMap()
              GetTclShell()
class ToolChain.Intel.Quartus.Map (toolchain: ToolChain.ToolMixIn)
              Inheritance
               Members
               class ArgProjectName
              Compile()
               class Executable
              GetReader()
              HasErrors
                           True if errors or fatals errors were found while processing the output stream.
              HasWarnings
                           True if errors or fatals errors were found while processing the output stream.
              Log (entry, condition=True)
                           Write an entry to the local logger.
              LogDebug (*args, condition=True, **kwargs)
              LogDryRun (*args, condition=True, **kwargs)
              LogError (*args, condition=True, **kwargs)
              LogFatal (*args, condition=True, **kwargs)
              LogInfo(*args, condition=True, **kwargs)
              LogNormal (*args, condition=True, **kwargs)
              LogQuiet (*args, condition=True, **kwargs)
              LogVerbose (*args, condition=True, **kwargs)
              LogWarning(*args, condition=True, **kwargs)
              Logger
                           Return the local logger instance.
              Parameters = [<class 'ToolChain.Altera.Quartus.Map.Executable'>, <class 'ToolChain.Altera.Quartus.Map.Execut
              Path
              ReadUntilBoundary (indent=0)
               Send (line, end='\n')
               SendBoundary()
               StartProcess (parameterList)
               class SwitchArgumentFile
                           _name = 'f'
```

```
class SwitchDeviceFamily
         _name = 'family'
     class SwitchDevicePart
         _name = 'part'
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
Exceptions
   • IntelException: Base class for all tool specific exceptions
   • Configuration: Configuration routines for Intel as a vendor.
exception ToolChain.Intel.IntelException(message=")
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
              Parameters message (str) – The exception message.
       _str__()
         Returns the exception's message text.
     args
class ToolChain.Intel.Configuration(host: Base.IHost)
     Configuration routines for Intel as a vendor.
     This configuration provides a common installation directory setup for all Intel tools installed on a system.
     Inheritance
     Members
     vendor = 'Intel'
         The name of the tools vendor.
     section = 'INSTALL.Intel'
          The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
     _template = {'Linux': {'INSTALL.Intel': {'InstallationDirectory': '/opt/IntelFPG
         The template for the configuration sections represented as nested dictionaries.
     _GetDefaultInstallationDirectory()
         Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     CheckDependency()
          Check if all vendor or tool dependencies are fulfilled to configure this tool.
```

#### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

# ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

#### classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

#### IsConfigured()

Return true if the configurations section is configured

#### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

#### Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

**LogError** (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

 $\textbf{LogNormal} \; (*args, condition = True, **kwargs)$ 

LogQuiet (\*args, condition=True, \*\*kwargs)

 $\textbf{LogVerbose} \ (*args, condition = True, **kwargs)$ 

LogWarning(\*args, condition=True, \*\*kwargs)

# Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

# ${\tt RunPostConfigurationTasks}~(~)$

Virtual method. Overwrite to execute post-configuration tasks.

#### SectionName

Return the configuration's section name.

#### State

```
Return the configuration state.
```

```
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
```

# \_AskInstalled(question)

Ask a Yes/No/Pass question.

#### \_AskYes\_NoPass (question, indent=1)

Ask a yes/NO/pass question.

# \_Ask\_YesNoPass (question, indent=1)

Ask a YES/no/pass question.

# \_ConfigureInstallationDirectory()

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

```
_GetDefaultOptionValue(optionName)
```

```
_PrintAvailableEditions (editions, selectedEdition)
```

Print all available editions and return the selected index.

#### TestDefaultInstallPath(defaults)

Helper function for automatic search of installation directory.

```
_TryLog(*args, condition=True, **kwargs)
```

\_multiVersionSupport = False

# 14.7.8 ToolChain.Lattice

# **Submodules**

# ToolChain.Lattice.ActiveHDL

#### ToolChain.Lattice.Diamond

# **Exceptions**

• DiamondException: Base class for all tool specific exceptions

# Classes

- Configuration: Base class for all tool Configuration classes.
- Diamond: Undocumented.
- Synth: Represent an executable.
- SynthesisArgumentFile: Undocumented.

# **Functions**

- MapFilter(): Undocumented.
- CompilerFilter(): Undocumented.

exception ToolChain.Lattice.Diamond.DiamondException(message=")

# Inheritance

### **Members**

# Inheritance

#### **Members**

```
vendor = 'Lattice'
```

The name of the tools vendor.

#### toolName = 'Lattice Diamond'

The name of the tool.

#### \_section = 'INSTALL.Lattice.Diamond'

The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

# \_multiVersionSupport = True

Lattice Diamond supports multiple versions installed on the same system.

```
_template = {'Linux': {'INSTALL.Lattice.Diamond': {'Version': '3.8', 'SectionNamon'
```

The template for the configuration sections represented as nested dictionaries.

### CheckDependency()

Check if general Lattice support is configured in PoC.

# ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

### \_ConfigureBinaryDirectory()

Updates section with value from \_template and returns directory as Path object.

#### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

# ${\tt ConfigureForDarwin}\ (\ )$

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

# ${\tt ConfigureForLinux}\,(\,)$

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

```
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
AskInstalled (question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__CheckDiamondVersion(binPath, version)
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
```

```
_ConfigureVersion()
                       If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
                       section. Returns version as string.
            GetDefaultEdition()
                       Returns unresolved default edition (str) from template.
                        Overwrite this method in a sub-class for automatic search of editions.
            _GetDefaultInstallationDirectory()
                       Return unresolved default installation directory (str) from template.
                        Overwrite function in sub-class for automatic search of installation directory.
            _GetDefaultOptionValue(optionName)
            _GetDefaultVersion()
                       Returns unresolved default version (str) from template.
                       Overwrite this method in a sub-class for automatic search of version.
            _PrintAvailableEditions (editions, selectedEdition)
                       Print all available editions and return the selected index.
            _TestDefaultInstallPath(defaults)
                       Helper function for automatic search of installation directory.
            _TryLog (*args, condition=True, **kwargs)
class ToolChain.Lattice.Diamond(platform, dryrun, binaryDirectoryPath, ver-
                                                                                                                       sion, logger=None)
            Inheritance
            Members
            PreparseEnvironment (installationDirectory)
            GetSynthesizer()
class ToolChain.Lattice.Diamond.Synth (toolchain: ToolChain.ToolMixIn)
            Inheritance
            Members
            class Executable
            class SwitchProjectFile
                       name = 'f'
                       _value = None
            Parameters = [<class 'ToolChain.Lattice.Diamond.Synth.Executable'>, <class 'ToolChain.Cattice.Diamond.Synth.Executable'>, <class 'ToolChain.Cattice.Diamond.Synth.Executable'>, <class 'ToolChain.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Cattice.Diamond.Synth.Catt
             static GetLogFileReader()
            Compile (logFile)
            GetReader()
            HasErrors
                       True if errors or fatals errors were found while processing the output stream.
```

```
HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send(line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog(*args, condition=True, **kwargs)
class ToolChain.Lattice.Diamond.SynthesisArgumentFile (file)
     Inheritance
     Members
     Architecture
     Device
     SpeedGrade
     Package
     TopLevel
     FileName
     FileSet
     FileType
     LogFile
     Open()
     Path
```

Project

```
ReadFile()
     _FileType = <FileTypes() bits=0x0000>
     _ReadContent()
     VHDLVersion
    HDLParams
     Write (project)
Functions
ToolChain.Lattice.Diamond.MapFilter(gen)
ToolChain.Lattice.Diamond.CompilerFilter(gen)
ToolChain.Lattice.Synplify
Exceptions
   • SynplifyException: Base class for all tool specific exceptions
Classes
   • Configuration: Base class for all tool Configuration classes.
exception ToolChain.Lattice.Synplify.SynplifyException (message=")
     Inheritance
     Members
     __init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
       _str___()
         Returns the exception's message text.
     args
class ToolChain.Lattice.Synplify.Configuration(host)
     Inheritance
     Members
     CheckDependency()
         Check if all vendor or tool dependencies are fulfilled to configure this tool.
     ClearSection (writeWarnings=False)
```

Clear the configuration section associated to this Configuration class.

## ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

## IsConfigured()

Return true if the configurations section is configured

## IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal(\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose(\*args, condition=True, \*\*kwargs)

 $\textbf{LogWarning} \ (*args, condition = True, **kwargs)$ 

# Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

 $\textbf{PrepareSections} \ (warning \textit{WasWritten}, \textit{writeWarnings} = \textit{True})$ 

PrepareVersionedSections (writeWarnings=False)

# RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

# SectionName

Return the configuration's section name.

#### State

Return the configuration state.

\_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

```
_AskInstalled(question)
       Ask a Yes/No/Pass question.
  _AskYes_NoPass (question, indent=1)
       Ask a yes/NO/pass question.
  _Ask_YesNoPass (question, indent=1)
       Ask a YES/no/pass question.
  _ConfigureBinaryDirectory()
       Updates section with value from _template and returns directory as Path object.
  _ConfigureEdition (editions, defaultEdition)
  ConfigureInstallationDirectory()
       Asks for installation directory and updates section. Checks if entered directory exists and returns Path
       object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
  _ConfigureVersion()
       If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
       section. Returns version as string.
  _GetDefaultEdition()
       Returns unresolved default edition (str) from template.
       Overwrite this method in a sub-class for automatic search of editions.
  GetDefaultInstallationDirectory()
       Return unresolved default installation directory (str) from template.
       Overwrite function in sub-class for automatic search of installation directory.
  _GetDefaultOptionValue(optionName)
  _GetDefaultVersion()
       Returns unresolved default version (str) from template.
       Overwrite this method in a sub-class for automatic search of version.
  _PrintAvailableEditions (editions, selectedEdition)
       Print all available editions and return the selected index.
  TestDefaultInstallPath (defaults)
       Helper function for automatic search of installation directory.
  _TryLog (*args, condition=True, **kwargs)
  _multiVersionSupport = False
  _section = 'INSTALL.Vendor.Tool'
  _template = {'ALL': {'INSTALL.Vendor.Tool': {'Version': '1.0'}}, 'Darwin':
  toolName = 'Tool'
  _vendor = 'Unknown'
• LatticeException: Base class for all tool specific exceptions
```

## **Exceptions**

#### Classes

- Configuration: Configuration routines for Lattice as a vendor.
- LatticeDesignConstraintFile: Undocumented.

```
exception ToolChain.Lattice.LatticeException(message=")
```

#### Inheritance

#### **Members**

```
__init__ (message=")
Exception initializer

Parameters message (str) - The exception message.
__str__ ()
Returns the exception's message text.
```

#### args

```
class ToolChain.Lattice.Configuration(host: Base.IHost)
```

Configuration routines for Lattice as a vendor.

This configuration provides a common installation directory setup for all Lattice tools installed on a system.

#### Inheritance

#### **Members**

```
_vendor = 'Lattice'
    The name of the tools vendor.

_section = 'INSTALL.Lattice'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

_template = {'Linux': {'INSTALL.Lattice': {'InstallationDirectory': '/usr/local'}
    The template for the configuration sections represented as nested dictionaries.
```

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

# CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

# ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

## ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

```
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_GetDefaultOptionValue(optionName)
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
```

```
_TryLog (*args, condition=True, **kwargs)
   _multiVersionSupport = False

class ToolChain.Lattice.LatticeDesignConstraintFile (file, project=None, file-Set=None)

Inheritance

Members

_FileType = <FileTypes.LdcConstraintFile bits=0x2000 data=UNDEFINED>
FileName
FileSet
FileType
Open()
Path
Project
ReadFile()
```

# 14.7.9 ToolChain.Mentor

\_ReadContent()

### **Submodules**

## ToolChain.Mentor.ModelSim

## **Exceptions**

• ModelSimException: Base class for all tool specific exceptions

### Classes

- MentorModelSimPEEditions: Enumeration of all ModelSim editions provided by Mentor Graphics itself.
- ModelSimEditions: Enumeration of all ModelSim editions provided by Mentor Graphics inclusive
- Configuration: Base class for all tool Configuration classes.
- ModelSimPEConfiguration: Base class for all tool Configuration classes.
- ModelSimSE32Configuration: Base class for all tool Configuration classes.
- ModelSimSE64Configuration: Base class for all tool Configuration classes.
- Selector: Base class for all Selector classes.
- ModelSim: Undocumented.
- VHDLLibraryTool: Represent an executable.
- VHDLCompiler: Represent an executable.
- VHDLSimulator: Represent an executable.

## **Functions**

• VLibFilter(): Undocumented.

```
• VComFilter(): Undocumented.
   • VSimFilter(): Undocumented.
exception ToolChain.Mentor.ModelSim.ModelSimException(message=")
    Inheritance
    Members
     ___init___(message=")
         Exception initializer
            Parameters message (str) – The exception message.
     __str__()
         Returns the exception's message text.
    args
class ToolChain.Mentor.ModelSim.MentorModelSimPEEditions (name, section)
    Enumeration of all ModelSim editions provided by Mentor Graphics itself.
    Inheritance
    Members
    ModelSimPE = 1
    ModelSimPEEducation = 2
class ToolChain.Mentor.ModelSim.ModelSimEditions (name, section)
    Enumeration of all ModelSim editions provided by Mentor Graphics inclusive editions shipped by other
    vendors.
    Inheritance
    Members
    ModelSimPE = 1
    ModelSimDE = 2
    ModelSimSE32 = 3
    ModelSimSE64 = 4
    ModelSimAlteraEdition = 5
    ModelSimAlteraStarterEdition = 6
    ModelSimIntelEdition = 7
    ModelSimIntelStarterEdition = 8
    QuestaSim = 9
class ToolChain.Mentor.ModelSim.Configuration(host: Base.IHost)
```

#### Inheritance

#### **Members**

#### \_vendor = 'Mentor'

The name of the tools vendor.

#### \_toolName = 'Mentor ModelSim'

The name of the tool.

## \_multiVersionSupport = True

Mentor ModelSim supports multiple versions installed on the same system.

## CheckDependency()

Check if general Mentor Graphics support is configured in PoC.

### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

## \_GetModelSimVersion(binPath)

\_CheckModelSimVersion(binPath, version)

## RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

#### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

# classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

```
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
SectionName
     Return the configuration's section name.
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{\mathtt{Ask\_YesNoPass}}(question, indent=1)
     Ask a YES/no/pass question.
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
```

Overwrite this method in a sub-class for automatic search of editions.

{ 'INS'

# $\_{\tt GetDefaultInstallationDirectory}\ (\ )$

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

```
_GetDefaultOptionValue(optionName)
```

#### \_GetDefaultVersion()

Returns unresolved default version (str) from template.

Overwrite this method in a sub-class for automatic search of version.

## PrintAvailableEditions (editions, selectedEdition)

Print all available editions and return the selected index.

## \_TestDefaultInstallPath(defaults)

toolName = 'Mentor ModelSim PE'

Helper function for automatic search of installation directory.

```
_TryLog(*args, condition=True, **kwargs)
_section = 'INSTALL.Vendor.Tool'
_template = {'ALL': {'INSTALL.Vendor.Tool': {'Version': '1.0'}}, 'Darwin':
```

class ToolChain.Mentor.ModelSim.ModelSimPEConfiguration(host: Base.IHost)

#### Inheritance

#### **Members**

```
The name of the tool.

_section = 'INSTALL.Mentor.ModelSimPE'

The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

_template = {'Windows': {'INSTALL.Mentor.ModelSimPE': {'Version': '10.5c', 'Section': '10
```

## \_ConfigureEdition()

Configure ModelSim PE for Mentor Graphics.

#### CheckDependency()

Check if general Mentor Graphics support is configured in PoC.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

#### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

## IsConfigured()

Return true if the configurations section is configured

## IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

 $\textbf{LogNormal} \; (*args, condition = True, **kwargs)$ 

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose (\*args, condition=True, \*\*kwargs)

 $\textbf{LogWarning} \ (*args, condition = True, **kwargs)$ 

## Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

 $\textbf{PrepareSections} \ (warning \textit{WasWritten}, \textit{writeWarnings} = \textit{True})$ 

PrepareVersionedSections (writeWarnings=False)

# RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

## SectionName

Return the configuration's section name.

#### State

Return the configuration state.

\_Ask (question, default, beforeDefault=", afterDefault=", indent=1)

```
_AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _CheckModelSimVersion(binPath, version)
     _ConfigureBinaryDirectory()
          Updates section with value from _template and returns directory as Path object.
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     _GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     _GetModelSimVersion(binPath)
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _multiVersionSupport = True
     vendor = 'Mentor'
class ToolChain.Mentor.ModelSim.ModelSimSE32Configuration (host: Base.IHost)
     Inheritance
     Members
     _toolName = 'Mentor ModelSim SE 32-bit'
          The name of the tool.
     section = 'INSTALL.Mentor.ModelSimSE32'
          The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.
     _template = {'Windows': {'INSTALL.Mentor.ModelSimSE32':
                                                                                 {'Version':
                                                                                                 '10.5c', 'Se
          The template for the configuration sections represented as nested dictionaries.
```

## \_ConfigureEdition()

#### CheckDependency()

Check if general Mentor Graphics support is configured in PoC.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass  $\rightarrow$  skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

## ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

### Host

Return the hosting object.

#### IsConfigured()

Return true if the configurations section is configured

## IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

## Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

 $\textbf{LogError} \ (*args, condition = True, **kwargs)$ 

LogFatal (\*args, condition=True, \*\*kwargs)
LogInfo (\*args, condition=True, \*\*kwargs)

LogNormal(\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

```
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
GetDefaultVersion()
     Returns unresolved default version (str) from template.
     Overwrite this method in a sub-class for automatic search of version.
_GetModelSimVersion(binPath)
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
_TryLog (*args, condition=True, **kwargs)
```

```
_multiVersionSupport = True
_vendor = 'Mentor'
class ToolChain.Mentor.ModelSim.ModelSimSE64Configuration(host: Base.IHost)
```

#### Inheritance

#### **Members**

```
_toolName = 'Mentor ModelSim SE 64-bit'
```

The name of the tool.

```
section = 'INSTALL.Mentor.ModelSimSE64'
```

The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

\_template = {'Linux': {'INSTALL.Mentor.ModelSimSE64': {'Version': '10.5c', 'Sect: The template for the configuration sections represented as nested dictionaries.

## \_ConfigureEdition()

## CheckDependency()

Check if general Mentor Graphics support is configured in PoC.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass → skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

## ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

## Host

Return the hosting object.

```
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
Ask YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_ConfigureVersion()
```

section. Returns version as string.

If no version was configured before, then \_GetDefaultVersion is called. Asks for version and updates

```
GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     _GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     _GetModelSimVersion (binPath)
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _multiVersionSupport = True
     _vendor = 'Mentor'
class ToolChain.Mentor.ModelSim.Selector(host: Base.IHost)
     Inheritance
     Members
     _toolName = 'ModelSim'
     Select()
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     ToolName
     _Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _AskSelection (editions, defaultEdition)
```

```
_AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _GetConfiguredEditions (editions)
          Return all configured editions.
     PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
     _TryLog (*args, condition=True, **kwargs)
class ToolChain. Mentor. ModelSim (platform, dryrun, binaryDirectoryPath, ver-
                                                   sion, logger=None)
     Inheritance
     Members
     GetVHDLLibraryTool()
     GetVHDLCompiler()
     GetSimulator()
class ToolChain.Mentor.ModelSim.VHDLLibraryTool(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
     class SwitchLibraryName
     Parameters = [<class 'ToolChain.Mentor.ModelSim.VHDLLibraryTool.Executable'>, <class
     CreateLibrary()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
```

```
LogWarning(*args, condition=True, **kwargs)
    Logger
        Return the local logger instance.
    ReadUntilBoundary (indent=0)
    Send(line, end='\n')
    SendBoundary()
    StartProcess (parameterList)
    Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Mentor.ModelSim.VHDLCompiler(toolchain: ToolChain.ToolMixIn)
    Inheritance
    Members
    class Executable
        _value = None
    class FlagTime
        _name = 'time'
        _value = None
    class FlagExplicit
        _name = 'explicit'
        _value = None
    class FlagQuietMode
        _name = 'quiet'
        _value = None
    class SwitchModelSimIniFile
        _name = 'modelsimini'
        _value = None
    class FlagRangeCheck
        _name = 'rangecheck'
        _value = None
    class SwitchCoverage
        _name = 'cover'
```

```
class FlagEnableFocusedExpressionCoverage
   _name = 'coverfec'
class FlagDisableFocusedExpressionCoverage
   _name = 'nocoverfec'
class FlagEnableRapidExpressionCoverage
   name = 'coverrec'
class FlagDisableRapidExpressionCoverage
   _name = 'nocoverrec'
{\tt class} \ {\tt FlagEnableRecognitionOfImplicitFSMResetTransitions}
    _name = 'fsmresettrans'
{\tt class\ FlagDisable Recognition Of Implicit FSMR Reset Transitions}
    name = 'nofsmresettrans'
{\tt class\ FlagEnableRecognitionOfSingleBitFSMState}
   _name = 'fsmsingle'
class FlagDisableRecognitionOfSingleBitFSMState
   _name = 'nofsmsingle'
class FlagEnableRecognitionOfImplicitFSMTransitions
    _name = 'fsmimplicittrans'
class FlagDisableRecognitionOfImplicitFSMTransitions
   _name = 'nofsmimplicittrans'
class SwitchFSMVerbosityLevel
    _name = 'fsmverbose'
class FlagReportAsNote
   _name = 'note'
   _value = None
class FlagReportAsError
    _name = 'error'
    _value = None
class FlagReportAsWarning
    _name = 'warning'
```

```
_value = None
class FlagReportAsFatal
    name = 'fatal'
    _value = None
class FlagRelaxLanguageChecks
    _name = 'permissive'
class FlagForceLanguageChecks
    _name = 'pedanticerrors'
class SwitchVHDLVersion
    _pattern = '-{0}'
    _value = None
class ArgLogFile
    name = '1'
    _value = None
class SwitchVHDLLibrary
    _name = 'work'
    _value = None
class ArgSourceFile
    _value = None
Parameters = [<class 'ToolChain.Mentor.ModelSim.VHDLCompiler.Executable'>, <class ''
Compile()
GetTclCommand()
GetReader()
HasErrors
    True if errors or fatals errors were found while processing the output stream.
HasWarnings
    True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
```

```
LogQuiet (*args, condition=True, **kwargs)
    LogVerbose (*args, condition=True, **kwargs)
    LogWarning(*args, condition=True, **kwargs)
    Logger
         Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
     Send (line, end='n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
    _POC_BOUNDARY = '===== POC BOUNDARY ======'
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Mentor.ModelSim.VHDLSimulator(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
         The executable to launch.
         value = None
     class FlagQuietMode
         Run simulation in quiet mode. (Don't show 'Loading...' messages.
         _name = 'quiet'
         _value = None
     class FlagBatchMode
         Run simulation in batch mode.
         _name = 'batch'
         _value = None
     class FlagGuiMode
         Run simulation in GUI mode.
         _name = 'gui'
         value = None
     class SwitchBatchCommand
         Specify a Tcl batch script for the batch mode.
         _name = 'do'
         _value = None
     class FlagCommandLineMode
         Run simulation in command line mode.
         _name = 'c'
         value = None
```

```
class SwitchModelSimIniFile
    Specify the used 'modelsim.ini' file.
    _name = 'modelsimini'
    _value = None
class FlagEnableOptimization
    Enabled optimization while elaborating the design.
    _name = 'vopt'
class FlagDisableOptimization
    Disabled optimization while elaborating the design.
    _name = 'novopt'
class FlagEnableOptimizationVerbosity
    Enabled optimization while elaborating the design.
    _name = 'vopt_verbose'
class FlagEnableKeepAssertionCountsForCoverage
    _name = 'assertcover'
class FlagDisableKeepAssertionCountsForCoverage
    _name = 'noassertcover'
class FlagEnableCoverage
    _name = 'coverage'
class FlagDisableCoverage
    _name = 'nocoverage'
class FlagEnablePSL
    _name = 'psl'
class FlagDisablePSL
    _name = 'nopsl'
class FlagEnableFSMDebugging
    _name = 'fsmdebug'
class FlagReportAsNote
    _name = 'note'
    _value = None
class FlagReportAsError
    _name = 'error'
    _value = None
class FlagReportAsWarning
```

```
_name = 'warning'
    _value = None
class FlagReportAsFatal
    _name = 'fatal'
    value = None
class FlagRelaxLanguageChecks
    _name = 'permissive'
class FlagForceLanguageChecks
    _name = 'pedanticerrors'
class SwitchTimeResolution
    Set simulation time resolution.
    name = 't'
    _value = None
class ArgLogFile
    _name = '1'
    value = None
class ArgKeepStdOut
    _name = 'keepstdout'
class ArgVHDLLibraryName
    _name = 'lib'
    _value = None
class ArgOnFinishMode
    _name = 'onfinish'
    _value = None
class SwitchTopLevel
    The top-level for simulation.
    _value = None
Parameters = [<class 'ToolChain.Mentor.ModelSim.VHDLSimulator.Executable'>, <class
    Specify all accepted command line arguments
Simulate()
    Start a simulation.
GetReader()
    True if errors or fatals errors were found while processing the output stream.
HasWarnings
    True if errors or fatals errors were found while processing the output stream.
```

```
Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end=\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
Functions
ToolChain.Mentor.ModelSim.VLibFilter(gen)
ToolChain.Mentor.ModelSim.VComFilter(gen)
ToolChain.Mentor.ModelSim.VSimFilter(gen)
ToolChain.Mentor.QuestaSim
Exceptions
   • QuestaSimException: Base class for all tool specific exceptions
Classes
   • Configuration: Base class for all tool Configuration classes.
exception ToolChain.Mentor.QuestaSim.QuestaSimException(message=")
     Inheritance
     Members
     ___init___(message=")
         Exception initializer
```

**Parameters** message (str) – The exception message.

```
___str___()
```

Returns the exception's message text.

#### args

class ToolChain.Mentor.QuestaSim.Configuration(host: Base.IHost)

#### Inheritance

#### **Members**

## vendor = 'Mentor'

The name of the tools vendor.

## \_toolName = 'Mentor QuestaSim'

The name of the tool.

## \_section = 'INSTALL.Mentor.QuestaSim'

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

# \_multiVersionSupport = True

Mentor QuestaSim supports multiple versions installed on the same system.

\_template = {'Linux': {'INSTALL.Mentor.QuestaSim': {'Version': '10.5c', 'Section'}

The template for the configuration sections represented as nested dictionaries.

### ConfigureForAll()

Configuration routine for Mentor Graphics ModelSim on all supported platforms.

- 1. Ask if ModelSim is installed.
- Pass → skip this configuration. Don't change existing settings.
- Yes  $\rightarrow$  collect installation information for ModelSim.
- No  $\rightarrow$  clear the ModelSim configuration section.
- 1. Ask for ModelSim's version.
- 2. Ask for ModelSim's edition (PE, PE student, SE 32-bit, SE 64-bit).
- 3. Ask for ModelSim's installation directory.

## \_CheckQuestaSimVersion(binPath, version)

## CheckDependency()

Check if general Mentor Graphics support is configured in PoC.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

## ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

```
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log(entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_CheckModelSimVersion (binPath, version)
```

Updates section with value from \_template and returns directory as Path object.

\_ConfigureBinaryDirectory()

\_ConfigureEdition (editions, defaultEdition)

#### \_ConfigureInstallationDirectory()

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

## \_ConfigureVersion()

If no version was configured before, then \_GetDefaultVersion is called. Asks for version and updates section. Returns version as string.

#### GetDefaultEdition()

Returns unresolved default edition (str) from template.

Overwrite this method in a sub-class for automatic search of editions.

### \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

```
_GetDefaultOptionValue(optionName)
```

```
_GetDefaultVersion()
```

Returns unresolved default version (str) from template.

Overwrite this method in a sub-class for automatic search of version.

```
_GetModelSimVersion(binPath)
```

```
_PrintAvailableEditions (editions, selectedEdition)
```

Print all available editions and return the selected index.

#### TestDefaultInstallPath(defaults)

Helper function for automatic search of installation directory.

```
_TryLog (*args, condition=True, **kwargs)
```

## **Exceptions**

• MentorException: Base class for all tool specific exceptions

## Classes

• Configuration: Configuration routines for Mentor Graphics as a vendor.

```
exception ToolChain.Mentor.MentorException(message=")
```

## **Inheritance**

### **Members**

```
__init__ (message=")
Exception initializer
```

**Parameters** message(str) – The exception message.

```
__str__()
```

Returns the exception's message text.

## args

## class ToolChain.Mentor.Configuration(host: Base.IHost)

Configuration routines for Mentor Graphics as a vendor.

This configuration provides a common installation directory setup for all Mentor Graphics tools installed on a system.

#### Inheritance

#### **Members**

#### \_vendor = 'Mentor'

The name of the tools vendor.

## \_section = 'INSTALL.Mentor'

The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.

\_template = {'ALL': {'INSTALL.ModelSim': {'SectionName': '', 'Version': '\${\${SectionName': '', 'Version': '\${\${SectionName': '', 'Version': '\${\$}{SectionName': '', 'Version': '}}

## \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

#### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

## ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

## ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

## ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

## Host

Return the hosting object.

## IsConfigured()

Return true if the configurations section is configured

## IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

## Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

```
LogDryRun (*args, condition=True, **kwargs)
```

**LogError** (\*args, condition=True, \*\*kwargs)

```
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
AskYes NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_GetDefaultOptionValue(optionName)
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
_TryLog(*args, condition=True, **kwargs)
_multiVersionSupport = False
```

## 14.7.10 ToolChain.PoC

# Classes

• Configuration: Base class for all tool Configuration classes.

class ToolChain.PoC.Configuration(host: Base.IHost)

## Inheritance

## **Members**

```
vendor = 'VLSI-EDA'
    The name of the tools vendor.
_toolName = 'PoC'
    The name of the tool.
_section = 'INSTALL.PoC'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.
_template = {'ALL': {'INSTALL.PoC': {'Version': '1.1.1', 'InstallationDirectory':
    The template for the configuration sections represented as nested dictionaries.
ConfigureForAll()
    Start a generic (platform independent) configuration procedure.
     Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
CheckDependency()
    Check if all vendor or tool dependencies are fulfilled to configure this tool.
ClearSection (writeWarnings=False)
     Clear the configuration section associated to this Configuration class.
ConfigureForDarwin()
    Start the configuration procedure for Darwin.
    This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin
     specific configuration routine.
ConfigureForLinux()
    Start the configuration procedure for Linux.
    This method is a wrapper for ConfigureForAll (). Overwrite this method to implement a Linux
     specific configuration routine.
ConfigureForWindows()
    Start the configuration procedure for Windows.
    This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
     dows specific configuration routine.
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
    Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
```

LogError (\*args, condition=True, \*\*kwargs)
LogFatal (\*args, condition=True, \*\*kwargs)
LogInfo (\*args, condition=True, \*\*kwargs)

```
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{\mathbf{Ask\_YesNoPass}}(question, indent=1)
     Ask a YES/no/pass question.
ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
ConfigureVersion()
     If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
_GetDefaultVersion()
     Returns unresolved default version (str) from template.
     Overwrite this method in a sub-class for automatic search of version.
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TestDefaultInstallPath(defaults)
     Helper function for automatic search of installation directory.
_TryLog (*args, condition=True, **kwargs)
```

```
_multiVersionSupport = False
```

# 14.7.11 ToolChain.Synopsys

## **Exceptions**

• SynopsysException: Base class for all tool specific exceptions

#### Classes

- Configuration: Configuration routines for Synopsys as a vendor.
- SynopsysDesignConstraintFile: Undocumented.

```
exception ToolChain.Synopsys.SynopsysException(message=")
```

#### **Inheritance**

## **Members**

```
__init__ (message=")
Exception initializer

Parameters message (str) - The exception message.
__str__ ()
Returns the exception's message text.
```

#### arg

```
class ToolChain.Synopsys.Configuration(host: Base.IHost)
```

Configuration routines for Synopsys as a vendor.

This configuration provides a common installation directory setup for all Synopsys tools installed on a system.

## Inheritance

#### **Members**

```
_vendor = 'Synopsys'
    The name of the tools vendor.
_section = 'INSTALL.Synopsys'
    The name of the configuration section. Pattern: INSTALL.Vendor.ToolName.
_template = {'Linux': {'INSTALL.Synopsys': {'InstallationDirectory':
        The template for the configuration sections represented as nested dictionaries.
```

## \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

## CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

## ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

'/opt/Synopa

### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Linux specific configuration routine.

## ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

#### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

### Log (entry, condition=True)

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose (\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

### Logger

Return the local logger instance.

PrepareOptions (writeWarnings=True)

PrepareSections (warningWasWritten, writeWarnings=True)

# ${\tt RunPostConfigurationTasks}\;(\;)$

Virtual method. Overwrite to execute post-configuration tasks.

# SectionName

Return the configuration's section name.

### State

Return the configuration state.

```
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _GetDefaultOptionValue(optionName)
     _PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
         Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _multiVersionSupport = False
class ToolChain.Synopsys.SynopsysDesignConstraintFile (file, project=None, file-
                                                                    Set=None)
     Inheritance
     Members
     _FileType = <FileTypes.SdcConstraintFile bits=0x1000 data=UNDEFINED>
     FileName
     FileSet
     FileType
     Open()
     Path
     Project
     ReadFile()
     _ReadContent()
14.7.12 ToolChain.Windows
Exceptions
```

• WindowsException: Base class for all tool specific exceptions

## Classes

• Cmd: Represent an executable.

```
exception ToolChain.Windows.WindowsException(message=")
```

```
Members
     ___init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     str ()
         Returns the exception's message text.
     args
class ToolChain.Windows.Cmd (platform, dryrun, logger=None)
     Inheritance
     Members
     class Executable
     class SwitchCommand
         _name = 'C'
     Parameters = [<class 'ToolChain.Windows.Cmd.Executable'>, <class 'ToolChain.Windows
     GetEnvironment (settingsFile=None)
     GetReader()
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     \textbf{LogNormal} \; (*args, condition = True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send(line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
```

14.7. ToolChain 465

\_POC\_BOUNDARY = '===== POC BOUNDARY ======'

```
_TryLog (*args, condition=True, **kwargs)
```

# 14.7.13 ToolChain.Xilinx

# **Submodules**

### ToolChain.Xilinx.ISE

# **Exceptions**

• ISEException: Base class for all tool specific exceptions

### Classes

- Configuration: Base class for all tool Configuration classes.
- *ISE*: Undocumented.
- Fuse: Represent an executable.
- ISESimulator: Represent an executable.
- *Xst*: Represent an executable.
- CoreGenerator: Represent an executable.
- ISEProject: Undocumented.
- ISEProjectFile: Undocumented.
- UserConstraintFile: Undocumented.

### **Functions**

- VhCompFilter(): Undocumented.
- FuseFilter(): Undocumented.
- $\bullet \ \textit{SimulatorFilter(): } Undocumented.$
- *XstFilter()*: Undocumented.
- CoreGeneratorFilter(): Undocumented.

```
exception ToolChain.Xilinx.ISE.ISEException(message=")
```

### **Inheritance**

## **Members**

#### **Members**

```
_vendor = 'Xilinx'
     The name of the tools vendor.
_toolName = 'Xilinx ISE'
     The name of the tool.
section = 'INSTALL.Xilinx.ISE'
     The name of the configuration section. Pattern: {\tt INSTALL.Vendor.ToolName.}
_multiVersionSupport = True
     Xilinx ISE supports multiple versions installed on the same system.
_template = {'Linux': {'INSTALL.Xilinx.ISE': {'Version': '14.7', 'SectionName':
     The template for the configuration sections represented as nested dictionaries.
CheckDependency()
     Check if general Xilinx support is configured in PoC.
ConfigureForAll()
     Start a generic (platform independent) configuration procedure.
     Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.
ClearSection (writeWarnings=False)
     Clear the configuration section associated to this Configuration class.
ConfigureForDarwin()
     Start the configuration procedure for Darwin.
     This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Darwin
     specific configuration routine.
ConfigureForLinux()
     Start the configuration procedure for Linux.
     This method is a wrapper for ConfigureForAll (). Overwrite this method to implement a Linux
     specific configuration routine.
ConfigureForWindows()
     Start the configuration procedure for Windows.
     This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Win-
     dows specific configuration routine.
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
```

14.7. ToolChain 467

LogDebug (\*args, condition=True, \*\*kwargs)
LogDryRun (\*args, condition=True, \*\*kwargs)
LogError (\*args, condition=True, \*\*kwargs)

```
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose(*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
    Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
    Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{\mathbf{Ask}}_{\mathbf{YesNoPass}} (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__CheckISEVersion(binPath)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
ConfigureVersion()
     If no version was configured before, then GetDefaultVersion is called. Asks for version and updates
     section. Returns version as string.
_GetDefaultEdition()
     Returns unresolved default edition (str) from template.
     Overwrite this method in a sub-class for automatic search of editions.
_GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
_GetDefaultVersion()
     Returns unresolved default version (str) from template.
```

Overwrite this method in a sub-class for automatic search of version.

```
_PrintAvailableEditions (editions, selectedEdition)
         Print all available editions and return the selected index.
    _TestDefaultInstallPath(defaults)
         Helper function for automatic search of installation directory.
    _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.ISE.ISE (platform, dryrun, binaryDirectoryPath, version, log-
                                   ger=None)
    Inheritance
    Members
    PreparseEnvironment (installationDirectory)
    GetVHDLCompiler()
    GetFuse()
    GetXst()
    GetCoreGenerator()
class ToolChain.Xilinx.ISE.Fuse (toolchain: ToolChain.ToolMixIn)
    Inheritance
    Members
    class Executable
    class FlagIncremental
         _name = 'incremental'
    class FlagRangeCheck
         _name = 'rangecheck'
    class SwitchMultiThreading
         _name = 'mt'
    class SwitchTimeResolution
         _name = 'timeprecision_vhdl'
    class SwitchProjectFile
         _name = 'prj'
    class SwitchOutputFile
         _{name} = 'o'
    class ArgTopLevel
    Parameters = [<class 'ToolChain.Xilinx.ISE.Fuse.Executable'>, <class 'ToolChain.Xil
```

```
Link()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     ReadUntilBoundary (indent=0)
     Send (line, end = '\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.ISE.ISESimulator(platform, dryrun, executablePath, environment,
                                                  logger=None)
     Inheritance
     Members
     class Executable
     class SwitchLogFile
         _{name} = 'log'
     class FlagGuiMode
         _name = 'gui'
     class SwitchTclBatchFile
```

```
_name = 'tclbatch'
     class SwitchWaveformFile
         name = 'view'
    Parameters = [<class 'ToolChain.Xilinx.ISE.ISESimulator.Executable'>, <class 'ToolCl
     Simulate()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
    HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
    Path
    ReadUntilBoundary (indent=0)
     Send (line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog(*args, condition=True, **kwargs)
class ToolChain.Xilinx.ISE.Xst (toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
     class SwitchIntStyle
         _name = 'intstyle'
```

```
class SwitchXstFile
         name = 'ifn'
     class SwitchReportFile
         _name = 'ofn'
     Parameters = [<class 'ToolChain.Xilinx.ISE.Xst.Executable'>, <class 'ToolChain.Xilin'
     Compile()
     GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
         Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal (*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     POC BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.ISE.CoreGenerator(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
```

```
class FlagRegenerate
                          _{name} = 'r'
              class SwitchProjectFile
                          _name = 'p'
              class SwitchBatchFile
                           name = 'b'
              Parameters = [<class 'ToolChain.Xilinx.ISE.CoreGenerator.Executable'>, <class 'ToolChain.Xilinx.ISE.CoreGene
              Generate()
              GetReader()
              HasErrors
                          True if errors or fatals errors were found while processing the output stream.
              HasWarnings
                          True if errors or fatals errors were found while processing the output stream.
              Log (entry, condition=True)
                          Write an entry to the local logger.
             LogDebug(*args, condition=True, **kwargs)
              LogDryRun (*args, condition=True, **kwargs)
              LogError (*args, condition=True, **kwargs)
              LogFatal (*args, condition=True, **kwargs)
              LogInfo(*args, condition=True, **kwargs)
              LogNormal(*args, condition=True, **kwargs)
              LogQuiet (*args, condition=True, **kwargs)
              LogVerbose (*args, condition=True, **kwargs)
              LogWarning(*args, condition=True, **kwargs)
              Logger
                          Return the local logger instance.
             Path
             ReadUntilBoundary (indent=0)
              Send(line, end='n')
              SendBoundary()
              StartProcess (parameterList)
              Terminate()
              _POC_BOUNDARY = '===== POC BOUNDARY ======'
              _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.ISE.ISEProject (name)
```

```
Members
                   AddExternalVHDLLibraries (library)
                   AddFile (file, fileSet=None)
                   AddFileSet (fileSet)
                   AddSourceFile (file, fileSet=None)
                   Board
                   CreateFileSet (name, setDefault=True)
                   DefaultFileSet
                   Device
                   Environment
                   ExternalVHDLLibraries
                   ExtractVHDLLibrariesFromVHDLSourceFiles()
                   FileSets
                   \textbf{Files} \ (file Type = < File Types (Text|ProjectFile|FileListFile|RulesFile|SourceFile|VHDLSourceFile|VerilogSourceFile|Pythonson (Text|ProjectFile|FileListFile|RulesFile|SourceFile|VHDLSourceFile|VerilogSourceFile|Pythonson (Text|ProjectFile|Pythonson (Text|Pythonson (Text|Pythons
                                                bits=0xFFFF>, fileSet=None)
                   GetVariables()
                   Name
                   RootDirectory
                   Tool
                   ToolChain
                   VHDLLibraries
                   VHDLVersion
                   pprint (indent=0)
class ToolChain.Xilinx.ISE.ISEProjectFile(file)
                   Inheritance
                    Members
                   FileName
                   FileSet
                   FileType
                   Open()
                   Path
```

\_FileType = <FileTypes.ProjectFile bits=0x0002 data=UNDEFINED>

Project
ReadFile()

ReadContent()

class ToolChain.Xilinx.ISE.UserConstraintFile (file, project=None, fileSet=None)

### Inheritance

```
Members
```

```
_FileType = <FileTypes.UcfConstraintFile bits=0x0400 data=UNDEFINED>
FileName
FileSet
FileType
Open()
Path
Project
ReadFile()
_ReadContent()
```

### **Functions**

```
ToolChain.Xilinx.ISE.VhCompFilter(gen)
ToolChain.Xilinx.ISE.FuseFilter(gen)
ToolChain.Xilinx.ISE.SimulatorFilter(gen)
ToolChain.Xilinx.ISE.XstFilter(gen)
ToolChain.Xilinx.ISE.CoreGeneratorFilter(gen)
```

## ToolChain.Xilinx.Vivado

### **Exceptions**

• VivadoException: Base class for all tool specific exceptions

# Classes

- Configuration: Base class for all tool Configuration classes.
- ToolMixIn: Undocumented.
- Vivado: Undocumented.
- XElab: Represent an executable.
- XSim: Represent an executable.
- Synth: Represent an executable.
- VivadoProject: Undocumented.
- VivadoProjectFile: Undocumented.
- XilinxDesignConstraintFile: Undocumented.

### **Functions**

- ElaborationFilter(): Undocumented.
- SimulatorFilter(): Undocumented.
- CompilerFilter(): Undocumented.

exception ToolChain.Xilinx.Vivado.VivadoException(message=")

#### **Members**

```
__init__ (message=")
Exception initializer
```

**Parameters** message (str) – The exception message.

```
str ()
```

Returns the exception's message text.

aras

class ToolChain.Xilinx.Vivado.Configuration(host: Base.IHost)

#### Inheritance

### **Members**

```
vendor = 'Xilinx'
```

The name of the tools vendor.

```
toolName = 'Xilinx Vivado'
```

The name of the tool.

```
_section = 'INSTALL.Xilinx.Vivado'
```

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

# \_multiVersionSupport = True

Xilinx Vivado supports multiple versions installed on the same system.

```
_template = {'Linux': {'INSTALL.Xilinx.Vivado': {'Version':
```

The template for the configuration sections represented as nested dictionaries.

### CheckDependency()

Check if general Xilinx support is configured in PoC.

# ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

# ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

## ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

'2016.3', 'SectionName

```
Host
     Return the hosting object.
IsConfigured()
     Return true if the configurations section is configured
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning (*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
PrepareVersionedSections (writeWarnings=False)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
State
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
AskYes NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_Ask_YesNoPass (question, indent=1)
     Ask a YES/no/pass question.
_Configuration__CheckVivadoVersion(binPath, version)
_ConfigureBinaryDirectory()
     Updates section with value from _template and returns directory as Path object.
_ConfigureEdition (editions, defaultEdition)
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
```

object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

```
_ConfigureVersion()
          If no version was configured before, then _GetDefaultVersion is called. Asks for version and updates
          section. Returns version as string.
     GetDefaultEdition()
          Returns unresolved default edition (str) from template.
          Overwrite this method in a sub-class for automatic search of editions.
     _GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _GetDefaultVersion()
          Returns unresolved default version (str) from template.
          Overwrite this method in a sub-class for automatic search of version.
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.Vivado.ToolMixIn (platform, dryrun, binaryDirectoryPath, ver-
                                                    sion, logger=None)
     Inheritance
     Members
class ToolChain.Xilinx.Vivado.Vivado (platform, dryrun, binaryDirectoryPath, version,
                                                logger=None)
     Inheritance
     Members
     PreparseEnvironment (installationDirectory)
     GetElaborator()
     GetSimulator()
     GetSynthesizer()
class ToolChain.Xilinx.Vivado.XElab (toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
          _value = None
```

```
class FlagRangeCheck
   _name = 'rangecheck'
   _value = None
class SwitchMultiThreading
   _name = 'mt'
   _value = None
class SwitchVerbose
   _name = 'verbose'
   _value = None
class SwitchDebug
   _name = 'debug'
   _value = None
class SwitchOptimization
   _pattern = '--{0}{1}'
   name = 'O'
   _value = None
class SwitchTimeResolution
   _name = 'timeprecision_vhdl'
   _value = None
class SwitchProjectFile
   _name = 'prj'
   _value = None
class SwitchLogFile
   _{name} = 'log'
   _value = None
class SwitchSnapshot
   _{name} = 's'
   _value = None
class ArgTopLevel
   _value = None
Parameters = [<class 'ToolChain.Xilinx.Vivado.XElab.Executable'>, <class 'ToolChain
Link()
```

```
GetReader()
     HasErrors
         True if errors or fatals errors were found while processing the output stream.
     HasWarnings
         True if errors or fatals errors were found while processing the output stream.
     Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning(*args, condition=True, **kwargs)
     Logger
         Return the local logger instance.
     Path
     ReadUntilBoundary (indent=0)
     Send (line, end='\n')
     SendBoundary()
     StartProcess (parameterList)
     Terminate()
     _POC_BOUNDARY = '===== POC BOUNDARY ======'
     _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.Vivado.XSim(toolchain: ToolChain.ToolMixIn)
     Inheritance
     Members
     class Executable
         _value = None
     class SwitchLogFile
         _name = '-log'
         _value = None
     class FlagGuiMode
         _name = '-gui'
```

```
_value = None
             class SwitchTclBatchFile
                          name = '-tclbatch'
                          _value = None
              class SwitchWaveformFile
                         name = '-view'
                         _value = None
             class SwitchSnapshot
                         _value = None
             Parameters = [<class 'ToolChain.Xilinx.Vivado.XSim.Executable'>, <class 'ToolChain.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xilinx.Xili
             Simulate()
             GetReader()
             HasErrors
                        True if errors or fatals errors were found while processing the output stream.
             HasWarnings
                         True if errors or fatals errors were found while processing the output stream.
             Log (entry, condition=True)
                         Write an entry to the local logger.
             \textbf{LogDebug} \ (*args, condition = True, **kwargs)
             LogDryRun (*args, condition=True, **kwargs)
             LogError (*args, condition=True, **kwargs)
             LogFatal (*args, condition=True, **kwargs)
             LogInfo(*args, condition=True, **kwargs)
             LogNormal (*args, condition=True, **kwargs)
             LogQuiet (*args, condition=True, **kwargs)
             LogVerbose (*args, condition=True, **kwargs)
             LogWarning(*args, condition=True, **kwargs)
             Logger
                         Return the local logger instance.
             Path
             ReadUntilBoundary (indent=0)
             Send (line, end='n')
             SendBoundary()
             StartProcess (parameterList)
             Terminate()
             _POC_BOUNDARY = '===== POC BOUNDARY ======'
             _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.Vivado.Synth (toolchain: ToolChain.ToolMixIn)
```

```
Members
class Executable
    _value = None
class SwitchLogFile
    _{name} = 'log'
    _value = None
class SwitchSourceFile
    name = 'source'
    _value = None
class SwitchMode
    _name = 'mode'
    _value = 'batch'
Parameters = [<class 'ToolChain.Xilinx.Vivado.Synth.Executable'>, <class 'ToolChain
Compile()
GetReader()
HasErrors
    True if errors or fatals errors were found while processing the output stream.
HasWarnings
    True if errors or fatals errors were found while processing the output stream.
Log (entry, condition=True)
    Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal(*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
```

Path

Return the local logger instance.

ReadUntilBoundary (indent=0)

Send (line, end='\n')

```
SendBoundary()
                      StartProcess (parameterList)
                      Terminate()
                      _POC_BOUNDARY = '===== POC BOUNDARY ======'
                      _TryLog (*args, condition=True, **kwargs)
class ToolChain.Xilinx.Vivado.VivadoProject(name)
                      Inheritance
                      Members
                     {\tt AddExternalVHDLLibraries}\ (library)
                     AddFile (file, fileSet=None)
                     AddFileSet (fileSet)
                     AddSourceFile (file, fileSet=None)
                      Board
                      CreateFileSet (name, setDefault=True)
                     DefaultFileSet
                      Device
                     Environment
                     ExternalVHDLLibraries
                     ExtractVHDLLibrariesFromVHDLSourceFiles()
                     FileSets
                     \textbf{Files} \ (\textit{fileType} = < \textit{FileTypes} \ (\textit{Text} | \textit{ProjectFile} | \textit{FileListFile} | \textit{RulesFile} | \textit{V} \textit{HDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \ (\textit{ProjectFile} | \textit{FileListFile} | \textit{FileListFile} | \textit{V} \textit{HDLSourceFile} | \textit{VerilogSourceFile} | \textit{Python.} \ (\textit{FileSourceFile} | \textit{V} \textit{HDLSourceFile} | \textit{V} \textit{HDLSourceF
                                                      bits=0xFFFF>, fileSet=None)
                      GetVariables()
                     Name
                     RootDirectory
                      Tool
                      ToolChain
                      VHDLLibraries
                      VHDLVersion
                     pprint (indent=0)
class ToolChain.Xilinx.Vivado.VivadoProjectFile (file)
                      Inheritance
                      Members
                      FileName
                     FileSet
                      FileType
```

```
Open()
    Path
    Project
    ReadFile()
    _FileType = <FileTypes.ProjectFile bits=0x0002 data=UNDEFINED>
    _ReadContent()
class ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile (file, project=None,
                                                                 fileSet=None)
    Inheritance
    Members
    _FileType = <FileTypes.XdcConstraintFile bits=0x0800 data=UNDEFINED>
    FileName
    FileSet
    FileType
    Open()
    Path
    Project
    ReadFile()
    _ReadContent()
Functions
ToolChain.Xilinx.Vivado.ElaborationFilter(gen)
ToolChain.Xilinx.Vivado.SimulatorFilter(gen)
ToolChain.Xilinx.Vivado.CompilerFilter(gen)
Exceptions
   • XilinxException: Base class for all tool specific exceptions
Classes
   • Configuration: Configuration routines for Xilinx as a vendor.
   • XilinxProjectExportMixIn: Undocumented.
exception ToolChain.Xilinx.XilinxException(message=")
    Inheritance
    Members
    ___init___(message=")
        Exception initializer
            Parameters message (str) – The exception message.
     __str__()
        Returns the exception's message text.
```

#### args

### class ToolChain.Xilinx.Configuration(host: Base.IHost)

Configuration routines for Xilinx as a vendor.

This configuration provides a common installation directory setup for all Xilinx tools installed on a system.

### Inheritance

#### **Members**

### vendor = 'Xilinx'

The name of the tools vendor.

### \_section = 'INSTALL.Xilinx'

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

\_template = {'Linux': {'INSTALL.Xilinx': {'InstallationDirectory': '/opt/Xilinx'}

The template for the configuration sections represented as nested dictionaries.

## \_GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

### ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

#### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

# ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

## classmethod GetSections(platform)

Return all section names for this configuration.

### Host

Return the hosting object.

### IsConfigured()

Return true if the configurations section is configured

### IsSupportedPlatform()

Return true if the given platform is supported by this configuration routine.

```
Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     PrepareOptions (writeWarnings=True)
     PrepareSections (warningWasWritten, writeWarnings=True)
     RunPostConfigurationTasks()
          Virtual method. Overwrite to execute post-configuration tasks.
     SectionName
          Return the configuration's section name.
          Return the configuration state.
     _Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _{\mathtt{Ask\_YesNoPass}}(question, indent=1)
          Ask a YES/no/pass question.
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _GetDefaultOptionValue(optionName)
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog (*args, condition=True, **kwargs)
     _multiVersionSupport = False
class ToolChain.Xilinx.XilinxProjectExportMixIn
```

### **Members**

```
_GenerateXilinxProjectFileContent (tool, vhdlVersion=93)
_WriteXilinxProjectFile (projectFilePath, tool, vhdlVersion=93)
```

# **Exceptions**

- ToolChainException: Base class for all tool specific exceptions
- ConfigurationException: ConfigurationException is raise while running configuration or database
- SkipConfigurationException: SkipConfigurationException is a ConfigurationException,

#### Classes

- *ConfigurationState*: Describes the configuration state of a tool or vendor.
- ChangeState: Describes if a configuration was changed.
- ToolMixIn: Undocumented.
- AskMixIn: Undocumented.
- Configuration: Base class for all Configuration classes.
- VendorConfiguration: Base class for all vendor Configuration classes.
- ToolConfiguration: Base class for all tool Configuration classes.
- EditionDescription: EditionDescription(Name, Section)
- Edition: An enumeration.
- ToolSelector: Base class for all Selector classes.
- Configurator: A instance of this class controls the interactive configuration process.

```
exception ToolChain.ToolChainException (message=")
```

Base class for all tool specific exceptions

## **Inheritance**

## **Members**

```
__init__ (message=")
    Exception initializer

    Parameters message (str) - The exception message.

__str__()
    Returns the exception's message text.

args
```

```
exception ToolChain.ConfigurationException(message=")
```

ConfigurationException is raise while running configuration or database tasks in PoC

# Inheritance

# **Members**

```
___init___ (message=")
Exception initializer
```

```
Parameters message(str) – The exception message.
     ___str___()
         Returns the exception's message text.
     args
exception ToolChain.SkipConfigurationException(message=")
     SkipConfigurationException is a ConfigurationException, which can be skipped.
     Inheritance
     Members
     __init___(message=")
         Exception initializer
             Parameters message (str) – The exception message.
     __str__()
         Returns the exception's message text.
     args
class ToolChain.ConfigurationState
    Describes the configuration state of a tool or vendor.
     Inheritance
     Members
     Unconfigured = 0
     Configured = 1
class ToolChain.ChangeState
    Describes if a configuration was changed.
     Inheritance
     Members
    Unchanged = 0
    Changed = 1
class ToolChain.ToolMixIn (platform, dryrun, binaryDirectoryPath, version, logger=None)
     Inheritance
     Members
class ToolChain.AskMixIn
```

{}}, 'Linux

### Inheritance

#### **Members**

```
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _Ask_YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
class ToolChain.Configuration(host: Base.IHost)
     Base class for all Configuration classes.
     Inheritance
     Members
     _vendor = 'Unknown'
          The name of the tools vendor.
     _section = 'INSTALL.Name'
          The name of the configuration section. Pattern: INSTALL.Tool.
     _multiVersionSupport = False
          True if a tool supports multiple versions installed on the same system.
     _template = {'ALL': {'INSTALL.Name':
                                                       {}}, 'Darwin':
                                                                              { 'INSTALL.Name':
          The template for the configuration sections represented as nested dictionaries.
     Host
          Return the hosting object.
     State
          Return the configuration state.
     SectionName
          Return the configuration's section name.
     IsSupportedPlatform()
          Return true if the given platform is supported by this configuration routine.
     IsConfigured()
          Return true if the configurations section is configured
     CheckDependency()
          Check if all vendor or tool dependencies are fulfilled to configure this tool.
     classmethod GetSections(platform)
          Return all section names for this configuration.
     PrepareSections (warningWasWritten, writeWarnings=True)
     ClearSection (writeWarnings=False)
          Clear the configuration section associated to this Configuration class.
     PrepareOptions (writeWarnings=True)
     ConfigureForDarwin()
```

14.7. ToolChain 489

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

# ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for ConfigureForAll(). Overwrite this method to implement a Windows specific configuration routine.

# ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

### \_AskInstalled(question)

Ask a Yes/No/Pass question.

### \_ConfigureInstallationDirectory()

Asks for installation directory and updates section. Checks if entered directory exists and returns Path object. If no installation directory was configured before, then \_GetDefaultInstallationDir is called.

### GetDefaultInstallationDirectory()

Return unresolved default installation directory (str) from template.

Overwrite function in sub-class for automatic search of installation directory.

```
_GetDefaultOptionValue(optionName)
```

## \_TestDefaultInstallPath(defaults)

Helper function for automatic search of installation directory.

# RunPostConfigurationTasks()

Virtual method. Overwrite to execute post-configuration tasks.

```
Log (entry, condition=True)
```

Write an entry to the local logger.

```
LogDebug (*args, condition=True, **kwargs)
```

LogDryRun (\*args, condition=True, \*\*kwargs)

LogError (\*args, condition=True, \*\*kwargs)

LogFatal (\*args, condition=True, \*\*kwargs)

LogInfo(\*args, condition=True, \*\*kwargs)

LogNormal (\*args, condition=True, \*\*kwargs)

LogQuiet (\*args, condition=True, \*\*kwargs)

LogVerbose (\*args, condition=True, \*\*kwargs)

LogWarning(\*args, condition=True, \*\*kwargs)

### Logger

Return the local logger instance.

**\_Ask** (question, default, beforeDefault=", afterDefault=", indent=1)

# \_AskYes\_NoPass (question, indent=1)

Ask a yes/NO/pass question.

# $_{\mathbf{Ask\_YesNoPass}}(question, indent=1)$

Ask a YES/no/pass question.

### \_PrintAvailableEditions (editions, selectedEdition)

Print all available editions and return the selected index.

```
_TryLog(*args, condition=True, **kwargs)
```

### class ToolChain.VendorConfiguration (host: Base.IHost)

Base class for all vendor Configuration classes.

### Inheritance

### **Members**

### section = 'INSTALL.Vendor.Tool'

The name of the configuration section. Pattern: INSTALL. Vendor.

\_template = {'Darwin': {'INSTALL.Vendor.Tool': {'InstallationDirectory': '/opt/Vendor.Tool': {'InstallationDirectory: '/opt/Vendor.Tool': {'InstallationDirectory: '/opt/Vendor.Tool': {'InstallationDirectory: '/opt/Vendor.Tool': {'InstallationDirectory:

### IsConfigured()

Return true if the vendor represented by this Configuration class is configured in PoC.

Inherited method IsConfigured() from class Configuration.

### ConfigureForAll()

Start a generic (platform independent) vendor configuration procedure.

This method configures a vendor path. Overwrite this method to implement a vendor specific configuration routine for a vendor Configuration class.

### CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

# ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

# ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

### ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

# classmethod GetSections(platform)

Return all section names for this configuration.

### Host

Return the hosting object.

# ${\tt IsSupportedPlatform}\,(\,)$

Return true if the given platform is supported by this configuration routine.

### Log (entry, condition=True)

Write an entry to the local logger.

LogDebug (\*args, condition=True, \*\*kwargs)

```
LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose(*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     PrepareOptions (writeWarnings=True)
     PrepareSections (warningWasWritten, writeWarnings=True)
     RunPostConfigurationTasks()
          Virtual method. Overwrite to execute post-configuration tasks.
     SectionName
          Return the configuration's section name.
     State
          Return the configuration state.
     _Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     AskInstalled(question)
          Ask a Yes/No/Pass question.
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     _{\mathtt{Ask\_YesNoPass}}(question, indent=1)
          Ask a YES/no/pass question.
     _ConfigureInstallationDirectory()
          Asks for installation directory and updates section. Checks if entered directory exists and returns Path
          object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
     _GetDefaultInstallationDirectory()
          Return unresolved default installation directory (str) from template.
          Overwrite function in sub-class for automatic search of installation directory.
     _GetDefaultOptionValue(optionName)
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _multiVersionSupport = False
     vendor = 'Unknown'
class ToolChain.ToolConfiguration(host: Base.IHost)
     Base class for all tool Configuration classes.
```

#### **Members**

```
_section = 'INSTALL.Vendor.Tool'
```

The name of the configuration section. Pattern: INSTALL. Vendor. ToolName.

# \_toolName = 'Tool'

The name of the tool.

\_template = {'ALL': {'INSTALL.Vendor.Tool': {'Version': '1.0'}}, 'Darwin': {'INS'}

The template for the configuration section represented as nested dictionaries.

### IsConfigured()

Return true if the tool represented by this Configuration class is configured in PoC.

Inherited method IsConfigured() from class Configuration.

### ConfigureVersion()

If no version was configured before, then \_GetDefaultVersion is called. Asks for version and updates section. Returns version as string.

### GetDefaultVersion()

Returns unresolved default version (str) from template.

Overwrite this method in a sub-class for automatic search of version.

### \_ConfigureEdition (editions, defaultEdition)

### GetDefaultEdition()

Returns unresolved default edition (str) from template.

Overwrite this method in a sub-class for automatic search of editions.

### \_ConfigureBinaryDirectory()

Updates section with value from \_template and returns directory as Path object.

### PrepareVersionedSections (writeWarnings=False)

# CheckDependency()

Check if all vendor or tool dependencies are fulfilled to configure this tool.

# ClearSection (writeWarnings=False)

Clear the configuration section associated to this Configuration class.

# ConfigureForAll()

Start a generic (platform independent) configuration procedure.

Overwrite this method to implement a generic configuration routine for a (tool) Configuration class.

## ConfigureForDarwin()

Start the configuration procedure for Darwin.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Darwin specific configuration routine.

### ConfigureForLinux()

Start the configuration procedure for Linux.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Linux specific configuration routine.

# ConfigureForWindows()

Start the configuration procedure for Windows.

This method is a wrapper for <code>ConfigureForAll()</code>. Overwrite this method to implement a Windows specific configuration routine.

```
classmethod GetSections(platform)
     Return all section names for this configuration.
Host
     Return the hosting object.
IsSupportedPlatform()
     Return true if the given platform is supported by this configuration routine.
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
PrepareOptions (writeWarnings=True)
PrepareSections (warningWasWritten, writeWarnings=True)
RunPostConfigurationTasks()
     Virtual method. Overwrite to execute post-configuration tasks.
SectionName
     Return the configuration's section name.
     Return the configuration state.
_Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskInstalled(question)
     Ask a Yes/No/Pass question.
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{f Ask\_YesNoPass} (question, indent=1)
     Ask a YES/no/pass question.
_ConfigureInstallationDirectory()
     Asks for installation directory and updates section. Checks if entered directory exists and returns Path
     object. If no installation directory was configured before, then _GetDefaultInstallationDir is called.
_GetDefaultInstallationDirectory()
     Return unresolved default installation directory (str) from template.
     Overwrite function in sub-class for automatic search of installation directory.
_GetDefaultOptionValue(optionName)
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
```

```
_TestDefaultInstallPath(defaults)
          Helper function for automatic search of installation directory.
     _TryLog(*args, condition=True, **kwargs)
     _multiVersionSupport = False
     _vendor = 'Unknown'
class ToolChain.EditionDescription (Name, Section)
     Inheritance
     Members
     Name
          Alias for field number 0
     Section
          Alias for field number 1
     _asdict()
          Return a new OrderedDict which maps field names to their values.
     _fields = ('Name', 'Section')
     classmethod _make(iterable, new=<built-in method _new_ of type object>, len=<built-in
                            function len>)
          Make a new EditionDescription object from a sequence or iterable
     _replace(**kwds)
          Return a new EditionDescription object replacing specified fields with new values
     _source = "from builtins import property as _property, tuple as _tuple\nfrom operate
     count (value) \rightarrow integer – return number of occurrences of value
     index (value, start, stop)) \rightarrow integer – return first index of value.
          Raises ValueError if the value is not present.
class ToolChain.Edition(name, section)
     An enumeration.
     Inheritance
     Members
class ToolChain.ToolSelector(host: Base.IHost)
     Base class for all Selector classes.
     Inheritance
     Members
     _toolName = ''
     ToolName
     _GetConfiguredEditions(editions)
          Return all configured editions.
     _AskSelection (editions, defaultEdition)
```

```
Log (entry, condition=True)
          Write an entry to the local logger.
     LogDebug (*args, condition=True, **kwargs)
     LogDryRun (*args, condition=True, **kwargs)
     LogError (*args, condition=True, **kwargs)
     LogFatal (*args, condition=True, **kwargs)
     LogInfo(*args, condition=True, **kwargs)
     LogNormal(*args, condition=True, **kwargs)
     LogQuiet (*args, condition=True, **kwargs)
     LogVerbose (*args, condition=True, **kwargs)
     LogWarning (*args, condition=True, **kwargs)
     Logger
          Return the local logger instance.
     _Ask (question, default, beforeDefault=", afterDefault=", indent=1)
     _AskYes_NoPass (question, indent=1)
          Ask a yes/NO/pass question.
     Ask YesNoPass (question, indent=1)
          Ask a YES/no/pass question.
     _PrintAvailableEditions (editions, selectedEdition)
          Print all available editions and return the selected index.
     _TryLog(*args, condition=True, **kwargs)
class ToolChain.Configurator(host: Base.IHost)
     A instance of this class controls the interactive configuration process.
     Inheritance
     Members
     ConfigureAll()
          Select all tool chains for configuration
     ConfigureTool (toolChain)
          Select tool chains for configuration.
     InitializeConfiguration()
          Initialize PoC's configuration with empty sections.
          The list of sections is gathered from all enabled configurators' _template fields.
     UpdateConfiguration()
          Update an existing configuration e.g. after a PoC update.
     ConfigureTools (configurators)
          Run the configuration routines for a list of configurators
     _ConfigurationLoop(configurator)
          Retry to configure a vendor or tool until it succeeds or the user presses P to pass a configuration step.
          A :py:exec:'KeyboardInterrupt' should be handled in a calling method.
     ConfigureDefaultTools()
     _ConfigureDefaultTools()
```

```
Write a header containing general information about the configuration and list allowed input values
     for yes/no/pass questions.
AskConfigureDefaultTools()
     Ask if default tools should be configured now.
Relocated()
Log (entry, condition=True)
     Write an entry to the local logger.
LogDebug (*args, condition=True, **kwargs)
LogDryRun (*args, condition=True, **kwargs)
LogError (*args, condition=True, **kwargs)
LogFatal (*args, condition=True, **kwargs)
LogInfo(*args, condition=True, **kwargs)
LogNormal (*args, condition=True, **kwargs)
LogQuiet (*args, condition=True, **kwargs)
LogVerbose (*args, condition=True, **kwargs)
LogWarning(*args, condition=True, **kwargs)
Logger
     Return the local logger instance.
Ask (question, default, beforeDefault=", afterDefault=", indent=1)
_AskYes_NoPass (question, indent=1)
     Ask a yes/NO/pass question.
_{\mathbf{Ask}}_{\mathbf{YesNoPass}} (question, indent=1)
     Ask a YES/no/pass question.
_PrintAvailableEditions (editions, selectedEdition)
     Print all available editions and return the selected index.
_TryLog (*args, condition=True, **kwargs)
```

\_WriteConfigurationHeader()

# 14.8 lib

# Submodules

# 14.8.1 lib.CodeDOM

### Classes

- CodeDOMMeta: type(object\_or\_name, bases, dict)
- CodeDOMObject: Undocumented.
- Expression: Undocumented.
- UnaryExpression: Undocumented.
- NotExpression: Undocumented.
- BinaryExpression: Undocumented.
- LogicalExpression: Undocumented.
- CompareExpression: Undocumented.

14.8. lib 497

- EqualExpression: Undocumented.
- UnequalExpression: Undocumented.
- LessThanExpression: Undocumented.
- LessThanEqualExpression: Undocumented.
- GreaterThanExpression: Undocumented.
- GreaterThanEqualExpression: Undocumented.
- AndExpression: Undocumented.
- OrExpression: Undocumented.
- XorExpression: Undocumented.
- InExpression: Undocumented.
- NotInExpression: Undocumented.
- Function: Undocumented.
- ListElement: Undocumented.
- Literal: Undocumented.
- StringLiteral: Undocumented.
- IntegerLiteral: Undocumented.
- Identifier: Undocumented.
- Statement: Undocumented.
- BlockStatement: Undocumented.
- ConditionalBlockStatement: Undocumented.
- EmptyLine: Undocumented.
- CommentLine: Undocumented.
- BlockedStatement: Undocumented.
- ExpressionChoice: Undocumented.

# class lib.CodeDOM.CodeDOMMeta

# Inheritance

# Members

```
parse()
static GetChoiceParser()
static GetRepeatParser(generator)
mro() → list
    return a type's method resolution order
```

class lib.CodeDOM.CodeDOMObject

# **Inheritance Members** classmethod Parse(string, printChar) class lib.CodeDOM.Expression Inheritance **Members** classmethod Parse(string, printChar) class lib.CodeDOM.UnaryExpression(child) **Inheritance Members** Child classmethod Parse(string, printChar) class lib.CodeDOM.NotExpression(child) Inheritance **Members** classmethod GetParser() Child classmethod Parse(string, printChar) class lib.CodeDOM.BinaryExpression(leftChild, rightChild) Inheritance **Members** LeftChild RightChild classmethod GetParser() classmethod Parse(string, printChar)

class lib.CodeDOM.LogicalExpression(leftChild, rightChild)

```
Inheritance
    Members
    classmethod GetParser()
    LeftChild
    classmethod Parse (string, printChar)
    RightChild
class lib.CodeDOM.CompareExpression(leftChild, rightChild)
    Inheritance
    Members
    classmethod GetParser()
    LeftChild
    classmethod Parse(string, printChar)
    RightChild
class lib.CodeDOM.EqualExpression(leftChild, rightChild)
    Inheritance
    Members
    classmethod GetParser()
    LeftChild
    classmethod Parse(string, printChar)
    RightChild
class lib.CodeDOM.UnequalExpression(leftChild, rightChild)
    Inheritance
    Members
    classmethod GetParser()
    LeftChild
    classmethod Parse(string, printChar)
    RightChild
```

class lib.CodeDOM.LessThanExpression(leftChild, rightChild)

# Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse (string, printChar) RightChild class lib.CodeDOM.LessThanEqualExpression(leftChild, rightChild) Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild class lib.CodeDOM.GreaterThanExpression(leftChild, rightChild) Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild $\verb|class lib.CodeDOM.GreaterThanEqualExpression| (\textit{leftChild}, \textit{rightChild})|$ Inheritance **Members** classmethod GetParser()

LeftChild

RightChild

classmethod Parse(string, printChar)

class lib.CodeDOM.AndExpression(leftChild, rightChild)

# Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild class lib.CodeDOM.OrExpression(leftChild, rightChild) Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild class lib.CodeDOM.XorExpression(leftChild, rightChild) Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild class lib.CodeDOM.InExpression(leftChild, rightChild) Inheritance **Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar)

class lib.CodeDOM.NotInExpression(leftChild, rightChild)

RightChild

# **Inheritance Members** classmethod GetParser() LeftChild classmethod Parse(string, printChar) RightChild class lib.CodeDOM.Function Inheritance **Members** classmethod Parse(string, printChar) class lib.CodeDOM.ListElement Inheritance **Members** classmethod GetParser() classmethod Parse(string, printChar) class lib.CodeDOM.Literal Inheritance **Members** classmethod Parse(string, printChar) class lib.CodeDOM.StringLiteral(value) Inheritance **Members** Value classmethod GetParser()

classmethod Parse(string, printChar)
class lib.CodeDOM.IntegerLiteral(value)

```
Inheritance
    Members
    Value
    classmethod GetParser()
    classmethod Parse(string, printChar)
class lib.CodeDOM.Identifier(name)
    Inheritance
    Members
    Name
    classmethod GetParser()
    classmethod Parse(string, printChar)
class lib.CodeDOM.Statement(commentText=")
    Inheritance
    Members
    CommentText
    classmethod Parse(string, printChar)
class lib.CodeDOM.BlockStatement(commentText=")
    Inheritance
    Members
    AddStatement (stmt)
    Statements
    CommentText
    classmethod Parse(string, printChar)
class lib.CodeDOM.ConditionalBlockStatement(expression, commentText=")
    Inheritance
    Members
    Expression
    AddStatement (stmt)
    CommentText
    classmethod Parse(string, printChar)
```

```
Statements
class lib.CodeDOM.EmptyLine
    Inheritance
    Members
    classmethod GetParser()
    classmethod Parse(string, printChar)
class lib.CodeDOM.CommentLine(commentText)
    Inheritance
    Members
    Text
    classmethod GetParser()
    classmethod Parse(string, printChar)
class lib.CodeDOM.BlockedStatement
    Inheritance
    Members
    _allowedStatements = []
    classmethod AddChoice(value)
    classmethod GetParser()
    \verb|classmethod| | Parse| (string, printChar)
class lib.CodeDOM.ExpressionChoice
    Inheritance
    Members
    _allowedExpressions = []
    classmethod AddChoice(value)
    classmethod GetParser()
    classmethod Parse (string, printChar)
```

## 14.8.2 lib.Decorators

#### Classes

- MethodAlias: MethodAlias creates a local method, which is an alias to another method
- *ILazyLoadable*: Undocumented.

```
• LazyLoadTrigger: Undocumented.
   • CachedReadOnlyProperty: Undocumented.
class lib.Decorators.MethodAlias(method)
    MethodAlias creates a local method, which is an alias to another method local or inherited method.
     Inheritance
     Members
     __init__ (method)
         Initialize self. See help(type(self)) for accurate signature.
     __call__(func)
         Call self as a function.
class lib.Decorators.ILazyLoadable
     Inheritance
     Members
     _LazyLoadable_Load()
     LazyLoadable_IsLoaded
class lib.Decorators.LazyLoadTrigger(func)
     Inheritance
     Members
class lib.Decorators.CachedReadOnlyProperty(func)
     Inheritance
     Members
14.8.3 lib.ExtendedConfigParser
   • ExtendedSectionProxy: A proxy for a single section from a parser.
   • ExtendedInterpolation: Dummy interpolation that passes the value through with no changes.
   • ExtendedConfigParser: ConfigParser implementing interpolation.
```

## Classes

```
class lib.ExtendedConfigParser.ExtendedSectionProxy(parser, name)
```

#### Inheritance

## **Members**

```
_MutableMapping__marker = <object object>
```

```
_abc_cache = <_weakrefset.WeakSet object>
     _abc_negative_cache = <_weakrefset.WeakSet object>
     _abc_negative_cache_version = 42
     _abc_registry = <_weakrefset.WeakSet object>
     options()
     clear() \rightarrow None. Remove all items from D.
     get (option, fallback=None, *, raw=False, vars=None, _impl=None, **kwargs)
          Get an option value.
          Unless fallback is provided, None will be returned if the option is not found.
     items () \rightarrow a set-like object providing a view on D's items
     keys () \rightarrow a set-like object providing a view on D's keys
     name
     parser
     pop (k \mid d \mid) \rightarrow v, remove specified key and return the corresponding value.
          If key is not found, d is returned if given, otherwise KeyError is raised.
     popitem() \rightarrow (k, v), remove and return some (key, value) pair
          as a 2-tuple; but raise KeyError if D is empty.
      setdefault (k[,d]) \rightarrow D.get(k,d), also set D[k]=d if k not in D
     update ([E], **F) \rightarrow None. Update D from mapping/iterable E and F.
          If E present and has a .keys() method, does: for k in E: D[k] = E[k] If E present and lacks .keys()
          method, does: for (k, v) in E: D[k] = v In either case, this is followed by: for k, v in F. items(): D[k] = v
     values () \rightarrow an object providing a view on D's values
class lib.ExtendedConfigParser.ExtendedInterpolation
     Inheritance
      Members
     _KEYCRE = re.compile('\\$\\{(?P<ref>[^}]+)\\}')
     _KEYCRE2 = re.compile('\\$\\[(?P<ref>[^\\]]+)\\}')
     clear_cache()
     before_get (parser, section, option, value, defaults)
     before_set (parser, section, option, value)
     interpolate (parser, section, option, value, _, depth=0)
      static GetSpecial(option, path)
     GetValue (parser, section, option, path)
     GetCached (section, option)
     UpdateCache (section, option, value)
     before_read (parser, section, option, value)
     before_write (parser, section, option, value)
```

```
class lib.ExtendedConfigParser.ExtendedConfigParser (defaults=None, dict_type=<class 'collections.OrderedDict'>, allow_no_value=False, *, delimiters=('e', ':'), comment_prefixes=('\frac{\pi}{\pi}, ';'), inline_comment_prefixes=None, strict=True, empty_lines_in_values=True, default_section='DEFAULT', interpolation=<object object>, converters=<object object>)
```

#### Inheritance

#### **Members**

```
_DEFAULT_INTERPOLATION = <lib.ExtendedConfigParser.ExtendedInterpolation object>
BOOLEAN_STATES = {'0': False, '1': True, 'false': False, 'no': False, 'off': False, 'no': False, 'off': False, 'no': False, 'off': False, 'no': Fals
NONSPACECRE = re.compile('\\S')
OPTCRE = re.compile('\n (?P<option>.*?) # very permissive!\n \\s*(?P<vi>=|:)\\s* # a
OPTCRE_NV = re.compile('\n (?P<option>.*?) # very permissive!\n \\s*(?: # any number
SECTCRE = re.compile('\n \\[ # [\n (?P<header>[^]]+) # very permissive!\n \\] # ]\n
_MutableMapping__marker = <object object>
_OPT_NV_TMPL = '\n (?P<option>.*?) # very permissive!\n \\s*(?: # any number of spanning
_OPT_TMPL = '\n (?P<option>.*?) # very permissive!\n \\s*(?P<vi>{delim})\\s* # any n
_SECT_TMPL = '\n \\[ # [\n (?P<header>[^]]+) # very permissive!\n \\] # ]\n '
_abc_cache = <_weakrefset.WeakSet object>
_abc_negative_cache = <_weakrefset.WeakSet object>
_abc_negative_cache_version = 42
_abc_registry = <_weakrefset.WeakSet object>
_convert_to_boolean(value)
          Return a boolean value translating from other types if necessary.
_get (section, conv, option, **kwargs)
__get__conv (section, option, conv, *, raw=False, vars=None, fallback=<object object>, **kwargs)
_handle_error(exc, fpname, lineno, line)
_join_multiline_values()
_read (fp, fpname)
         Parse a sectioned configuration file.
         Each section in a configuration file contains a header, indicated by a name in square brackets ('[']'),
         plus key/value options, indicated by 'name' and 'value' delimited with a specific substring ('=' or ':'
```

Values can span multiple lines, as long as they are indented deeper than the first line of the value.

by default).

Configuration files may include comments, prefixed by specific characters ('#' and ';' by default). Comments may appear on their own in an otherwise empty line or may be entered in lines holding values or section names.

```
_validate_value_types (*, section=", option=", value=")
```

Raises a TypeError for non-string values.

The only legal non-string value if we allow valueless options is None, so we need to check if the value is a string if: - we do not allow valueless options, or - we allow valueless options but the value is not None

For compatibility reasons this method is not used in classic set() for RawConfigParsers. It is invoked in every case for mapping protocol access and in ConfigParser.set().

**\_write\_section** (fp, section\_name, section\_items, delimiter)

Write a single section to the specified 'fp'.

#### add\_section (section)

Create a new section in the configuration. Extends RawConfigParser.add\_section by validating if the section name is a string.

**clear**()  $\rightarrow$  None. Remove all items from D.

#### converters

#### defaults()

```
get (section, option, *, raw=False, vars=None, fallback=<object object>)
```

Get an option value for a given section.

If 'vars' is provided, it must be a dictionary. The option is looked up in 'vars' (if provided), 'section', and in 'DEFAULTSECT' in that order. If the key is not found and 'fallback' is provided, it is used as a fallback value. 'None' can be provided as a 'fallback' value.

If interpolation is enabled and the optional argument 'raw' is False, all interpolations are expanded in the return values.

Arguments 'raw', 'vars', and 'fallback' are keyword only.

The section DEFAULT is special.

```
getboolean (section, option, *, raw=False, vars=None, fallback=<object object>, **kwargs)
```

```
getfloat (section, option, *, raw=False, vars=None, fallback=<object object>, **kwargs)
```

```
getint (section, option, *, raw=False, vars=None, fallback=<object object>, **kwargs)
```

#### has\_section(section)

Indicate whether the named section is present in the configuration.

The DEFAULT section is not acknowledged.

```
items (section=<object object>, raw=False, vars=None)
```

Return a list of (name, value) tuples for each option in a section.

All % interpolations are expanded in the return values, based on the defaults passed into the constructor, unless the optional argument 'raw' is true. Additional substitutions may be provided using the 'vars' argument, which must be a dictionary whose contents overrides any pre-existing defaults.

The section DEFAULT is special.

**keys** ()  $\rightarrow$  a set-like object providing a view on D's keys

#### options (section)

Return a list of option names for the given section name.

## optionxform(optionstr)

**pop**  $(k[,d]) \rightarrow v$ , remove specified key and return the corresponding value.

If key is not found, d is returned if given, otherwise KeyError is raised.

```
popitem()
```

Remove a section from the parser and return it as a (section\_name, section\_proxy) tuple. If no section is present, raise KeyError.

The section DEFAULT is never returned because it cannot be removed.

```
read (filenames, encoding=None)
```

Read and parse a filename or a list of filenames.

Files that cannot be opened are silently ignored; this is designed so that you can specify a list of potential configuration file locations (e.g. current directory, user's home directory, systemwide directory), and all existing configuration files in the list will be read. A single filename may also be given.

Return list of successfully read files.

```
read_dict (dictionary, source='<dict>')
```

Read configuration from a dictionary.

Keys are section names, values are dictionaries with keys and values that should be present in the section. If the used dictionary type preserves order, sections and their keys will be added in order.

All types held in the dictionary are converted to strings during reading, including section names, option names and keys.

Optional second argument is the 'source' specifying the name of the dictionary being read.

```
read file (f, source=None)
```

Like read() but the argument must be a file-like object.

The 'f' argument must be iterable, returning one line at a time. Optional second argument is the 'source' specifying the name of the file being read. If not given, it is taken from f.name. If 'f' has no 'name' attribute, '<???'>' is used.

```
read_string (string, source='<string>')
```

Read configuration from a given string.

```
readfp (fp, filename=None)
```

Deprecated, use read\_file instead.

```
remove_option(section, option)
```

Remove an option.

```
remove_section (section)
```

Remove a file section.

```
sections()
```

Return a list of section names, excluding [DEFAULT]

```
set (section, option, value=None)
```

Set an option. Extends RawConfigParser.set by validating type and interpolation syntax on the value.

```
setdefault (k[,d]) \rightarrow D.get(k,d), also set D[k]=d if k not in D
```

```
update ([E], **F) \rightarrow None. Update D from mapping/iterable E and F.
```

If E present and has a .keys() method, does: for k in E: D[k] = E[k] If E present and lacks .keys() method, does: for (k, v) in E: D[k] = v In either case, this is followed by: for k, v in F.items(): D[k] = v

**values** ()  $\rightarrow$  an object providing a view on D's values

```
write (fp, space_around_delimiters=True)
```

Write an .ini-format representation of the configuration state.

If 'space\_around\_delimiters' is True (the default), delimiters between keys and values are surrounded by spaces.

#### Interpolation

```
_unify_values (section, variables)
```

Create a sequence of lookups with 'variables' taking priority over the 'section' which takes priority over the DEFAULTSECT.

```
has_option (section, option)
```

Check for the existence of a given option in a given section. If the specified *section* is None or an empty string, DEFAULT is assumed. If the specified *section* does not exist, returns False.

#### 14.8.4 lib.Functions

#### Classes

- CallByRefParam: Implements a "call by reference" parameter.
- Init: Undocumented.
- Exit: Undocumented.

#### **Functions**

- merge (): Merge 2 or more dictionaries.
- merge\_with(): Merge 2 or more dictionaries. Apply function f to each element during merge.

```
class lib.Functions.CallByRefParam(value=None)
```

Implements a "call by reference" parameter.

See also:

CallByRefBoolParam A special "call by reference" implementation for boolean reference types.

CallByRefIntParam A special "call by reference" implementation for integer reference types.

#### **Inheritance**

## **Members**

```
class lib.Functions.Init
```

## Inheritance

#### **Members**

```
classmethod init()
  Foreground = {'BLUE': '\x1b[94m', 'CYAN': '\x1b[96m', 'DARK_CYAN': '\x1b[36m', '
```

#### Inheritance

#### **Members**

```
classmethod exit(returnCode=0)
classmethod versionCheck(version)
classmethod printException(ex)
classmethod printNotImplementedError(ex)
```

```
classmethod printExceptionBase(ex)
     classmethod printPlatformNotSupportedException(ex)
     classmethod printEnvironmentException (ex)
     classmethod printNotConfiguredException(ex)
Functions
lib.Functions.merge(*dicts)
    Merge 2 or more dictionaries.
lib.Functions.merge_with(f, *dicts)
    Merge 2 or more dictionaries. Apply function f to each element during merge.
14.8.5 lib.Parser
Exceptions
   • ParserException: Common base class for all non-exit exceptions.
   • MismatchingParserResult: Signal the end from iterator.__next__().
   • EmptyChoiseParserResult: Signal the end from iterator.__next__().
   • MatchingParserResult: Signal the end from iterator.__next__().
   • GreedyMatchingParserResult: Signal the end from iterator.__next__().
Classes
   • SourceCodePosition: Undocumented.
   • Token: Undocumented.
   • SuperToken: Undocumented.
   • ValuedToken: Undocumented.
   • StartOfDocumentToken: Undocumented.
   • CharacterToken: Undocumented.
   • SpaceToken: Undocumented.
   • DelimiterToken: Undocumented.
   • NumberToken: Undocumented.
   • StringToken: Undocumented.
   • Tokenizer: Undocumented.
exception lib.Parser.ParserException
     Inheritance
     Members
     args
    with_traceback()
```

Exception.with\_traceback(tb) - set self.\_\_traceback\_\_ to tb and return self.

exception lib.Parser.MismatchingParserResult

## **Inheritance Members** args value generator return value with\_traceback() Exception.with\_traceback(tb) - set self.\_\_traceback\_\_ to tb and return self. exception lib.Parser.EmptyChoiseParserResult Inheritance **Members** args value generator return value with traceback() Exception.with\_traceback(tb) - set self.\_\_traceback\_\_ to tb and return self. exception lib.Parser.MatchingParserResult **Inheritance Members** args value generator return value with\_traceback() Exception.with\_traceback(tb) - set self.\_\_traceback\_\_ to tb and return self. exception lib.Parser.GreedyMatchingParserResult Inheritance **Members** args value generator return value with\_traceback() Exception.with\_traceback(tb) - set self.\_\_traceback\_\_ to tb and return self. class lib.Parser.SourceCodePosition(row, column, absolute)

```
Inheritance
     Members
class lib.Parser.Token (previousToken, start, end=None)
    Inheritance
     Members
    PreviousToken
    Length
class lib.Parser.SuperToken(startToken, endToken=None)
    Inheritance
     Members
    Length
    PreviousToken
class lib.Parser.ValuedToken (previousToken, value, start, end=None)
    Inheritance
     Members
    Length
    PreviousToken
class lib.Parser.StartOfDocumentToken
    Inheritance
    Members
    Length
    PreviousToken
class lib.Parser.CharacterToken (previousToken, value, start)
    Inheritance
     Members
    Length
    PreviousToken
class lib.Parser.SpaceToken (previousToken, value, start, end=None)
```

# **Inheritance Members** Length PreviousToken class lib.Parser.DelimiterToken (previousToken, value, start, end=None) Inheritance **Members** Length PreviousToken class lib.Parser.NumberToken (previousToken, value, start, end=None) Inheritance **Members** Length PreviousToken class lib.Parser.StringToken (previousToken, value, start, end=None) Inheritance **Members** Length PreviousToken class lib.Parser.Tokenizer Inheritance **Members** class TokenKind An enumeration. SpaceChars = 0AlphaChars = 1 NumberChars = 2 DelimiterChars = 3 OtherChars = 4 static GetCharacterTokenizer()

classmethod GetWordTokenizer (iterable, alphaCharacters='abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOs numberCharacters='0123456789', whiteSpaceCharacters='\tau')

## 14.8.6 lib.SphinxExtensions

#### Classes

• DocumentMemberAttribute: Undocumented.

class lib.SphinxExtensions.DocumentMemberAttribute(value=True)

#### Inheritance

#### **Members**

```
classmethod GetAttributes (method)
classmethod GetMethods (cl)
static _AppendAttribute (attribute)
_debug = False
```

## 14.8.7 lib.pyAttribute

#### **Submodules**

## lib.pyAttribute.ArgParseAttributes

#### Classes

- CommandGroupAttribute: Undocumented.
- DefaultAttribute: Undocumented.
- CommandAttribute: Undocumented.
- ArgumentAttribute: Undocumented.
- $\bullet \ \textit{SwitchArgumentAttribute:} \ \textbf{Undocumented.}$
- CommonArgumentAttribute: Undocumented.
- $\bullet \ \textit{CommonSwitchArgumentAttribute:} \ \textbf{Undocumented}.$
- ArgParseMixin: Undocumented.

class lib.pyAttribute.ArgParseAttributes.CommandGroupAttribute(groupName)

#### Inheritance

#### **Members**

## GroupName

```
classmethod GetAttributes (method)
classmethod GetMethods (cl)
static _AppendAttribute (attribute)
```

```
_CommandGroupAttribute__groupName = ''
    _debug = False
class lib.pyAttribute.ArgParseAttributes.DefaultAttribute
    Inheritance
    Members
    Handler
    classmethod GetAttributes(method)
    classmethod GetMethods (cl)
    static _AppendAttribute(attribute)
    _DefaultAttribute__handler = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.CommandAttribute(command,
                                                              **kwargs)
    Inheritance
    Members
    Command
    Handler
    KWArgs
    classmethod GetAttributes (method)
    classmethod GetMethods (cl)
    static _AppendAttribute(attribute)
    _CommandAttribute__command = ''
    _CommandAttribute__handler = None
    _CommandAttribute__kwargs = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.ArgumentAttribute(*args, **kwargs)
    Inheritance
    Members
    Args
    KWArgs
    classmethod GetAttributes (method)
    classmethod GetMethods(cl)
    static _AppendAttribute(attribute)
    _ArgumentAttribute__args = None
```

```
_ArgumentAttribute__kwargs = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.SwitchArgumentAttribute(*args,
                                                                     **kwargs)
    Inheritance
    Members
    Args
    classmethod GetAttributes(method)
    classmethod GetMethods (cl)
    KWArgs
    static _AppendAttribute(attribute)
    _ArgumentAttribute__args = None
    _ArgumentAttribute__kwargs = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.CommonArgumentAttribute(*args,
                                                                     **kwargs)
    Inheritance
    Members
    Args
    classmethod GetAttributes (method)
    classmethod GetMethods(cl)
    KWArgs
    static _AppendAttribute(attribute)
    _ArgumentAttribute__args = None
    _ArgumentAttribute__kwargs = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.CommonSwitchArgumentAttribute(*args,
                                                                            **kwargs)
    Inheritance
    Members
    Args
    classmethod GetAttributes (method)
    classmethod GetMethods(cl)
    KWArgs
```

```
static _AppendAttribute(attribute)
    _ArgumentAttribute__args = None
    _ArgumentAttribute__kwargs = None
    _debug = False
class lib.pyAttribute.ArgParseAttributes.ArgParseMixin(**kwargs)
    Inheritance
    Members
    static GetAttributes()
    GetMethods()
    static HasAttribute()
    _ArgParseMixin__mainParser = None
    _ArgParseMixin__subParser = None
    _ArgParseMixin__subParsers = {}
    Run()
    MainParser
    SubParsers
Classes
  • Attribute: Undocumented.
  • AttributeHelperMixin: Undocumented.
class lib.pyAttribute.Attribute
    Inheritance
    Members
    _debug = False
    static _AppendAttribute(attribute)
    classmethod GetMethods (cl)
    classmethod GetAttributes(method)
class lib.pyAttribute.AttributeHelperMixin
    Inheritance
    Members
    GetMethods()
    static HasAttribute()
    static GetAttributes()
```

# CHAPTER 15

More References

## 15.1 List of Supported FPGA Devices

Vendor	Family	Device Name	
Altera	Max	Max-II, Max 10	
	Cyclone	Cyclone III, Cyclone V	
	Stratix	Stratix II, Stratix IV, Stratix V, Stratix 10	
	Arria	Arria II, Arria V	
Lattice	Mach	MachXO	
	ECP	ECP3, ECP5	
Xilinx	Coolrunner	Coolrunner-II	
	Spartan	Spartan-3, Spartan-6	
	Artix	Artix-7	
	Kintex	Kintex-7, Kintex UltraScale, Kintex UltraScale+	
	Virtex	Virtex-II, Virtex-4, Virtex-5, Virtex-7, Virtex UltraScale, Virtex UltraScale+	
	Zynq	Zynq-7000	

## 15.2 List of Supported Boards

Board Name	Device String	Device Name
GENERIC	GENERIC	Generic board and device
Altera	⇒ DE4	
DE0	EP3C16F484	Altera Cyclone III
S2GXAV	EP2SGX90FF1508C3	Altera Stratix II
DE4	EP4SGX230KF40C2	Altera Stratix IV
DE5	EP5SGXEA7N2F45C2	Altera Stratix V
Lattice	⇒ ECP5Versa	
ECP5Versa	LFE5UM-45F-6BG381C	Lattice ECP5
Xilinx	⇒ KC705	
S3SK200	XC3S200FT256	Xilinx Spartan-3
S3ESK500	XC3S500EFT256	Xilinx Spartan-3
S3SK1000	XC3S1000FT256	Xilinx Spartan-3
S3ESK1600	XC3S1600EFT256	Xilinx Spartan-3
ATLYS	XC6SLX45-3CSG324	Xilinx Spartan-6
ZC706	XC7Z045-2FFG900	Xilinx Zynq-7000
ZedBoard	XC7Z020-1CLG484	Xilinx Zynq-7000
AC701	XC7A200T-2FBG676C	Xilinx Artix-7
KC705	XC7K325T-2FFG900C	Xilinx Kintex-7
ML505	XC5VLX50T-1FF1136	Xilinx Virtex-5
ML506	XC5VSX50T-1FFG1136	Xilinx Virtex-5
ML507	XC5VFX70T-1FFG1136	Xilinx Virtex-5
XUPV5	XC5VLX110T-1FF1136	Xilinx Virtex-5
ML605	XC6VLX240T-1FF1156	Xilinx Virtex-6
VC707	XC7VX485T-2FFG1761C	Xilinx Virtex-7
VC709	XC7VX690T-2FFG1761C	Xilinx Virtex-7
Custom	<any device=""></any>	

## 15.3 Wrapper Script Hook Files

The shell scripts poc.ps1 and poc.sh can be customized though hook files, which are executed before and after a PoC command is executed. The wrapper scripts support 4 kinds of hook files:

- VendorPreHookFile
- ToolPreHookFile
- VendorPostHookFile
- ToolPostHookFile

The wrapper scans the arguments given to the front-end script and searches for known commands. If one is found, the hook files are scheduled before and after the execution of the wrapped executable. The hook files are sourced into the current execution and need to be located in the ./py/Wrapper/Hooks directory.

A common use case is the preparation of special vendor or tool chain environments. For example many EDA tools are using FlexLM as a license manager, which needs the environments variable  ${\tt LM\_LICENSE\_FILE}$  to be set. A  ${\tt PreHookFile}$  can be used to load/export such an environment variable.

## 15.3.1 Examples

## Mentor QuestaSim on Linux:

The PoC infrastructure is called with this command line:

```
./poc.sh -v vsim PoC.arith.prng
```

The vsim command is recognized and the following events are scheduled:

- 1. source ./py/Wrapper/Hooks/Mentor.pre.sh
- 2. source ./py/Wrapper/Hooks/Mentor.QuestaSim.pre.sh
- 3. Execute ./py/PoC.py -v vsim PoC.arith.prng
- 4. source ./py/Wrapper/Hooks/Mentor.QuestaSim.post.sh
- 5. source ./py/Wrapper/Hooks/Mentor.post.sh

If a hook files doesn't exist, it's skipped.

#### Mentor QuestaSim on Windows:

The PoC infrastructure is called with this command line:

```
.\poc.ps1 -v vsim PoC.arith.prng
```

The vsim command is recognized and the following events are scheduled:

- 1. . .\py\Wrapper\Hooks\Mentor.pre.ps1
- 2. . .\py\Wrapper\Hooks\Mentor.QuestaSim.pre.ps1
- 3. Execute .\py\PoC.py -v vsim PoC.arith.prng
- 4. . .\py\Wrapper\Hooks\Mentor.QuestaSim.post.ps1
- 5. . .\py\Wrapper\Hooks\Mentor.post.ps1

If a hook files doesn't exist, it's skipped.

## 15.3.2 FlexLM

Many EDA tools require an environment variable called LM\_LICENSE\_FILE. If no other tool settings are required, a common FlexLM. sh can be generated. This file is used as a symlink target for each tool specific hook file.

## Content of the 'FlexLM.sh' script:

```
export LM_LICENSE_FILE=1234@flexlm.company.com
```

#### **Create symlinks:**

```
ln -s FlexLM.sh Altera.Quartus.pre.sh
ln -s FlexLM.sh Mentor.QuestaSim.pre.sh
```

## 15.4 File Formats

## 15.4.1 \*.ini Format

**Document rule:** 

DocumentLine rule:

**Section rule:** 

**OptionLine rule:** 

FQSectionName rule:

15.4. File Formats 523

## 15.4.2 \*.files Format

## Contents of this Page

- Document
- Source File Statements
- Conditional Statements
- Boolean Expressions
  - Unary operators
  - Binary operators
  - Literals
  - Pre-defined constants
- Path Expressions

Files files are used to ...

Line comments start with #.

#### **Document**

#### **Source File Statements**

Bla VHDLStatement blub

- vhdl Library "<VHDLFile>" This statement references a VHDL source file.
- verilog "<VerilogFile>" This statement references a Verilog source file.
- cocotb "<PythonFile>" This statement references a Cocotb testbench file (Python file).
- ucf "<UCFFile>" This statement references a Xilinx User Constraint File (UCF).
- sdc "<SDCFile>" This statement references a Synopsys Design Constraint file (SDC).
- xdc "<XDCFile>" This statement references a Xilinx Design Constraint file (XDC).
- ldc "<LDCFile>" This statement references a Lattice Design Constraint file (LDC).

#### **Conditional Statements**

• If (<Expression>) Then ... [ElseIf (<Expression>) Then ...] [Else ...] End IF This allows the user to define conditions, when to load a source file into the file list. The ElseIF and Else clause of an If statement are optional.

#### **Boolean Expressions**

## **Unary operators**

- ! not
- [...] list construction
- ? file exists

## **Binary operators**

- and and
- or or
- xor exclusive or
- in in list
- = equal
- ! = unequal
- < less than
- <= less than or equal
- > greater than
- >= greater than or equal

## Literals

- <constant> a pre-defined constant
- "<String>" Strings are enclosed in quote signs
- <Integer> Integers as decimal values

## **Pre-defined constants**

- Environment Variables:
  - Environment Values:
    - \* "Simulation"
    - \* "Synthesis"
  - ToolChain The used tool chain. E.g. "Xilinx\_ISE"
  - Tool The used tool. E.g. "Mentor\_QuestaSim" or "Xilinx\_XST"
  - VHDL The used VHDL version. 1987, 1993, 2002, 2008
- Board Variables:
  - BoardName A string. E.g. "KC705"
- Device Variables:
  - ${\mbox{-}}$  DeviceVendor  ${\mbox{-}}$  The vendor of the device. E.g. "Altera"
  - DeviceDevice -
  - DeviceFamily -
  - DeviceGeneration -
  - DeviceSeries -

15.4. File Formats 525

#### **Path Expressions**

- / sub-directory
- & string concat

#### ### Other Statements

- include "<FilesFile>" Include another \*.files file.
- library <VHDLLibrary> "<LibraryPath>" Reference an existing (pre-compiled) VHDL library, which is passed to the simulator, if external libraries are supported.
- report "<Message>" Print a critical warning in the log window. This critical warning is treated as an error.

#### 15.4.3 \*.rules Format

#### **Contents of this Page**

- \*.rules Format
  - Headline 1
  - Headline 2
  - Headline 3

#### **Headline 1**

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## **Headline 2**

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

#### **Headline 3**

Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet. Lorem ipsum dolor sit amet, consetetur sadipscing elitr, sed diam nonumy eirmod tempor invidunt ut labore et dolore magna aliquyam erat, sed diam voluptua. At vero eos et accusam et justo duo dolores et ea rebum. Stet clita kasd gubergren, no sea takimata sanctus est Lorem ipsum dolor sit amet

## 15.5 Naming Conventions

**Todo:** Write an intruduction paragraph for this page.

## 15.5.1 Root Directory Overview (PoCRoot)

The PoC-Library is structured into several sub-directories, naming the purpose of the directory like src for sources files or tb for testbench files. The structure within these directories is most likely the same and based on PoC's *sub-namespace tree*. PoC's installation directory is also referred to as PoCRoot.

- 1ib Third party libraries like Coctb, OSVVM or VUnit are shipped in this folder. The external library is stored in a sub directory named like the library. If a library is available as a Git submodule, then it is linked as a submodule for better version tracking.
- netlist This is the output directory for pre-configured netlists, synthesized by PoC. Netlists and related constaint files are the result of IP core synthesis flows, either from PoC's source files or from vendor specific IP core files like \*.xco files from Xilinx Core Generator. Generated IP cores are stored in device sub-directories, because most netlists formats are device specific. For example the IP core PoC.arith.prng created from source file src\arith\arith\_prng.vhdl generated for a Kintex-7 325T mounted on a KC705 board will be copied to netlist\XC7K325T-2FFG900\arith\arith\_prng.ngc if Xilinx ISE XST is used for synthesis.
- py The supporting Python infrastructure, the configuration files and the IP core 'database' is stored in this directory.
- sim Some of PoC's testbenches are shipped with pre-configured waveform views/ waveform configuration files for selected simulators or waveform viewers. If a testbench is launched in GUI mode (--gui) and a waveform view for the choosen simulator is found, it's loaded as the default view.
- **src** The source files of PoC's IP cores are stored in this directory. The IP cores are grouped by their sub-namespace into sub-directories according to the *sub-namespace tree*. See the paragraph below, for how IP cores are named and how PoC core names map to the sub-namespace hierarchy and the resulting sub-namespace directory structure.
- tb PoC is shipped with testbenches. All testbenches are categorized and stored in sub-directories like the IP core, which is tested.
- tcl Supporting Tcl files.
- temp A pre-created temporary directors for various tool's intermediate outputs. In case of errors in a used vendor tool or in PoC's infrastructure, this directory contains intermediate files, log files and report files, which can be used to analyze the error.
- **tools** This directory contains miscelaneous files or scripts for external tools like emacs, git or text editor syntax highlighting files.
- ucf Pre-configured constraint files (\*.ucf, \*.xdc, \*.sdc) for many FPGA boards, containing physical (pin, placement) and timing constraints.
- xst Configuration files to synthesize PoC modules with Xilinx XST into a netlist.

#### 15.5.2 Namespaces and Modules

## **Namespaces**

PoC uses namespaces and sub-namespaces to categorize all VHDL and Verilog modules. Despite VHDL doesn't support sub-namespaces yet, PoC already uses sub-namespaces enforced by a strict naming schema.

**Rules:** 1. Namespace names are lower-case, underscore free, valid VHDL identifiers. 2. A namespace name is unique, but can be part of a entity name.

#### **Module Names**

Module names are prefixed with its parents namespace name. A module name can contain underscores to denote implementation variants of a module.

**Rules:** 3. Modul names are valid VHDL identifiers prefixed with its parent namespace's name. 4. The first part of module name must not contain the parents namespace name.

#### Example 1 - PoC.fifo.cc\_got

For example a FIFO module with a common clock interface and a *got* semantic is named PoC.fifo.cc\_got (fully qualified name). This name can be split at every dot and underscore sign, resulting in the following table of name parts:

PoC	fifo	cc	got
Root Namespace	Sub-Namespace	Common Clock Interface	Got Semantic

Because PoC.fifo.cc\_got refers to an IP core, the source file is located in the <PoCRoot>\src directory. The (sub-)namespace of the PoC entity is fifo, so it's stored in the sub-directory fifo. The file name cc\_got FIFO is prefixed with the last sub-namespace: In this case fifo\_. This is summarized in the following table:

Property	Value	
Fully Qualified Name	PoC.fifo.cc_got	
VHDL entity name	fifo_cc_got	
File name	fifo_cc_got.vhdl	
IP Core Description File	\src\fifo\fifo_cc_got.files	
Source File Location	\src\fifo\fifo_cc_got.vhdl	
Testbench Location	\tb\fifo\fifo_cc_got_tb.vhdl	
Testbench Description File	\tb\fifo\fifo_cc_got_tb.files	
Waveform Description Files	\sim\fifo\fifo_cc_got_tb.*	

Other implementation variants are:

- \_dc dependent clock / related clock
- \_ic independent clock / cross clock
- $\bullet$  \_got\_tempgot got interface extended by a temporary got interface
- \_got\_tempput got interface extended by a temporary put interface

#### Example 2 - PoC.mem.ocram.tdp

Р	оС	mem	ocram	tdp
R	oot Namespace	Sub-Namespace	Sub-Namespace	True-Dual-Port

Property	Value	
Fully Qualified Name	PoC.mem.ocram.tdp	
VHDL entity name	ocram_tdp	
File name	ocram_tdp.vhdl	
IP Core Description File	\src\mem\ocram\ocram_tdp.files	
Source File Location	\src\mem\ocram\ocram_tdp.vhdl	
Testbench Location	\tb\mem\ocram\ocram_tdp_tb.vhdl	
Testbench Description File	\tb\mem\ocram\ocram_tdp_tb.files	
Waveform Description Files	\sim\mem\ocram\ocram_tdp_tb.*	

Note: Not all sub-namespace parts are include as a prefix in the name, only the last one.

## 15.5.3 Signal Names

Todo: No documentation available.

## 15.6 Known Issues

## **15.6.1 General**

### Synthesis of tri-state signals

Tri-state signals should be only used when they are connected (through the hierarchy) to top-level bidirectional or output pins.

Descriptions which infer a tri-state driver like:

```
pin <= data when tri = '0' else 'Z';
```

should not be included in any IP core description because these hinder or even inhibit block-based design flows. If a netlist is generated from such an IP core, the netlist may contain only a simple internal (on-chip) tri-state buffer instead of the correct tri-state I/O block primitive because I/O buffers are not automatically added for netlist generation. If the netlist is then used in another design, the mapper, e.g. Xilinx ISE Map, may fail to merge the internal tri-state buffer of the IP core netlist with the I/O buffer automatically created for the top-level netlist. This failing behavior is not considered as a tool bug.

Thus, if tri-state drivers should be included in an IP core, then the IP core description must instantiate the appropiate I/O block primitive of the target architecture like it is done by the Xilinx MIG.

## Synthesis of bidirectional records

Records are useful to group several signals of an IP core interface. But the corresponding port of this record type should not be of mode inout to pass data in both direction. This restriction holds even if a record member will be driven only by one source in the real hardware and even if all the drivers (one for each record member) are visible to the current synthesis run. The following observations have been made:

• An IP core (entity or procedure) must drive all record members with value 'Z' which are only used as an input in the IP core. If this is missed, then the respective record member will be driven by 'U' and the effective value after resolution will be 'U' as well, see IEEE Std. 1076-2008 para. 12.6.1. Thus simulation will fail.

But these 'Z' drivers will flood the RTL / Netlist view of Altera Quartus-II, Intel Quartus Prime and Lattice Diamond with always tri-stated drivers and make this view unusable.

15.6. Known Issues 529

Note: Simulation with ModelSim shows correct output even when the 'Z' driver is missing, but a warning is reported that the behavior is not VHDL Standard compliant.

- Altera Quartus-II and Intel Quartus Prime report warnings about this meaningless 'Z' drivers. Synthesis result is as expected if each record member is only driven by one source in real hardware.
- The synthesis result of the Lattice Synthesis Engine (3.7.0 / 3.8.0) is not optimal. It seems that the synthesizer tries to implement the internal (on-chip) tristate bus using AND-OR logic but failed to optimize it away because there was only one real source. Test case was a simple SRAM controller which used the record type <code>T\_IO\_TRISTATE</code> to bring-out the data-bus so that the tri-state driver could be instantiated on the top-level.

Use separate records for the input and output data flow instead.

## 15.6.2 Aldec Active-HDL

• Aliases to functions and protected type methods

#### 15.6.3 Altera Quartus-II / Intel Quartus Prime

• Generic types of type strings filled with NUL

#### 15.6.4 GHDL

• Aliases to protected type methods

## 15.6.5 Xilinx ISE

• Shared Variables in Simulation (VHDL-93)

## 15.6.6 Xilinx Vivado

- Physical types in synthesis
- VHDL-2008 mode in simulation
- Shared variables in simulation (VHDL-93 and VHDL-2008))

## 15.7 Local License Copies

This documentation contains local copies of all used licenses by either PoC itself or embedded libraries or IP cores. Each formatted<sup>1</sup> license text can be downloaded from the original source. Therefor see the top-most INFO box, which contains a link to the original license file source.

**Note:** This is a local copy of the Apache License Version 2.0.

<sup>&</sup>lt;sup>1</sup> Formatted means, that reStructured Test (reST) markup is used to highlight headlines, to display lists as unordered or ordered lists and to emphasis special wording in bold. There is no change in words, spelling or paragraph numbering. The formatting is needed to allow a proper rendering with Sphinx and to create a correct toctree (Table of Content Tree).

## 15.7.1 Apache License 2.0

Version 2.0, January 2004

#### TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION

#### 1. Definitions.

- "License" shall mean the terms and conditions for use, reproduction, and distribution as defined by Sections 1 through 9 of this document.
- "Licensor" shall mean the copyright owner or entity authorized by the copyright owner that is granting the License.
- "Legal Entity" shall mean the union of the acting entity and all other entities that control, are controlled by, or are under common control with that entity. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.
- "You" (or "Your") shall mean an individual or Legal Entity exercising permissions granted by this License.
- "Source" form shall mean the preferred form for making modifications, including but not limited to software source code, documentation source, and configuration files.
- "Object" form shall mean any form resulting from mechanical transformation or translation of a Source form, including but not limited to compiled object code, generated documentation, and conversions to other media types.
- "Work" shall mean the work of authorship, whether in Source or Object form, made available under the License, as indicated by a copyright notice that is included in or attached to the work (an example is provided in the Appendix below).
- "Derivative Works" shall mean any work, whether in Source or Object form, that is based on (or derived from) the Work and for which the editorial revisions, annotations, elaborations, or other modifications represent, as a whole, an original work of authorship. For the purposes of this License, Derivative Works shall not include works that remain separable from, or merely link (or bind by name) to the interfaces of, the Work and Derivative Works thereof.
- "Contribution" shall mean any work of authorship, including the original version of the Work and any modifications or additions to that Work or Derivative Works thereof, that is intentionally submitted to Licensor for inclusion in the Work by the copyright owner or by an individual or Legal Entity authorized to submit on behalf of the copyright owner. For the purposes of this definition, "submitted" means any form of electronic, verbal, or written communication sent to the Licensor or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Licensor for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by the copyright owner as "Not a Contribution."
- "Contributor" shall mean Licensor and any individual or Legal Entity on behalf of whom a Contribution has been received by Licensor and subsequently incorporated within the Work.

## 2. Grant of Copyright License.

Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare Derivative Works of, publicly display, publicly perform, sublicense, and distribute the Work and such Derivative Works in Source or Object form.

#### 3. Grant of Patent License.

Subject to the terms and conditions of this License, each Contributor hereby grants to You a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those

patent claims licensable by such Contributor that are necessarily infringed by their Contribution(s) alone or by combination of their Contribution(s) with the Work to which such Contribution(s) was submitted. If You institute patent litigation against any entity (including a cross-claim or counterclaim in a lawsuit) alleging that the Work or a Contribution incorporated within the Work constitutes direct or contributory patent infringement, then any patent licenses granted to You under this License for that Work shall terminate as of the date such litigation is filed.

#### 4. Redistribution.

You may reproduce and distribute copies of the Work or Derivative Works thereof in any medium, with or without modifications, and in Source or Object form, provided that You meet the following conditions:

- · You must give any other recipients of the Work or Derivative Works a copy of this License; and
- · You must cause any modified files to carry prominent notices stating that You changed the files; and
- You must retain, in the Source form of any Derivative Works that You distribute, all copyright, patent, trademark, and attribution notices from the Source form of the Work, excluding those notices that do not pertain to any part of the Derivative Works; and
- If the Work includes a "NOTICE" text file as part of its distribution, then any Derivative Works that You distribute must include a readable copy of the attribution notices contained within such NOTICE file, excluding those notices that do not pertain to any part of the Derivative Works, in at least one of the following places: within a NOTICE text file distributed as part of the Derivative Works; within the Source form or documentation, if provided along with the Derivative Works; or, within a display generated by the Derivative Works, if and wherever such third-party notices normally appear. The contents of the NOTICE file are for informational purposes only and do not modify the License. You may add Your own attribution notices within Derivative Works that You distribute, alongside or as an addendum to the NOTICE text from the Work, provided that such additional attribution notices cannot be construed as modifying the License.

You may add Your own copyright statement to Your modifications and may provide additional or different license terms and conditions for use, reproduction, or distribution of Your modifications, or for any such Derivative Works as a whole, provided Your use, reproduction, and distribution of the Work otherwise complies with the conditions stated in this License.

#### 5. Submission of Contributions.

Unless You explicitly state otherwise, any Contribution intentionally submitted for inclusion in the Work by You to the Licensor shall be under the terms and conditions of this License, without any additional terms or conditions. Notwithstanding the above, nothing herein shall supersede or modify the terms of any separate license agreement you may have executed with Licensor regarding such Contributions.

#### 6. Trademarks.

This License does not grant permission to use the trade names, trademarks, service marks, or product names of the Licensor, except as required for reasonable and customary use in describing the origin of the Work and reproducing the content of the NOTICE file.

## 7. Disclaimer of Warranty.

Unless required by applicable law or agreed to in writing, Licensor provides the Work (and each Contributor provides its Contributions) on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTICULAR PURPOSE. You are solely responsible for determining the appropriateness of using or redistributing the Work and assume any risks associated with Your exercise of permissions under this License.

#### 8. Limitation of Liability.

In no event and under no legal theory, whether in tort (including negligence), contract, or otherwise, unless required by applicable law (such as deliberate and grossly negligent acts) or agreed to in writing, shall any Contributor be liable to You for damages, including any direct, indirect, special, incidental, or consequential damages of any character arising as a result of this License or out of the use or inability to use the Work (including but not limited to damages for loss of goodwill, work stoppage, computer failure or malfunction, or any and all other commercial damages or losses), even if such Contributor has been advised of the possibility of such damages.

#### 9. Accepting Warranty or Additional Liability.

While redistributing the Work or Derivative Works thereof, You may choose to offer, and charge a fee for, acceptance of support, warranty, indemnity, or other liability obligations and/or rights consistent with this License. However, in accepting such obligations, You may act only on Your own behalf and on Your sole responsibility, not on behalf of any other Contributor, and only if You agree to indemnify, defend, and hold each Contributor harmless for any liability incurred by, or claims asserted against, such Contributor by reason of your accepting any such warranty or additional liability.

## Appendix: How to apply the Apache License to your work

To apply the Apache License to your work, attach the following boilerplate notice, with the fields enclosed by brackets "[]" replaced with your own identifying information. (Don't include the brackets!) The text should be enclosed in the appropriate comment syntax for the file format. We also recommend that a file or class name and description of purpose be included on the same "printed page" as the copyright notice for easier identification within third-party archives.

```
Copyright [yyyy] [name of copyright owner]

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and limitations under the License.
```



## 15.7.2 Modified Apache Contributor License Agreement v2.0

Thank you for your interest in the **Chair for VLSI Design, Diagnostics and Architecture** - Faculty of Computer Science, Technische Universität Dresden, Germany (the "Chair"). In order to clarify the intellectual property license granted with Contributions from any person or entity, the Chair must have a Contributor License Agreement ("CLA") on file that has been signed by each Contributor, indicating agreement to the license terms below. This license is for your protection as a Contributor as well as the protection of the Chair and its users; it does not change your rights to use your own Contributions for any other purpose.

The following CLA is an adaption of the Apache Contributor License Agreement v2.0

You accept and agree to the following terms and conditions for Your present and future Contributions submitted to the Chair. In return, the Chair shall not use Your Contributions in a way that is contrary to the public benefit or

inconsistent with its nonprofit status and bylaws in effect at the time of the Contribution. Except for the license granted herein to the Chair and recipients of software distributed by the Chair, You reserve all right, title, and interest in and to Your Contributions.

- 1. **Definitions.** "You" (or "Your") shall mean the copyright owner or legal entity authorized by the copyright owner that is making this Agreement with the Chair. For legal entities, the entity making a Contribution and all other entities that control, are controlled by, or are under common control with that entity are considered to be a single Contributor. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.
  - "Contribution" shall mean any original work of authorship, including any modifications or additions to an existing work, that is intentionally submitted by You to the Chair for inclusion in, or documentation of, any of the products owned or managed by the Chair (the "Work"). For the purposes of this definition, "submitted" means any form of electronic, verbal, or written communication sent to the Chair or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Chair for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by You as "Not a Contribution."
- 2. **Grant of Copyright License.** Subject to the terms and conditions of this Agreement, You hereby grant to the Chair and to recipients of software distributed by the Chair a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare derivative works of, publicly display, publicly perform, sublicense, and distribute Your Contributions and such derivative works.
- 3. **Grant of Patent License.** Subject to the terms and conditions of this Agreement, You hereby grant to the Chair and to recipients of software distributed by the Chair a perpetual, worldwide, non-exclusive, nocharge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those patent claims licensable by You that are necessarily infringed by Your Contribution(s) alone or by combination of Your Contribution(s) with the Work to which such Contribution(s) was submitted. If any entity institutes patent litigation against You or any other entity (including a cross-claim or counterclaim in a lawsuit) alleging that your Contribution, or the Work to which you have contributed, constitutes direct or contributory patent infringement, then any patent licenses granted to that entity under this Agreement for that Contribution or Work shall terminate as of the date such litigation is filed.
- 4. You represent that you are legally entitled to grant the above license. If your employer(s) has rights to intellectual property that you create that includes your Contributions, you represent that you have received permission to make Contributions on behalf of that employer, that your employer has waived such rights for your Contributions to the Chair, or that your employer has executed a separate *Corporate CLA* with the Chair.
- 5. You represent that each of Your Contributions is Your original creation (see section 7 for submissions on behalf of others). You represent that Your Contribution submissions include complete details of any third-party license or other restriction (including, but not limited to, related patents and trademarks) of which you are personally aware and which are associated with any part of Your Contributions.
- 6. You are not expected to provide support for Your Contributions, except to the extent You desire to provide support. You may provide support for free, for a fee, or not at all. Unless required by applicable law or agreed to in writing, You provide Your Contributions on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON- INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTIC-ULAR PURPOSE.
- 7. Should You wish to submit work that is not Your original creation, You may submit it to the Chair separately from any Contribution, identifying the complete details of its source and of any license or other restriction (including, but not limited to, related patents, trademarks, and license agreements) of which you are personally aware, and conspicuously marking the work as "Submitted on behalf of a third-party: [named here]".
- 8. You agree to notify the Chair of any facts or circumstances of which you become aware that would make these representations inaccurate in any respect.

# 15.7.3 Modified Apache Corporate Contributor License Agreement v2.0

Thank you for your interest in the **Chair for VLSI Design, Diagnostics and Architecture** - Faculty of Computer Science, Technische Universität Dresden, Germany (the "Chair"). In order to clarify the intellectual property license granted with Contributions from any person or entity, the Chair must have a Contributor License Agreement (CLA) on file that has been signed by each Contributor, indicating agreement to the license terms below. This license is for your protection as a Contributor as well as the protection of the Chair and its users; it does not change your rights to use your own Contributions for any other purpose.

This version of the Agreement allows an entity (the "Corporation") to submit Contributions to the Chair, to authorize Contributions submitted by its designated employees to the Chair, and to grant copyright and patent licenses thereto.

The following CLA is an adaption of the Apache Corporate Contributor License Agreement v2.0

You accept and agree to the following terms and conditions for Your present and future Contributions submitted to the Chair. In return, the Chair shall not use Your Contributions in a way that is contrary to the public benefit or inconsistent with its nonprofit status and bylaws in effect at the time of the Contribution. Except for the license granted herein to the Chair and recipients of software distributed by the Chair, You reserve all right, title, and interest in and to Your Contributions.

- 1. **Definitions.** "You" (or "Your") shall mean the copyright owner or legal entity authorized by the copyright owner that is making this Agreement with the Chair. For legal entities, the entity making a Contribution and all other entities that control, are controlled by, or are under common control with that entity are considered to be a single Contributor. For the purposes of this definition, "control" means (i) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (ii) ownership of fifty percent (50%) or more of the outstanding shares, or (iii) beneficial ownership of such entity.
  - "Contribution" shall mean the code, documentation or other original works of authorship expressly identified in Schedule B, as well as any original work of authorship, including any modifications or additions to an existing work, that is intentionally submitted by You to the Chair for inclusion in, or documentation of, any of the products owned or managed by the Chair (the "Work"). For the purposes of this definition, "submitted" means any form of electronic, verbal, or written communication sent to the Chair or its representatives, including but not limited to communication on electronic mailing lists, source code control systems, and issue tracking systems that are managed by, or on behalf of, the Chair for the purpose of discussing and improving the Work, but excluding communication that is conspicuously marked or otherwise designated in writing by You as "Not a Contribution."
- 2. **Grant of Copyright License.** Subject to the terms and conditions of this Agreement, You hereby grant to the Chair and to recipients of software distributed by the Chair a perpetual, worldwide, non-exclusive, no-charge, royalty-free, irrevocable copyright license to reproduce, prepare derivative works of, publicly display, publicly perform, sublicense, and distribute Your Contributions and such derivative works.
- 3. **Grant of Patent License.** Subject to the terms and conditions of this Agreement, You hereby grant to the Chair and to recipients of software distributed by the Chair a perpetual, worldwide, non-exclusive, nocharge, royalty-free, irrevocable (except as stated in this section) patent license to make, have made, use, offer to sell, sell, import, and otherwise transfer the Work, where such license applies only to those patent claims licensable by You that are necessarily infringed by Your Contribution(s) alone or by combination of Your Contribution(s) with the Work to which such Contribution(s) were submitted. If any entity institutes patent litigation against You or any other entity (including a cross-claim or counterclaim in a lawsuit) alleging that your Contribution, or the Work to which you have contributed, constitutes direct or contributory patent infringement, then any patent licenses granted to that entity under this Agreement for that Contribution or Work shall terminate as of the date such litigation is filed.

- 4. You represent that You are legally entitled to grant the above license. You represent further that each employee of the Corporation designated on Schedule A below (or in a subsequent written modification to that Schedule) is authorized to submit Contributions on behalf of the Corporation.
- 5. You represent that each of Your Contributions is Your original creation (see section 7 for submissions on behalf of others).
- 6. You are not expected to provide support for Your Contributions, except to the extent You desire to provide support. You may provide support for free, for a fee, or not at all. Unless required by applicable law or agreed to in writing, You provide Your Contributions on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied, including, without limitation, any warranties or conditions of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A PARTIC-ULAR PURPOSE.
- 7. Should You wish to submit work that is not Your original creation, You may submit it to the Chair separately from any Contribution, identifying the complete details of its source and of any license or other restriction (including, but not limited to, related patents, trademarks, and license agreements) of which you are personally aware, and conspicuously marking the work as "Submitted on behalf of a third-party: [named here]".
- 8. It is your responsibility to notify the Chair when any change is required to the list of designated employees authorized to submit Contributions on behalf of the Corporation, or to the Corporation's Point of Contact with the Chair.

**Note:** This is a local copy of the Artistic License 2.0.

#### 15.7.4 Artistic License 2.0

Copyright © 2000-2006, The Perl Foundation.

Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

# **Preamble**

This license establishes the terms under which a given free software Package may be copied, modified, distributed, and/or redistributed. The intent is that the Copyright Holder maintains some artistic control over the development of that Package while still keeping the Package available as open source and free software. You are always permitted to make arrangements wholly outside of this license directly with the Copyright Holder of a given Package. If the terms of this license do not permit the full use that you propose to make of the Package, you should contact the Copyright Holder and seek a different licensing arrangement.

# **Definitions**

- "Copyright Holder" means the individual(s) or organization(s) named in the copyright notice for the entire Package.
- "Contributor" means any party that has contributed code or other material to the Package, in accordance with the Copyright Holder's procedures.
- "You" and "your" means any person who would like to copy, distribute, or modify the Package.
- **"Package"** means the collection of files distributed by the Copyright Holder, and derivatives of that collection and/or of those files. A given Package may consist of either the Standard Version, or a Modified Version.
- "Distribute" means providing a copy of the Package or making it accessible to anyone else, or in the case of a company or organization, to others outside of your company or organization.

- **"Distributor Fee"** means any fee that you charge for Distributing this Package or providing support for this Package to another party. It does not mean licensing fees.
- **"Standard Version"** refers to the Package if it has not been modified, or has been modified only in ways explicitly requested by the Copyright Holder.
- "Modified Version" means the Package, if it has been changed, and such changes were not explicitly requested by the Copyright Holder.
- "Original License" means this Artistic License as Distributed with the Standard Version of the Package, in its current version or as it may be modified by The Perl Foundation in the future.
- "Source" form means the source code, documentation source, and configuration files for the Package.
- **"Compiled"** form means the compiled bytecode, object code, binary, or any other form resulting from mechanical transformation or translation of the Source form.

#### Permission for Use and Modification Without Distribution

(1) You are permitted to use the Standard Version and create and use Modified Versions for any purpose without restriction, provided that you do not Distribute the Modified Version.

#### Permissions for Redistribution of the Standard Version

- (2) You may Distribute verbatim copies of the Source form of the Standard Version of this Package in any medium without restriction, either gratis or for a Distributor Fee, provided that you duplicate all of the original copyright notices and associated disclaimers. At your discretion, such verbatim copies may or may not include a Compiled form of the Package.
- (3) You may apply any bug fixes, portability changes, and other modifications made available from the Copyright Holder. The resulting Package will still be considered the Standard Version, and as such will be subject to the Original License.

# Distribution of Modified Versions of the Package as Source

- (4) You may Distribute your Modified Version as Source (either gratis or for a Distributor Fee, and with or without a Compiled form of the Modified Version) provided that you clearly document how it differs from the Standard Version, including, but not limited to, documenting any non-standard features, executables, or modules, and provided that you do at least ONE of the following:
  - (a) make the Modified Version available to the Copyright Holder of the Standard Version, under the Original License, so that the Copyright Holder may include your modifications in the Standard Version.
  - (b) ensure that installation of your Modified Version does not prevent the user installing or running the Standard Version. In addition, the Modified Version must bear a name that is different from the name of the Standard Version.
  - (c) allow anyone who receives a copy of the Modified Version to make the Source form of the Modified Version available to others under (i) the Original License or (ii) a license that permits the licensee to freely copy, modify and redistribute the Modified Version using the same licensing terms that apply to the copy that the licensee received, and requires that the Source form of the Modified Version, and of any works derived from it, be made freely available in that license fees are prohibited but Distributor Fees are allowed.

# Distribution of Compiled Forms of the Standard Version or Modified Versions without the Source

(5) You may Distribute Compiled forms of the Standard Version without the Source, provided that you include complete instructions on how to get the Source of the Standard Version. Such instructions must be valid at the time of your distribution. If these instructions, at any time while you are carrying out such distribution, become invalid, you must provide new instructions on demand or cease further distribution. If you provide valid instructions or

cease distribution within thirty days after you become aware that the instructions are invalid, then you do not forfeit any of your rights under this license.

(6) You may Distribute a Modified Version in Compiled form without the Source, provided that you comply with Section 4 with respect to the Source of the Modified Version.

### Aggregating or Linking the Package

- (7) You may aggregate the Package (either the Standard Version or Modified Version) with other packages and Distribute the resulting aggregation provided that you do not charge a licensing fee for the Package. Distributor Fees are permitted, and licensing fees for other components in the aggregation are permitted. The terms of this license apply to the use and Distribution of the Standard or Modified Versions as included in the aggregation.
- (8) You are permitted to link Modified and Standard Versions with other works, to embed the Package in a larger work of your own, or to build stand-alone binary or bytecode versions of applications that include the Package, and Distribute the result without restriction, provided the result does not expose a direct interface to the Package.

#### Items That are Not Considered Part of a Modified Version

(9) Works (including, but not limited to, modules and scripts) that merely extend or make use of the Package, do not, by themselves, cause the Package to be a Modified Version. In addition, such works are not considered parts of the Package itself, and are not subject to the terms of this license.

#### **General Provisions**

- (10) Any use, modification, and distribution of the Standard or Modified Versions is governed by this Artistic License. By using, modifying or distributing the Package, you accept this license. Do not use, modify, or distribute the Package, if you do not accept this license.
- (11) If your Modified Version has been derived from a Modified Version made by someone other than you, you are nevertheless required to ensure that your Modified Version complies with the requirements of this license.
- (12) This license does not grant you the right to use any trademark, service mark, tradename, or logo of the Copyright Holder.
- (13) This license includes the non-exclusive, worldwide, free-of-charge patent license to make, have made, use, offer to sell, sell, import and otherwise transfer the Package with respect to any patent claims licensable by the Copyright Holder that are necessarily infringed by the Package. If you institute patent litigation (including a cross-claim or counterclaim) against any party alleging that the Package constitutes direct or contributory patent infringement, then this Artistic License to you shall terminate on the date that such litigation is filed.
  - 14. Disclaimer of Warranty:

THE PACKAGE IS PROVIDED BY THE COPYRIGHT HOLDER AND CONTRIBUTORS "AS IS' AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES. THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ARE DISCLAIMED TO THE EXTENT PERMITTED BY YOUR LOCAL LAW. UNLESS REQUIRED BY LAW, NO COPYRIGHT HOLDER OR CONTRIBUTOR WILL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING IN ANY WAY OUT OF THE USE OF THE PACKAGE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

	This is a local copy of the (Revised) BSD License used in the Cocotb project. The original can be found LICENSE in the Cocotb source tree.
Todo:	Check link to the lib/cocotb/LICENSE file.

# 15.7.5 BSD License for Cocotb

Cocotb is licensed under the Revised BSD License. Full license text below.

Copyright © 2013 Potential Ventures Ltd Copyright © 2013 SolarFlare Communications Inc All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- Neither the name of Potential Ventures Ltd, SolarFlare Communications Inc nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL POTENTIAL VENTURES LTD BE LIABLE FOR ANY DIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Note:	This is a l	local co <sub>l</sub>	py of	The MI	T License	(MIT)	) used	in the	UVV	VM	library.	The	original	can	be:	found	in
file LI	CENSE in	the UV	VM_A	All sour	ce tree.												

**Todo:** Check link to the lib/uvvm/LICENSE file.

# 15.7.6 The MIT License (MIT)

# Copyright © 2016 by Bitvis AS

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

**Note:** This is a local copy of the Mozilla Public License, Version 2.0.

# 15.7.7 Mozilla Public License, v. 2.0

#### 1. Definitions

- **1.1. "Contributor"** means each individual or legal entity that creates, contributes to the creation of, or owns Covered Software.
- **1.2. "Contributor Version"** means the combination of the Contributions of others (if any) used by a Contributor and that particular Contributor's Contribution.
- **1.3. "Contribution"** means Covered Software of a particular Contributor.
- **1.4. "Covered Software"** means Source Code Form to which the initial Contributor has attached the notice in Exhibit A, the Executable Form of such Source Code Form, and Modifications of such Source Code Form, in each case including portions thereof.

#### 1.5. "Incompatible With Secondary Licenses" means

- that the initial Contributor has attached the notice described in Exhibit B to the Covered Software; or
- that the Covered Software was made available under the terms of version 1.1 or earlier of the License, but not also under the terms of a Secondary License.
- **1.6. "Executable Form"** means any form of the work other than Source Code Form.
- **1.7. "Larger Work"** means a work that combines Covered Software with other material, in a separate file or files, that is not Covered Software.
- 1.8. "License" means this document.
- **1.9. "Licensable"** means having the right to grant, to the maximum extent possible, whether at the time of the initial grant or subsequently, any and all of the rights conveyed by this License.
- 1.10. "Modifications" means any of the following:
  - any file in Source Code Form that results from an addition to, deletion from, or modification of the contents of Covered Software; or
  - any new file in Source Code Form that contains any Covered Software.
- **1.11. "Patent Claims" of a Contributor** means any patent claim(s), including without limitation, method, process, and apparatus claims, in any patent Licensable by such Contributor that would be infringed, but for the grant of the License, by the making, using, selling, offering for sale, having made, import, or transfer of either its Contributions or its Contributor Version.
- **1.12. "Secondary License"** means either the GNU General Public License, Version 2.0, the GNU Lesser General Public License, Version 2.1, the GNU Affero General Public License, Version 3.0, or any later versions of those licenses.
- **1.13. "Source Code Form"** means the form of the work preferred for making modifications.
- **1.14.** "You" (or "You") means an individual or a legal entity exercising rights under this License. For legal entities, "You" includes any entity that controls, is controlled by, or is under common control with You. For purposes of this definition, "control" means (a) the power, direct or indirect, to cause the direction or management of such entity, whether by contract or otherwise, or (b) ownership of more than fifty percent (50%) of the outstanding shares or beneficial ownership of such entity.

#### 2. License Grants and Conditions

### 2.1. Grants

Each Contributor hereby grants You a world-wide, royalty-free, non-exclusive license:

• under intellectual property rights (other than patent or trademark) Licensable by such Contributor to use, reproduce, make available, modify, display, perform, distribute, and otherwise exploit its Contributions, either on an unmodified basis, with Modifications, or as part of a Larger Work; and

• under Patent Claims of such Contributor to make, use, sell, offer for sale, have made, import, and otherwise transfer either its Contributions or its Contributor Version.

# 2.2. Effective Date

The licenses granted in Section 2.1 with respect to any Contribution become effective for each Contribution on the date the Contributor first distributes such Contribution.

#### 2.3. Limitations on Grant Scope

The licenses granted in this Section 2 are the only rights granted under this License. No additional rights or licenses will be implied from the distribution or licensing of Covered Software under this License. Notwithstanding Section 2.1(b) above, no patent license is granted by a Contributor:

- for any code that a Contributor has removed from Covered Software; or
- for infringements caused by: (i) Your and any other third party's modifications of Covered Software, or (ii) the combination of its Contributions with other software (except as part of its Contributor Version); or
- under Patent Claims infringed by Covered Software in the absence of its Contributions.

This License does not grant any rights in the trademarks, service marks, or logos of any Contributor (except as may be necessary to comply with the notice requirements in Section 3.4).

#### 2.4. Subsequent Licenses

No Contributor makes additional grants as a result of Your choice to distribute the Covered Software under a subsequent version of this License (see Section 10.2) or under the terms of a Secondary License (if permitted under the terms of Section 3.3).

#### 2.5. Representation

Each Contributor represents that the Contributor believes its Contributions are its original creation(s) or it has sufficient rights to grant the rights to its Contributions conveyed by this License.

# 2.6. Fair Use

This License is not intended to limit any rights You have under applicable copyright doctrines of fair use, fair dealing, or other equivalents.

#### 2.7. Conditions

Sections 3.1, 3.2, 3.3, and 3.4 are conditions of the licenses granted in Section 2.1.

### 3. Responsibilities

#### 3.1. Distribution of Source Form

All distribution of Covered Software in Source Code Form, including any Modifications that You create or to which You contribute, must be under the terms of this License. You must inform recipients that the Source Code Form of the Covered Software is governed by the terms of this License, and how they can obtain a copy of this License. You may not attempt to alter or restrict the recipients' rights in the Source Code Form.

#### 3.2. Distribution of Executable Form

If You distribute Covered Software in Executable Form then:

- such Covered Software must also be made available in Source Code Form, as described in Section 3.1, and You must inform recipients of the Executable Form how they can obtain a copy of such Source Code Form by reasonable means in a timely manner, at a charge no more than the cost of distribution to the recipient; and
- You may distribute such Executable Form under the terms of this License, or sublicense it under different terms, provided that the license for the Executable Form does not attempt to limit or alter the recipients' rights in the Source Code Form under this License.

# 3.3. Distribution of a Larger Work

You may create and distribute a Larger Work under terms of Your choice, provided that You also comply with the requirements of this License for the Covered Software. If the Larger Work is a combination of Covered Software with a work governed by one or more Secondary Licenses, and the Covered Software is not Incompatible With Secondary Licenses, this License permits You to additionally distribute such Covered Software under the terms of such Secondary License(s), so that the recipient of the Larger Work may, at their option, further distribute the Covered Software under the terms of either this License or such Secondary License(s).

#### 3.4. Notices

You may not remove or alter the substance of any license notices (including copyright notices, patent notices, disclaimers of warranty, or limitations of liability) contained within the Source Code Form of the Covered Software, except that You may alter any license notices to the extent required to remedy known factual inaccuracies.

#### 3.5. Application of Additional Terms

You may choose to offer, and to charge a fee for, warranty, support, indemnity or liability obligations to one or more recipients of Covered Software. However, You may do so only on Your own behalf, and not on behalf of any Contributor. You must make it absolutely clear that any such warranty, support, indemnity, or liability obligation is offered by You alone, and You hereby agree to indemnify every Contributor for any liability incurred by such Contributor as a result of warranty, support, indemnity or liability terms You offer. You may include additional disclaimers of warranty and limitations of liability specific to any jurisdiction.

# 4. Inability to Comply Due to Statute or Regulation

If it is impossible for You to comply with any of the terms of this License with respect to some or all of the Covered Software due to statute, judicial order, or regulation then You must: (a) comply with the terms of this License to the maximum extent possible; and (b) describe the limitations and the code they affect. Such description must be placed in a text file included with all distributions of the Covered Software under this License. Except to the extent prohibited by statute or regulation, such description must be sufficiently detailed for a recipient of ordinary skill to be able to understand it.

# 5. Termination

**5.1.** The rights granted under this License will terminate automatically if You fail to comply with any of its terms. However, if You become compliant, then the rights granted under this License from a particular Contributor are reinstated (a) provisionally, unless and until such Contributor explicitly and finally terminates Your grants, and (b) on an ongoing basis, if such Contributor fails to notify You of the non-compliance by some reasonable means prior to 60 days after You have come back into compliance. Moreover, Your grants from a particular Contributor are reinstated on an ongoing basis if such Contributor notifies You of the non-compliance by some reasonable

means, this is the first time You have received notice of non-compliance with this License from such Contributor, and You become compliant prior to 30 days after Your receipt of the notice.

- **5.2.** If You initiate litigation against any entity by asserting a patent infringement claim (excluding declaratory judgment actions, counter-claims, and cross-claims) alleging that a Contributor Version directly or indirectly infringes any patent, then the rights granted to You by any and all Contributors for the Covered Software under Section 2.1 of this License shall terminate.
- **5.3.** In the event of termination under Sections 5.1 or 5.2 above, all end user license agreements (excluding distributors and resellers) which have been validly granted by You or Your distributors under this License prior to termination shall survive termination.

# 6. Disclaimer of Warranty

Covered Software is provided under this License on an "as is" basis, without warranty of any kind, either expressed, implied, or statutory, including, without limitation, warranties that the Covered Software is free of defects, merchantable, fit for a particular purpose or non-infringing. The entire risk as to the quality and performance of the Covered Software is with You. Should any Covered Software prove defective in any respect, You (not any Contributor) assume the cost of any necessary servicing, repair, or correction. This disclaimer of warranty constitutes an essential part of this License. No use of any Covered Software is authorized under this License except under this disclaimer.

# 7. Limitation of Liability

Under no circumstances and under no legal theory, whether tort (including negligence), contract, or otherwise, shall any Contributor, or anyone who distributes Covered Software as permitted above, be liable to You for any direct, indirect, special, incidental, or consequential damages of any character including, without limitation, damages for lost profits, loss of goodwill, work stoppage, computer failure or malfunction, or any and all other commercial damages or losses, even if such party shall have been informed of the possibility of such damages. This limitation of liability shall not apply to liability for death or personal injury resulting from such party's negligence to the extent applicable law prohibits such limitation. Some jurisdictions do not allow the exclusion or limitation of incidental or consequential damages, so this exclusion and limitation may not apply to You.

# 8. Litigation

Any litigation relating to this License may be brought only in the courts of a jurisdiction where the defendant maintains its principal place of business and such litigation shall be governed by laws of that jurisdiction, without reference to its conflict-of-law provisions. Nothing in this Section shall prevent a party's ability to bring cross-claims or counter-claims.

#### 9. Miscellaneous

This License represents the complete agreement concerning the subject matter hereof. If any provision of this License is held to be unenforceable, such provision shall be reformed only to the extent necessary to make it enforceable. Any law or regulation which provides that the language of a contract shall be construed against the drafter shall not be used to construe this License against a Contributor.

#### 10. Versions of the License

# 10.1. New Versions

Mozilla Foundation is the license steward. Except as provided in Section 10.3, no one other than the license steward has the right to modify or publish new versions of this License. Each version will be given a distinguishing version number.

#### 10.2. Effect of New Versions

You may distribute the Covered Software under the terms of the version of the License under which You originally received the Covered Software, or under the terms of any subsequent version published by the license steward.

#### 10.3. Modified Versions

If you create software not governed by this License, and you want to create a new license for such software, you may create and use a modified version of this License if you rename the license and remove any references to the name of the license steward (except to note that such modified license differs from this License).

# 10.4. Distributing Source Code Form that is Incompatible With Secondary Licenses

If You choose to distribute Source Code Form that is Incompatible With Secondary Licenses under the terms of this version of the License, the notice described in Exhibit B of this License must be attached.

#### **Exhibit A - Source Code Form License Notice**

```
This Source Code Form is subject to the terms of the Mozilla Public License, v. 2.0. If a copy of the MPL was not distributed with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
```

If it is not possible or desirable to put the notice in a particular file, then You may include the notice in a location (such as a LICENSE file in a relevant directory) where a recipient would be likely to look for such a notice.

You may add additional accurate notices of copyright ownership.

# Exhibit B - "Incompatible With Secondary Licenses" Notice

```
This Source Code Form is "Incompatible With Secondary Licenses", as defined by the Mozilla Public License, v. 2.0.
```

# Part IV

# Appendix

# CHAPTER 16

Change Log

# CHAPTER 17

550 Chapter 17. Index

# Python Module Index

b	S
Base, 241	Simulator, 332
Base.Exceptions, 241	Simulator.ActiveHDLSimulator,332
Base.Executable, 243	Simulator.CocotbSimulator,333
Base.Logging, 255	Simulator.GHDLSimulator,335
Base.Project, 257	Simulator.ISESimulator, 337
Base.Shared, 265	${\tt Simulator.ModelSimSimulator, 338}$
С	Simulator.QuestaSimulator, 340 Simulator.RivieraPROSimulator, 34
Compiler, 267	Simulator.VivadoSimulator,341
Compiler. ISECompiler, 267	
Compiler.LSECompiler, 269	t
Compiler.QuartusCompiler, 271	ToolChain, 347
Compiler. Vivado Compiler, 272	ToolChain.Aldec, 347
Compiler.XCICompiler, 274	ToolChain.Aldec.ActiveHDL, 347
Compiler.XCOCompiler, 276	ToolChain.Aldec.RivieraPRO, 354
Compiler.XSTCompiler, 278	ToolChain.Altera, 363
	ToolChain.Altera.ModelSim, 364
d	ToolChain.Altera.Quartus, 372
DataBase, 283	ToolChain.GHDL, 381
DataBase.Config, 284	ToolChain.Git, 402
DataBase.Entity, 291	ToolChain.GNU, 397
DataBase.Solution, 305	ToolChain.GTKWave, 398
DataBase.TestCase, 311	ToolChain.Intel,411
	ToolChain.Intel.ModelSim, 411
I	ToolChain.Intel.Quartus, 419
lib, 497	ToolChain.Lattice, 425
lib.CodeDOM, 497	ToolChain.Lattice.ActiveHDL, 425
lib.Decorators, 505	ToolChain.Lattice.Diamond, 425
lib.ExtendedConfigParser,506	ToolChain.Lattice.Synplify,430
lib.Functions, 511	ToolChain.Mentor, 435
lib.Parser, 512	ToolChain.Mentor.ModelSim, 435
lib.pyAttribute, 516	ToolChain.Mentor.QuestaSim,454
lib.pyAttribute.ArgParseAttributes,	ToolChain.PoC, 459
516	ToolChain.Synopsys, 462
lib.SphinxExtensions, 516	ToolChain.Windows, 464
p	ToolChain.Xilinx, 466
	ToolChain.Xilinx.ISE, 466
Parser, 316	ToolChain.Xilinx.Vivado,475
Parser FilesCodeDOM, 316	
Parser FilesParser, 324	
Parser RulesCodeDOM, 326	
Parser.RulesParser, 330	
PoC, 237	

Symbols	compile-lattice.sh command line option, 223
-all	compile-osvvm.sh command line option, 224
compile-altera.sh command line option, 221	compile-uvvm.sh command line option, 226
compile-lattice.sh command line option, 222	compile-xilinx-ise.sh command line option, 227
compile-osvvm.sh command line option, 224	compile-xilinx-vivado.sh command line option
compile-uvvm.sh command line option, 225	229
compile-xilinx-ise.sh command line option, 227	-vhdl93
compile-xilinx-vivado.sh command line option,	compile-altera.sh command line option, 221
229	compile-lattice.sh command line option, 223
-clean	compile-osvvm.sh command line option, 224
compile-altera.sh command line option, 221	compile-uvvm.sh command line option, 226
compile-lattice.sh command line option, 222	compile-xilinx-ise.sh command line option, 227
compile-osvvm.sh command line option, 224	compile-xilinx-vivado.sh command line option,
compile-uvvm.sh command line option, 225	229
compile-xilinx-ise.sh command line option, 227	-All
compile-xilinx-vivado.sh command line option,	compile-altera.ps1 command line option, 221
229	compile-lattice.ps1 command line option, 223
-ghdl	compile-osvym.ps1 command line option, 225
compile-altera.sh command line option, 221	compile-uvvm.ps1 command line option, 226 compile-xilinx-ise.ps1 command line option, 228
compile-lattice.sh command line option, 222	compile-xilinx-vivado.ps1 command line option,
compile-osvvm.sh command line option, 224	230
compile-uvvm.sh command line option, 226	-Clean
compile-xilinx-ise.sh command line option, 227	compile-altera.ps1 command line option, 221
compile-xilinx-vivado.sh command line option,	compile-lattice.ps1 command line option, 223
229	compile-osvvm.ps1 command line option, 225
-help	compile-uvvm.ps1 command line option, 226
compile letting she command line option, 221	compile-xilinx-ise.ps1 command line option, 228
compile-lattice.sh command line option, 222 compile-osvvm.sh command line option, 224	compile-xilinx-vivado.ps1 command line option,
compile-uvvm.sh command line option, 225	230
compile-xilinx-ise.sh command line option, 227	-D
compile-xilinx-vivado.sh command line option,	poc.ps1 command line option, 219
229	poc.sh command line option, 220
-questa	-GHDL
compile-altera.sh command line option, 221	compile-altera.ps1 command line option, 222
compile-lattice.sh command line option, 222	compile-lattice.ps1 command line option, 223
compile-osvvm.sh command line option, 224	compile-osvvm.ps1 command line option, 225
compile-uvvm.sh command line option, 226	compile-uvvm.ps1 command line option, 226
compile-xilinx-ise.sh command line option, 227	compile-xilinx-ise.ps1 command line option, 228
compile-xilinx-vivado.sh command line option,	compile-xilinx-vivado.ps1 command line option,
229	230
-vhdl2008	-Help
compile-altera.sh command line option, 221	compile-altera.ps1 command line option, 221
	compile-lattice.ps1 command line option, 223

compile-osvvm.ps1 command line option, 225 compile-uvvm.ps1 command line option, 226	tor.GHDLSimulator.Simulator method), 336
compile-xilinx-ise.ps1 command line option, 228 compile-xilinx-vivado.ps1 command line option,	_AddFileListFile() (Simulator.ISESimulator.Simulator method), 338
230	_AddFileListFile() (Simula-
-Questa	tor.ModelSimSimulator.Simulator method),
compile-altera.ps1 command line option, 222	
compile-lattice.ps1 command line option, 223	_AddFileListFile() (Simula-
compile-osvvm.ps1 command line option, 225	tor.QuestaSimulator.Simulator method),
compile-uvvm.ps1 command line option, 226	341
compile-xilinx-ise.ps1 command line option, 228	_AddFileListFile() (Simulator.Simulator method), 346
compile-xilinx-vivado.ps1 command line option,	_AddFileListFile() (Simula-
230	tor.VivadoSimulator.Simulator method),
-ReLink	342
compile-xilinx-ise.ps1 command line option, 228	_AddRulesFiles() (Compiler.Compiler method), 282
compile-xilinx-vivado.ps1 command line option,	_AddRulesFiles() (Compiler.ISECompiler.Compiler
230	method), 268
-VHDL2008	_AddRulesFiles() (Compiler.LSECompiler.Compiler
compile-altera.ps1 command line option, 222	method), 270
compile-lattice.ps1 command line option, 223	_AddRulesFiles() (Com-
compile-osvvm.ps1 command line option, 225	piler.QuartusCompiler.Compiler method),
compile-uvvm.ps1 command line option, 226	272
compile-xilinx-ise.ps1 command line option, 228	_AddRulesFiles() (Com-
compile-xilinx-vivado.ps1 command line option,	piler.VivadoCompiler.Compiler method),
230	273
-VHDL93	_AddRulesFiles() (Compiler.XCICompiler.Compiler
compile-altera.ps1 command line option, 222	method), 275
compile-lattice.ps1 command line option, 223	_AddRulesFiles() (Compiler.XCOCompiler.Compiler
compile-osvvm.ps1 command line option, 225	method), 277
compile-uvvm.ps1 command line option, 226	_AddRulesFiles() (Compiler.XSTCompiler.Compiler
compile-xilinx-ise.ps1 command line option, 228	method), 279
compile-xilinx-vivado.ps1 command line option,	_AlteraEditionConfigurationeditionName
230	(ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_AddFileListFile() (Base.Shared.Shared method), 266	attribute), 368
_AddFileListFile() (Compiler.Compiler method), 283	_AlteraStarterEditionConfigurationeditionName
_AddFileListFile() (Compiler.ISECompiler.Compiler	(ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
method), 268	attribute), 371
_AddFileListFile() (Compiler.LSECompiler.Compiler	
method), 270	static method), 516
_AddFileListFile() (Com-	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.ArgumentAttributes
piler.QuartusCompiler.Compiler method),	static method), 517
272	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.CommandAttributes
_AddFileListFile() (Com-	static method), 517
piler.VivadoCompiler.Compiler method),	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.CommandGroup
273	static method), 516
_AddFileListFile() (Compiler.XCICompiler.Compiler	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.CommonArgume
method), 275	static method), 518
_AddFileListFile() (Compiler.XCOCompiler.Compiler	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.CommonSwitchA
method), 277	static method), 518
_AddFileListFile() (Compiler.XSTCompiler.Compiler	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.DefaultAttribute
method), 279	static method), 517
_AddFileListFile() (Simula-	_AppendAttribute() (lib.pyAttribute.ArgParseAttributes.SwitchArgument
tor.ActiveHDLSimulator.Simulator method),	static method), 518
333	_AppendAttribute() (lib.pyAttribute.Attribute static
_AddFileListFile() (Simula-	method), 519
tor.CocotbSimulator.Simulator method),	_ArgParseMixinmainParser
334	(lib.pyAttribute.ArgParseAttributes.ArgParseMixin
_AddFileListFile() (Simula-	attribute), 519
	,,,

_ArgPar	rseMixinsubParser	_Ask()	(ToolChain.Intel.Quartus.Configuration
	(lib.pyAttribute.ArgParseAttributes.ArgParseM	<b>I</b> ixin	method), 421
	attribute), 519	_Ask()	(ToolChain.Lattice.Configuration method), 434
_ArgPar	rseMixinsubParsers	_Ask()	(ToolChain.Lattice.Diamond.Configuration
	(lib.pyAttribute.ArgParseAttributes.ArgParseM		method), 427
	attribute), 519	_Ask()	(ToolChain.Lattice.Synplify.Configuration
_Argum	entAttributeargs		method), 431
	(lib.pyAttribute.ArgParseAttributes.Argument	A <u>tt</u> Abk()	(ToolChain.Mentor.Configuration method), 459
	attribute), 517	_Ask()	(ToolChain.Mentor.ModelSim.Configuration
_Argum	entAttributeargs		method), 438
		.rgvAnale(n)t(	Altoribilitain.Mentor.ModelSim.ModelSimPEConfiguration
	attribute), 518		method), 440
_Argum	entAttributeargs		ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
	(lib.py Attribute. Arg Parse Attributes. Common S	_	
	attribute), 519	_Ask() (	ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
_Argum	entAttributeargs		method), 445
		u <u>m</u> AesaktA)tt	tribute (ToolChain.Mentor.ModelSim.Selector
	attribute), 518		method), 446
_Argum	entAttributekwargs	_Ask()	(ToolChain.Mentor.QuestaSim.Configuration
	(lib.pyAttribute.ArgParseAttributes.Argument		
	attribute), 517		(ToolChain.PoC.Configuration method), 461
_Argum	entAttributekwargs		(ToolChain.Synopsys.Configuration method),
	(lib.pyAttribute.ArgParseAttributes.CommonA		
	attribute), 518		(ToolChain.ToolConfiguration method), 494
_Argum	entAttributekwargs		(ToolChain.ToolSelector method), 496
			(TimelChairiBittndorConfiguration method), 492
	attribute), 519		(ToolChain.Xilinx.Configuration method), 486
_Argum	entAttributekwargs		(ToolChain.Xilinx.ISE.Configuration method),
	(lib.pyAttribute.ArgParseAttributes.SwitchArg		
	attribute), 518	_Ask()	(ToolChain.Xilinx.Vivado.Configuration
_Ask()	(ToolChain.Aldec.ActiveHDL.Configuration		method), 477
	method), 350	_AskCo	onfigureDefaultTools() (ToolChain.Configurator
_Ask() (	(ToolChain.Aldec.Configuration method), 363		method), 497
_Ask()	(Tool Chain. Aldec. Riviera PRO. Configuration	_AskIns	stalled() (ToolChain.Aldec.ActiveHDL.Configuration
	method), 356		method), 350
	(ToolChain.Altera.Configuration method), 380	_AskIns	· · · · · · · · · · · · · · · · · · ·
_Ask() (	ToolChain.Altera.ModelSim.AlteraEditionConfi		
	method), 368		stalled() (ToolChain.Aldec.RivieraPRO.Configuration
_Ask() (	ToolChain.Altera.ModelSim.AlteraStarterEditio	_	
	method), 371	_AskIns	
_Ask()	(ToolChain.Altera.ModelSim.Configuration		method), 380
	method), 366	_AskIns	stalled() (ToolChain. Altera. ModelSim. Altera Edition Configuration
_Ask()	(ToolChain.Altera.Quartus.Configuration		method), 368
	method), 374	_AskIns	stalled() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfig
	ToolChain.AskMixIn method), 489		method), 371
	ToolChain.Configuration method), 490	_AskIns	stalled() (ToolChain.Altera.ModelSim.Configuration
	ToolChain.Configurator method), 497		method), 366
	ToolChain.GHDL.Configuration method), 383	_AskIns	stalled() (ToolChain.Altera.Quartus.Configuration
_Ask()	(ToolChain.GTKWave.Configuration method),		method), 374
	400	_AskIns	stalled() (ToolChain.Configuration method),
	ToolChain.Git.Configuration method), 404		490
	(ToolChain.Intel.Configuration method), 425	_AskIns	
_Ask()	(ToolChain.Intel.ModelSim.Configuration		method), 383
	method), 413		stalled() (ToolChain.GTKWave.Configuration
_Ask() (	ToolChain.Intel.ModelSim.IntelEditionConfigur		method), 400
	method), 415		stalled() (ToolChain.Git.Configuration method),
_Ask() (	ToolChain.Intel.ModelSim.IntelStarterEditionCo	_	
	method), 418	AskIns	stalled() (ToolChain.Intel.Configuration

```
method), 425
                                                      AskYes_NoPass() (ToolChain.Altera.Quartus.Configuration
                                                              method), 374
_AskInstalled() (ToolChain.Intel.ModelSim.Configuration
         method), 413
                                                     _AskYes_NoPass() (ToolChain.AskMixIn method),
_AskInstalled() (ToolChain.Intel.ModelSim.IntelEditionConfigurations)
         method), 415
                                                      AskYes_NoPass() (ToolChain.Configuration method),
_AskInstalled() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
                                                     _AskYes_NoPass() (ToolChain.Configurator method),
         method), 418
_AskInstalled() (ToolChain.Intel.Quartus.Configuration
                                                              497
         method), 421
                                                     _AskYes_NoPass() (ToolChain.GHDL.Configuration
                                                              method), 383
_AskInstalled()
                    (ToolChain.Lattice.Configuration
         method), 434
                                                     _AskYes_NoPass() (ToolChain.GTKWave.Configuration
_AskInstalled() (ToolChain.Lattice.Diamond.Configuration
                                                              method), 400
         method), 427
                                                      AskYes_NoPass()
                                                                            (ToolChain.Git.Configuration
_AskInstalled() (ToolChain.Lattice.Synplify.Configuration
                                                              method), 404
                                                                           (ToolChain.Intel.Configuration
         method), 431
                                                     _AskYes_NoPass()
_AskInstalled()
                   (ToolChain.Mentor.Configuration
                                                              method), 425
         method), 459
                                                     _AskYes_NoPass() (ToolChain.Intel.ModelSim.Configuration
_AskInstalled() (ToolChain.Mentor.ModelSim.Configuration
                                                              method), 413
                                                     _AskYes_NoPass() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
         method), 438
_AskInstalled() (ToolChain.Mentor.ModelSim.ModelSimPEConfigurationd), 416
         method), 440
                                                      _AskYes_NoPass() (ToolChain.Intel.ModelSim.IntelStarterEditionConfig
_AskInstalled() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration) 418
                                                     _AskYes_NoPass() (ToolChain.Intel.Quartus.Configuration
         method), 443
_AskInstalled() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration) 421
                                                     _AskYes_NoPass() (ToolChain.Lattice.Configuration
         method), 445
_AskInstalled() (ToolChain.Mentor.QuestaSim.Configuration
                                                              method), 434
         method), 456
                                                     _AskYes_NoPass() (ToolChain.Lattice.Diamond.Configuration
                      (ToolChain.PoC.Configuration
AskInstalled()
                                                              method), 427
                                                     _AskYes_NoPass() (ToolChain.Lattice.Synplify.Configuration
         method), 461
                 (ToolChain.Synopsys.Configuration
                                                              method), 432
_AskInstalled()
         method), 464
                                                     _AskYes_NoPass() (ToolChain.Mentor.Configuration
_AskInstalled()
                      (ToolChain.ToolConfiguration
                                                              method), 459
         method), 494
                                                     _AskYes_NoPass() (ToolChain.Mentor.ModelSim.Configuration
                    (ToolChain.VendorConfiguration
                                                              method), 438
_AskInstalled()
         method), 492
                                                     _AskYes_NoPass() (ToolChain.Mentor.ModelSim.ModelSimPEConfigur
_AskInstalled()
                    (ToolChain.Xilinx.Configuration
                                                              method), 441
         method), 486
                                                     _AskYes_NoPass() (ToolChain.Mentor.ModelSim.ModelSimSE32Config
_AskInstalled() (ToolChain.Xilinx.ISE.Configuration
                                                              method), 443
                                                     _AskYes_NoPass() (ToolChain.Mentor.ModelSim.ModelSimSE64Config
         method), 468
_AskInstalled() (ToolChain.Xilinx.Vivado.Configuration
                                                              method), 445
         method), 477
                                                     _AskYes_NoPass() (ToolChain.Mentor.ModelSim.Selector
_AskSelection() (ToolChain.Mentor.ModelSim.Selector
                                                              method), 446
                                                     _AskYes_NoPass() (ToolChain.Mentor.QuestaSim.Configuration
         method), 446
_AskSelection() (ToolChain.ToolSelector method), 495
                                                              method), 456
_AskYes_NoPass() (ToolChain.Aldec.ActiveHDL.ConfigurAsilorYes_NoPass()
                                                                           (ToolChain.PoC.Configuration
         method), 350
                                                              method), 461
                    (ToolChain.Aldec.Configuration
                                                    _AskYes_NoPass() (ToolChain.Synopsys.Configuration
_AskYes_NoPass()
         method), 363
                                                              method), 464
_AskYes_NoPass() (ToolChain.Aldec.RivieraPRO.Configurasiones_NoPass()
                                                                            (ToolChain.ToolConfiguration
         method), 357
                                                              method), 494
                    (ToolChain.Altera.Configuration _AskYes_NoPass() (ToolChain.ToolSelector method),
_AskYes_NoPass()
                                                              496
         method), 380
_AskYes_NoPass() (ToolChain.Altera.ModelSim.AlteraEditionComfNonPasis()
                                                                         (ToolChain. VendorConfiguration
         method), 368
                                                              method), 492
_AskYes_NoPass() (ToolChain.Altera.ModelSim.AlteraStaAskYes_NoPassiQuratiOnolChain.Xilinx.Configuration
         method), 371
                                                              method), 486
_AskYes_NoPass() (ToolChain.Altera.ModelSim.Configuration (ToolChain.Xilinx.ISE.Configuration
         method), 366
                                                              method), 468
```

```
_AskYes_NoPass() (ToolChain.Xilinx.Vivado.ConfiguratiorAsk_YesNoPass() (ToolChain.Mentor.QuestaSim.Configuration
         method), 477
                                                              method), 456
_Ask_YesNoPass() (ToolChain.Aldec.ActiveHDL.ConfigurAtionYesNoPass()
                                                                           (ToolChain.PoC.Configuration
         method), 350
                                                              method), 461
                    (ToolChain.Aldec.Configuration _Ask_YesNoPass() (ToolChain.Synopsys.Configuration
_Ask_YesNoPass()
         method), 363
                                                              method), 464
Ask YesNoPass() (ToolChain.Aldec.RivieraPRO.ConfigurationYesNoPass()
                                                                            (ToolChain.ToolConfiguration
         method), 357
                                                              method), 494
                    (ToolChain.Altera.Configuration Ask YesNoPass() (ToolChain.ToolSelector method),
_Ask_YesNoPass()
         method), 380
                                                              496
_Ask_YesNoPass() (ToolChain.Altera.ModelSim.AlteraEditionleConfiguration (ToolChain.VendorConfiguration
         method), 368
                                                              method), 492
_Ask_YesNoPass() (ToolChain.Altera.ModelSim.AlteraStartskEdieixNoCrassigurat(ToolChain.Xilinx.Configuration
         method), 371
                                                              method), 486
_Ask_YesNoPass() (ToolChain.Altera.ModelSim.Configuration_YesNoPass() (ToolChain.Xilinx.ISE.Configuration
         method), 366
                                                              method), 468
_Ask_YesNoPass() (ToolChain.Altera.Quartus.Configurationsk_YesNoPass() (ToolChain.Xilinx.Vivado.Configuration
         method), 374
                                                              method), 477
_Ask_YesNoPass() (ToolChain.AskMixIn method),
                                                    _CheckModelSimVersion()
                                                              (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_Ask_YesNoPass() (ToolChain.Configuration method),
                                                              method), 368
                                                     _CheckModelSimVersion()
_Ask_YesNoPass() (ToolChain.Configurator method),
                                                              (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
                                                              method), 371
_Ask_YesNoPass() (ToolChain.GHDL.Configuration
                                                     _CheckModelSimVersion()
                                                              (ToolChain.Altera.ModelSim.Configuration
         method), 383
Ask YesNoPass() (ToolChain.GTKWave.Configuration
                                                              method), 366
                                                     CheckModelSimVersion()
         method), 400
                       (ToolChain.Git.Configuration
                                                              (ToolChain.Intel.ModelSim.Configuration
_Ask_YesNoPass()
         method), 404
                                                              method), 413
                      (ToolChain.Intel.Configuration
                                                     _CheckModelSimVersion()
_Ask_YesNoPass()
         method), 425
                                                              (ToolChain.Intel.ModelSim.IntelEditionConfiguration
_Ask_YesNoPass() (ToolChain.Intel.ModelSim.Configuration
                                                              method), 416
                                                     _CheckModelSimVersion()
         method), 413
_Ask_YesNoPass() (ToolChain.Intel.ModelSim.IntelEditionConfigu(FixiolChain.Intel.ModelSim.IntelStarterEditionConfiguration
         method), 416
                                                              method), 418
_Ask_YesNoPass() (ToolChain.Intel.ModelSim.IntelStarterElicibModelSimWornion()
                                                              (ToolChain.Mentor.ModelSim.Configuration
         method), 418
_Ask_YesNoPass() (ToolChain.Intel.Quartus.Configuration
                                                              method), 437
                                                     _CheckModelSimVersion()
         method), 421
                                                              (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
_Ask_YesNoPass() (ToolChain.Lattice.Configuration
         method), 434
                                                              method), 441
_Ask_YesNoPass() (ToolChain.Lattice.Diamond.Configura@heckModelSimVersion()
         method), 427
                                                              (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configuration\\
_Ask_YesNoPass() (ToolChain.Lattice.Synplify.Configuration
                                                              method), 443
                                                     _CheckModelSimVersion()
         method), 432
_Ask_YesNoPass() (ToolChain.Mentor.Configuration
                                                              (Tool Chain. Mentor. Model Sim. Model Sim SE 64 Configuration\\
         method), 459
                                                              method), 445
Ask YesNoPass() (ToolChain.Mentor.ModelSim.ConfigurationkModelSimVersion()
                                                              (ToolChain.Mentor.QuestaSim.Configuration
         method), 438
_Ask_YesNoPass() (ToolChain.Mentor.ModelSim.ModelSimPEConfigthrad)pn456
                                                     _CheckQuestaSimVersion()
         method), 441
\_Ask\_YesNoPass() \ (ToolChain.Mentor.ModelSim.ModelSimSE32Q \ \textit{Cloubly Chattion} Mentor.QuestaSim.Configuration
         method), 443
                                                              method), 455
_Ask_YesNoPass() (ToolChain.Mentor.ModelSim.ModelSi603Fi646dAffigibateon_command
                                                              (lib.py Attribute. Arg Parse Attributes. Command Attribute\\
         method), 445
_Ask_YesNoPass() (ToolChain.Mentor.ModelSim.Selector
                                                              attribute), 517
         method), 447
                                                     _CommandAttribute__handler
```

(lib.pyAttribute.ArgParseAttributes.Command.	Attributesuration IsUnderGitControl()
attribute), 517	(ToolChain.Git.Configuration method),
_CommandAttributekwargs	404
(lib.pyAttribute.ArgParseAttributes.Command.	
attribute), 517	(ToolChain.Git.Configuration method),
_CommandGroupAttributegroupName	404
(lib.pyAttribute.ArgParseAttributes.Commande	
attribute), 516	(ToolChain.Git.Configuration method),
_ConfigurationLoop() (ToolChain.Configurator	404
method), 496	_ConfigurationWriteGHDLSection()
_ConfigurationCheckActiveHDLVersion()	(ToolChain.GHDL.Configuration method),
(ToolChain.Aldec.ActiveHDL.Configuration	384
method), 350	_ConfigurationWriteGitSection()
_ConfigurationCheckDiamondVersion()	(ToolChain.Git.Configuration method),
(ToolChain.Lattice.Diamond.Configuration	404
method), 427	_ConfigurationWriteGtkWaveSection()
_ConfigurationCheckISEVersion()	(ToolChain.GTKWave.Configuration
(ToolChain.Xilinx.ISE.Configuration	method), 400
method), 468	_ConfigureBinaryDirectory()
_ConfigurationCheckQuartusVersion()	(ToolChain.Aldec.ActiveHDL.Configuration
(ToolChain.Altera.Quartus.Configuration	method), 350
method), 374	_ConfigureBinaryDirectory()
_ConfigurationCheckQuartusVersion()	(ToolChain.Aldec.RivieraPRO.Configuration
(ToolChain.Intel.Quartus.Configuration	method), 357
method), 421	_ConfigureBinaryDirectory()
_ConfigurationCheckRivieraPROVersion()	(Tool Chain. Altera. Model Sim. Altera Edition Configuration
(ToolChain.Aldec.RivieraPRO.Configuration	method), 368
method), 357	_ConfigureBinaryDirectory()
_ConfigurationCheckVivadoVersion()	(ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
(ToolChain.Xilinx.Vivado.Configuration	method), 371
method), 477	_ConfigureBinaryDirectory()
_ConfigurationGetGitDirectory()	(ToolChain.Altera.ModelSim.Configuration
(ToolChain.Git.Configuration method),	method), 366
404	_ConfigureBinaryDirectory()
_ConfigurationGetModelSimVersion()	(ToolChain.Altera.Quartus.Configuration
(Tool Chain. Altera. Model Sim. Altera Edition Coulombia and the control of the	· ·
method), 368	_ConfigureBinaryDirectory()
_ConfigurationGetModelSimVersion()	(ToolChain.GHDL.Configuration method),
(ToolChain.Altera.ModelSim.AlteraStarterEdit	· ·
method), 371	_ConfigureBinaryDirectory()
_ConfigurationGetModelSimVersion()	(ToolChain.GTKWave.Configuration
(ToolChain.Altera.ModelSim.Configuration	method), 400
method), 366	_ConfigureBinaryDirectory()
_ConfigurationGetModelSimVersion()	(ToolChain.Git.Configuration method),
(ToolChain.Intel.ModelSim.Configuration	404
method), 413	_ConfigureBinaryDirectory()
_ConfigurationGetModelSimVersion()	(ToolChain.Intel.ModelSim.Configuration
(ToolChain.Intel.ModelSim.IntelEditionConfig	
method), 416 _ConfigurationGetModelSimVersion()	_ConfigureBinaryDirectory() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
(ToolChain.Intel.ModelSim.IntelStarterEdition	· · · · · · · · · · · · · · · · · · ·
method), 418	_ConfigureBinaryDirectory()
_ConfigurationInstallGitFilters()	(ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
(ToolChain.Git.Configuration method),	method), 418
404	_ConfigureBinaryDirectory()
_ConfigurationInstallGitHooks()	(ToolChain.Intel.Quartus.Configuration
(ToolChain.Git.Configuration method),	method), 421
404	_ConfigureBinaryDirectory()

```
(ToolChain.Lattice.Diamond.Configuration
                                                                                   _ConfigureEdition() (ToolChain.Intel.Quartus.Configuration
              method), 426
                                                                                                 method), 421
_ConfigureBinaryDirectory()
                                                                                   _ConfigureEdition() (ToolChain.Lattice.Diamond.Configuration
              (ToolChain.Lattice.Synplify.Configuration
                                                                                                 method), 427
              method), 432
                                                                                   _ConfigureEdition() (ToolChain.Lattice.Synplify.Configuration
_ConfigureBinaryDirectory()
                                                                                                  method), 432
              (ToolChain.Mentor.ModelSim.Configuration
                                                                                   _ConfigureEdition() (ToolChain.Mentor.ModelSim.Configuration
              method), 438
                                                                                                  method), 438
_ConfigureBinaryDirectory()
                                                                                    _ConfigureEdition() (ToolChain.Mentor.ModelSim.ModelSimPEConfigu
              (ToolChain.Mentor.ModelSim.ModelSimPEConfigurationmethod), 439
              method), 441
                                                                                   \_Configure Edition () \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure Edition ()) \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure Edition ()) \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure Edition ()) \ (Tool Chain. Mentor. Model Sim. M
_ConfigureBinaryDirectory()
                                                                                                 method), 441
              (ToolChain.Mentor.ModelSim.ModelSimSE32CothingingaticFidition() (ToolChain.Mentor.ModelSim.ModelSimSE64Confi
              method), 443
                                                                                                 method), 444
_ConfigureBinaryDirectory()
                                                                                    \_Configure Edition () \, (Tool Chain. Mentor. Questa Sim. Configuration
              (ToolChain.Mentor.ModelSim.ModelSimSE64Configurationthod), 456
              method), 445
                                                                                   _ConfigureEdition()
                                                                                                                       (ToolChain.PoC.Configuration
_ConfigureBinaryDirectory()
                                                                                                 method), 461
              (ToolChain.Mentor.QuestaSim.Configuration
                                                                                   _ConfigureEdition()
                                                                                                                       (ToolChain.ToolConfiguration
                                                                                                  method), 493
              method), 456
_ConfigureBinaryDirectory()
                                                                                   _ConfigureEdition() (ToolChain.Xilinx.ISE.Configuration
              (ToolChain.PoC.Configuration
                                                                  method),
                                                                                                 method), 468
              461
                                                                                   _ConfigureEdition() (ToolChain.Xilinx.Vivado.Configuration
_ConfigureBinaryDirectory()
                                                                                                 method), 477
              (ToolChain.ToolConfiguration
                                                                                   _ConfigureInstallationDirectory()
                                                                  method),
              493
                                                                                                 (ToolChain.Aldec.ActiveHDL.Configuration
_ConfigureBinaryDirectory()
                                                                                                  method), 350
              (ToolChain.Xilinx.ISE.Configuration
                                                                                   ConfigureInstallationDirectory()
              method), 468
                                                                                                  (ToolChain.Aldec.Configuration
                                                                                                                                                      method),
_ConfigureBinaryDirectory()
              (ToolChain.Xilinx.Vivado.Configuration
                                                                                   _ConfigureInstallationDirectory()
              method), 477
                                                                                                  (ToolChain.Aldec.RivieraPRO.Configuration
_ConfigureDefaultTools()
                                           (ToolChain.Configurator
                                                                                                 method), 357
              method), 496
                                                                                   _ConfigureInstallationDirectory()
_ConfigureEdition() (ToolChain.Aldec.ActiveHDL.Configuration
                                                                                                 (ToolChain.Altera.Configuration
                                                                                                                                                      method),
              method), 349
_ConfigureEdition() (ToolChain.Aldec.RivieraPRO.ConfigureInstallationDirectory()
              method), 357
                                                                                                  (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_ConfigureEdition() (ToolChain.Altera.ModelSim.AlteraEditionConfigureation68
                                                                                   _ConfigureInstallationDirectory()
              method), 368
_ConfigureEdition() (ToolChain.Altera.ModelSim.AlteraStarterEdit(TioClOMigiurAttera.ModelSim.AlteraStarterEditionConfiguration
                                                                                                 method), 371
              method), 371
_ConfigureEdition() (ToolChain.Altera.ModelSim.ConfigureInstallationDirectory()
                                                                                                  (ToolChain.Altera.ModelSim.Configuration
              method), 365
_ConfigureEdition() (ToolChain.Altera.Quartus.Configuration
                                                                                                 method), 366
              method), 374
                                                                                   _ConfigureInstallationDirectory()
_ConfigureEdition() (ToolChain.GHDL.Configuration
                                                                                                  (ToolChain.Altera.Quartus.Configuration
              method), 384
                                                                                                 method), 374
_ConfigureEdition() (ToolChain.GTKWave.Configuration_ConfigureInstallationDirectory()
              method), 400
                                                                                                 (ToolChain.Configuration method), 490
_ConfigureEdition()
                                    (ToolChain.Git.Configuration _ConfigureInstallationDirectory()
                                                                                                  (ToolChain.GHDL.Configuration
              method), 404
                                                                                                                                                      method),
_ConfigureEdition() (ToolChain.Intel.ModelSim.Configuration
                                                                                                  384
                                                                                    _ConfigureInstallationDirectory()
              method), 412
_ConfigureEdition() (ToolChain.Intel.ModelSim.IntelEditionConfig(FatibGhain.GTKWave.Configuration
              method), 416
                                                                                                 method), 401
_ConfigureEdition() (ToolChain.Intel.ModelSim.IntelStarteCodifigureInstaglarationDirectory()
              method), 418
                                                                                                  (ToolChain.Git.Configuration
                                                                                                                                                      method),
```

404	_ConfigureInstallationDirectory()
_ConfigureInstallationDirectory()	(ToolChain.Xilinx.ISE.Configuration
(ToolChain.Intel.Configuration method),	method), 468
425	_ConfigureInstallationDirectory()
_ConfigureInstallationDirectory()	(ToolChain.Xilinx.Vivado.Configuration
(ToolChain.Intel.ModelSim.Configuration	method), 477
method), 413	_ConfigureScriptDirectory()
_ConfigureInstallationDirectory()	(ToolChain.GHDL.Configuration method),
(ToolChain.Intel.ModelSim.IntelEditionConfig	guration 382
method), 416	_ConfigureTools() (ToolChain.Configurator method),
_ConfigureInstallationDirectory()	496
(ToolChain.Intel.ModelSim.IntelStarterEdition	nCathoniguation() (ToolChain.Aldec.ActiveHDL.Configuration
method), 418	method), 350
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Aldec.RivieraPRO.Configuration
(ToolChain.Intel.Quartus.Configuration	method), 357
method), 421	$\_Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera Edition Configure Version () \ (Tool Chain. Altera. Model Sim. Altera. $
_ConfigureInstallationDirectory()	method), 368
(ToolChain.Lattice.Configuration method),	$\_Configure Version() \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configure Version()) \ (Tool Chain. Altera. Model Sim. Model Sim. Altera. Model Sim. Model Sim. Altera. Model Sim. Altera. Model Sim. Alt$
434	method), 371
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Altera.ModelSim.Configuration
(ToolChain.Lattice.Diamond.Configuration	method), 366
method), 427	_ConfigureVersion() (ToolChain.Altera.Quartus.Configuration
_ConfigureInstallationDirectory()	method), 374
(ToolChain.Lattice.Synplify.Configuration	_ConfigureVersion() (ToolChain.GHDL.Configuration
method), 432	method), 384
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.GTKWave.Configuration
(ToolChain.Mentor.Configuration method),	method), 401
459	_ConfigureVersion() (ToolChain.Git.Configuration
_ConfigureInstallationDirectory()	method), 405
(ToolChain.Mentor.ModelSim.Configuration	_ConfigureVersion() (ToolChain.Intel.ModelSim.Configuration
method), 438	method), 413
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
(ToolChain.Mentor.ModelSim.ModelSimPEC	onfigurationmethod), 416
method), 441	$\_Configure Version() \ (Tool Chain. Intel. Model Sim. Intel Starter Edition Configure Version()) \ (Tool Chain. Intel Starter Edit$
_ConfigureInstallationDirectory()	method), 418
(ToolChain.Mentor.ModelSim.ModelSimSE32	Catainguigutie Version() (Tool Chain. Intel. Quartus. Configuration
method), 443	method), 421
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Lattice.Diamond.Configuration
(ToolChain.Mentor.ModelSim.ModelSimSE64	
method), 445	_ConfigureVersion() (ToolChain.Lattice.Synplify.Configuration
_ConfigureInstallationDirectory()	method), 432
(ToolChain.Mentor.QuestaSim.Configuration	_ConfigureVersion() (ToolChain.Mentor.ModelSim.Configuration
method), 456	method), 438
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Mentor.ModelSim.ModelSimPEConfigureVersion() (ToolChain.Mentor.ModelSim.ModelSim.ModelSimPEConfigureVersion() (ToolChain.Mentor.ModelSim.ModelSim.Mentor.ModelSim.Mentor.ModelSim.Mentor.Men
(ToolChain.PoC.Configuration method),	method), 441
461	_ConfigureVersion() (ToolChain.Mentor.ModelSim.ModelSimSE32Confi
_ConfigureInstallationDirectory()	method), 443
(ToolChain.Synopsys.Configuration	_ConfigureVersion() (ToolChain.Mentor.ModelSim.ModelSimSE64Confi
method), 464	method), 445
_ConfigureInstallationDirectory()	_ConfigureVersion() (ToolChain.Mentor.QuestaSim.Configuration
(ToolChain.ToolConfiguration method),	method), 457
494	_ConfigureVersion() (ToolChain.PoC.Configuration
_ConfigureInstallationDirectory()	method), 461
(ToolChain.VendorConfiguration method),	_ConfigureVersion() (ToolChain.ToolConfiguration
492	method), 493
_ConfigureInstallationDirectory()	_Configure Version() (ToolChain.Xilinx.ISE.Configuration
(ToolChain.Xilinx.Configuration method),	method), 468
486	_ConfigureVersion() (ToolChain.Xilinx.Vivado.Configuration

method), 477		method), 290	
_CreatePoCProject() (Base.Shared.Shared	method),	_DecodeLatticeLCM() (DataBase.Conf method), 290	ig.Device
_CreatePoCProject() (Compiler.Compiler met _CreatePoCProject() (Compiler.ISECompiler.		_DecodeLatticeLFE() (DataBase.Conf method), 290	ig.Device
method), 268	•	_DecodeXilinx() (DataBase.Config.Device	method),
_CreatePoCProject()     piler.LSECompiler.Compiler	(Commethod),	290 _DefaultAttributehandler	
270 _CreatePoCProject()	(Com-	(lib.pyAttribute.ArgParseAttributes. attribute), 517	DefaultAttribute
piler.QuartusCompiler.Compiler	method),	_Evaluate() (DataBase.Solution.FileListFile 309	method),
_CreatePoCProject()	(Com-	_Evaluate() (Parser.FilesParser.FilesPar	rserMixIn
piler.VivadoCompiler.Compiler 273	method),	method), 326 _EvaluatePath() (DataBase.Solution.Fi	leListFile
_CreatePoCProject()	(Com-	method), 309	
piler.XCICompiler.Compiler 275	method),	_EvaluatePath() (Parser.FilesParser.FilesParmethod), 326	rserMixIn
_CreatePoCProject()	(Com-	_ExecuteCopyTasks() (Compiler.Compiler	method),
piler.XCOCompiler.Compiler	method),	282	(Ca
277 _CreatePoCProject()	(Com-	_ExecuteCopyTasks()     piler.ISECompiler.Compiler	(Com- method),
piler.XSTCompiler.Compiler	method),	268	method),
279	memou),	_ExecuteCopyTasks()	(Com-
_CreatePoCProject()	(Simula-	piler.LSECompiler.Compiler	method),
tor.ActiveHDLSimulator.Simulator	•	270	,
333	,,	_ExecuteCopyTasks()	(Com-
_CreatePoCProject()	(Simula-	piler.QuartusCompiler.Compiler	method),
tor.CocotbSimulator.Simulator	method),	272	
334		_ExecuteCopyTasks()	(Com-
_CreatePoCProject()	(Simula-	piler.VivadoCompiler.Compiler	method),
tor.GHDLSimulator.Simulator	method),	273	
336		_ExecuteCopyTasks()	(Com-
_CreatePoCProject()	(Simula-	piler.XCICompiler.Compiler	method),
tor.ISESimulator.Simulator method		275	
_CreatePoCProject()	(Simula-	_ExecuteCopyTasks()	(Com-
tor.ModelSimSimulator.Simulator	method),	piler.XCOCompiler.Compiler	method),
339	(C) 1	277	<b>(</b> C
_CreatePoCProject()	(Simula-	_ExecuteCopyTasks()	(Com-
tor.QuestaSimulator.Simulator 341	method),	piler.XSTCompiler.Compiler 279	method),
_CreatePoCProject() (Simulator.Simulator 346	method),	_ExecuteDeleteTasks() (Compiler.Compiler 282	method),
_CreatePoCProject()	(Simula-	_ExecuteDeleteTasks()	(Com-
tor.VivadoSimulator.Simulator	method),	piler.ISECompiler.Compiler	method),
342		268	
_DEFAULT_INTERPOLATION		_ExecuteDeleteTasks()	(Com-
(lib.ExtendedConfigParser.Extended	dConfigPar	ser piler.LSECompiler.Compiler	method),
attribute), 508		270	
_DecodeAltera() (DataBase.Config.Device	method),		(Com-
290 _DecodeGeneric() (DataBase.Config.Device	method),	piler.QuartusCompiler.Compiler 272	method),
290	**	_ExecuteDeleteTasks()	(Com-
_DecodeLatticeECP3() (DataBase.Conf method), 290	ig.Device	piler.VivadoCompiler.Compiler 273	method),
_DecodeLatticeECP5() (DataBase.Conf	ig.Device	_ExecuteDeleteTasks()	(Com-
method), 290	-	piler.XCICompiler.Compiler	method),
_DecodeLatticeICE() (DataBase.Conf	ig.Device	275	

_ExecuteDeleteTasks()	(Com-	attribute), 475
piler.XCOCompiler.Compiler	method),	_FileType (ToolChain.Xilinx.Vivado.VivadoProjectFile
277	,,	attribute), 484
_ExecuteDeleteTasks()	(Com-	$\_File Type \ (Tool Chain. Xilinx. Vivado. Xilinx Design Constraint File$
piler.XSTCompiler.Compiler	method),	attribute), 484
279		_FlagsArithmeticMixinbits (Base.Project.FileTypes
_ExecuteReplaceTasks() (Compiler.Compil	er metnoa),	attribute), 258 _FlagsArithmeticMixinbits
_ExecuteReplaceTasks()	(Com-	(DataBase.Entity.BaseFlags attribute),
piler.ISECompiler.Compiler	method),	292
268	,,	_FlagsArithmeticMixinbits
_ExecuteReplaceTasks()	(Com-	(DataBase.Entity.NetlistKind attribute),
piler.LSECompiler.Compiler	method),	293
270	<b>(C</b>	_FlagsArithmeticMixinbits
_ExecuteReplaceTasks()	(Com-	(DataBase.Entity.TestbenchKind attribute), 292
piler.QuartusCompiler.Compiler 272	method),	_FlagsArithmeticMixinbits (Simula-
_ExecuteReplaceTasks()	(Com-	tor.SimulationSteps attribute), 344
piler.VivadoCompiler.Compiler	method),	_FlagsArithmeticMixincreate_flags_instance()
273		(Base.Project.FileTypes method), 258
_ExecuteReplaceTasks()	(Com-	$\_FlagsArithmeticMixin\_\_create\_flags\_instance()$
piler.XCICompiler.Compiler	method),	(DataBase.Entity.BaseFlags method), 292
275	(C)	_FlagsArithmeticMixincreate_flags_instance()
_ExecuteReplaceTasks() piler.XCOCompiler.Compiler	(Com- method),	(DataBase.Entity.NetlistKind method), 293 _FlagsArithmeticMixincreate_flags_instance()
277	memou),	(DataBase.Entity.TestbenchKind method),
_ExecuteReplaceTasks()	(Com-	292
piler.XSTCompiler.Compiler	method),	_FlagsArithmeticMixincreate_flags_instance() (Sim-
279		ulator.SimulationSteps method), 344
_FileType (Base.Project.CocotbSourceFile	e attribute),	_Flagsinternal_str() (Base.Project.FileTypes
265 _FileType (Base.Project.ConstraintFile attri	buta) 262	method), 258 _Flagsinternal_str() (DataBase.Entity.BaseFlags
_FileType (Base.Project.Constraint**ne attri- _FileType (Base.Project.File attribute), 262	.bute), 202	method), 292
_FileType (Base.Project.ProjectFile attribut	e), 262	_Flagsinternal_str() (DataBase.Entity.NetlistKind
_FileType (Base.Project.PythonSourceFile		method), 293
264		$\_Flags\_\_internal\_str()  (DataBase.Entity.TestbenchKind$
_FileType (Base.Project.SettingsFile attribu		method), 292
_FileType (Base.Project.SourceFile attribute		_Flagsinternal_str() (Simulator.SimulationSteps
_FileType (Base.Project.VHDLSourceFile 263	attribute),	method), 344 _GenerateXilinxProjectFileContent() (Com-
_FileType (Base.Project.VerilogSourceFile	e attribute)	piler.XSTCompiler.Compiler method),
264	, auti10 at 6),	279
_FileType (DataBase.Solution.FileListFile	attribute),	_GenerateXilinxProjectFileContent() (Simula-
309		tor.ISESimulator.Simulator method), 338
_FileType (DataBase.Solution.RulesFile att		_GenerateXilinxProjectFileContent() (Simula-
_FileType (ToolChain.Altera.Quartus.Quart attribute), 378	usProjectFile	tor.VivadoSimulator.Simulator method), 342
_FileType (ToolChain.Altera.Quartus.Qua	rtusSettings	_GenerateXilinxProjectFileContent()
attribute), 378	rtussettings	(ToolChain.Xilinx.XilinxProjectExportMixIn
_FileType (ToolChain.Lattice.Diamond.Syn	nthesisArgume	•
attribute), 430		_GetConfiguredEditions()
_FileType (ToolChain.Lattice.LatticeDesign	nConstraintFil	
attribute), 435		method), 447
_FileType (ToolChain.Synopsys.SynopsysDattribute), 464	esignConstra	in Get Configured Editions() (Tool Chain. Tool Selector method), 495
_FileType (ToolChain.Xilinx.ISE.ISI	EProjectFile	_GetDefaultEdition() (ToolChain.Aldec.ActiveHDL.Configuration
attribute), 474	22 10,0001110	method), 350
_FileType (ToolChain.Xilinx.ISE.UserCo	onstraintFile	$\_GetDefaultEdition()  (ToolChain. Aldec. Riviera PRO. Configuration$
		_

```
method), 357
                                                                                                  (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_GetDefaultEdition() (ToolChain.Altera.ModelSim.AlteraEditionConfigurationG
              method), 369
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Altera.ModelSim.AlteraStarterEdifToodCohaiiguAltima.ModelSim.AlteraStarterEditionConfiguration
              method), 371
                                                                                                  method), 371
GetDefaultEdition() (ToolChain.Altera.ModelSim.ConfigurationfaultInstallationDirectory()
              method), 366
                                                                                                  (ToolChain.Altera.ModelSim.Configuration
                                                                                                  method), 366
GetDefaultEdition() (ToolChain.Altera.Quartus.Configuration
              method), 374
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.GHDL.Configuration
                                                                                                  (ToolChain.Altera.Quartus.Configuration
              method), 384
                                                                                                  method), 374
_GetDefaultEdition() (ToolChain.GTKWave.ConfigurationGetDefaultInstallationDirectory()
                                                                                                  (ToolChain.Configuration method), 490
              method), 401
_GetDefaultEdition()
                                     (ToolChain.Git.Configuration _GetDefaultInstallationDirectory()
                                                                                                  (ToolChain.GHDL.Configuration method),
              method), 405
_GetDefaultEdition() (ToolChain.Intel.ModelSim.Configuration
              method), 413
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Intel.ModelSim.IntelEditionConfigTootGhain.GTKWave.Configuration
                                                                                                  method), 399
              method), 416
_GetDefaultEdition() (ToolChain.Intel.ModelSim.IntelStartGetDiefantClassicalIntelDirectory()
              method), 418
                                                                                                  (ToolChain.Git.Configuration
                                                                                                                                                        method),
_GetDefaultEdition() (ToolChain.Intel.Quartus.Configuration
                                                                                                  403
              method), 421
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Lattice.Diamond.Configuration
                                                                                                  (ToolChain.Intel.Configuration
                                                                                                                                                        method),
              method), 428
_GetDefaultEdition() (ToolChain.Lattice.Synplify.ConfigurateODefaultInstallationDirectory()
              method), 432
                                                                                                  (ToolChain.Intel.ModelSim.Configuration
GetDefaultEdition() (ToolChain.Mentor.ModelSim.Configuration method), 413
              method), 438
                                                                                     GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Mentor.ModelSim.ModelSimPEC@ThirdCitationIntel.ModelSim.IntelEditionConfiguration
                                                                                                  method), 416
              method), 441
_GetDefaultEdition() (ToolChain.Mentor.ModelSim.ModelSim.ModelSim.Mentor.ModelSim.ModelSim.ModelSim.Mentor.ModelSim.ModelSim.Mentor.ModelSim.ModelSim.Mentor.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim.ModelSim
              method), 443
                                                                                                  (Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration\\
_GetDefaultEdition() (ToolChain.Mentor.ModelSim.ModelSimSE646ethfig)uration
              method), 445
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Mentor.QuestaSim.Configuration (ToolChain.Intel.Quartus.Configuration
              method), 457
                                                                                                  method), 421
_GetDefaultEdition()
                                   (ToolChain.PoC.Configuration
                                                                                   _GetDefaultInstallationDirectory()
              method), 461
                                                                                                  (ToolChain.Lattice.Configuration
_GetDefaultEdition()
                                   (ToolChain.ToolConfiguration
                                                                                                  433
              method), 493
                                                                                    _GetDefaultInstallationDirectory()
_GetDefaultEdition() (ToolChain.Xilinx.ISE.Configuration
                                                                                                  (ToolChain.Lattice.Diamond.Configuration
              method), 468
                                                                                                  method), 428
_GetDefaultEdition() (ToolChain.Xilinx.Vivado.ConfigurattortDefaultInstallationDirectory()
                                                                                                  (ToolChain.Lattice.Synplify.Configuration
              method), 478
_GetDefaultInstallationDirectory()
                                                                                                  method), 432
              (ToolChain.Aldec.ActiveHDL.Configuration
                                                                                    _GetDefaultInstallationDirectory()
              method), 350
                                                                                                  (ToolChain.Mentor.Configuration
GetDefaultInstallationDirectory()
              (ToolChain.Aldec.Configuration
                                                                                    _GetDefaultInstallationDirectory()
                                                                   method),
                                                                                                  (ToolChain.Mentor.ModelSim.Configuration
_GetDefaultInstallationDirectory()
                                                                                                  method), 438
                                                                                   _GetDefaultInstallationDirectory()
              (Tool Chain. Aldec. Riviera PRO. Configuration\\
              method), 357
                                                                                                  (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
_GetDefaultInstallationDirectory()
                                                                                                  method), 441
              (ToolChain.Altera.Configuration
                                                                                   _GetDefaultInstallationDirectory()
                                                                   method),
              379
                                                                                                  (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configuration\\
_GetDefaultInstallationDirectory()
                                                                                                  method), 443
```

_GetDefaultInstallationDirectory()	method), 401
(ToolChain.Mentor.ModelSim.ModelSimSE64	Contiguration Value()
method), 446	(ToolChain.Git.Configuration method),
_GetDefaultInstallationDirectory()	405
(ToolChain.Mentor.QuestaSim.Configuration	_GetDefaultOptionValue()
method), 457	(ToolChain.Intel.Configuration method),
_GetDefaultInstallationDirectory()	425
(ToolChain.PoC.Configuration method),	_GetDefaultOptionValue()
461	(ToolChain.Intel.ModelSim.Configuration
_GetDefaultInstallationDirectory()	method), 414
(ToolChain.Synopsys.Configuration	_GetDefaultOptionValue()
method), 462	(ToolChain.Intel.ModelSim.IntelEditionConfiguration
_GetDefaultInstallationDirectory()	method), 416
(ToolChain.ToolConfiguration method),	_GetDefaultOptionValue()
494	(ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
_GetDefaultInstallationDirectory()	method), 418
(ToolChain.VendorConfiguration method),	_GetDefaultOptionValue()
492	(ToolChain.Intel.Quartus.Configuration
_GetDefaultInstallationDirectory()	method), 421
(ToolChain.Xilinx.Configuration method),	_GetDefaultOptionValue()
485	(ToolChain.Lattice.Configuration method),
_GetDefaultInstallationDirectory()	434
(ToolChain.Xilinx.ISE.Configuration	_GetDefaultOptionValue()
method), 468	(ToolChain.Lattice.Diamond.Configuration
_GetDefaultInstallationDirectory()	method), 428
(ToolChain.Xilinx.Vivado.Configuration	_GetDefaultOptionValue()
method), 478	(ToolChain.Lattice.Synplify.Configuration
_GetDefaultOptionValue()	method), 432
(ToolChain.Aldec.ActiveHDL.Configuration	_GetDefaultOptionValue()
method), 350	(ToolChain.Mentor.Configuration method),
_GetDefaultOptionValue()	459
· · · · · · · · · · · · · · · · · · ·	_GetDefaultOptionValue()
363	(ToolChain.Mentor.ModelSim.Configuration
_GetDefaultOptionValue()	method), 439
(ToolChain.Aldec.RivieraPRO.Configuration	
method), 357	(ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
_GetDefaultOptionValue()	method), 441
	_GetDefaultOptionValue()
381	(ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
_GetDefaultOptionValue()	method), 443
(ToolChain.Altera.ModelSim.AlteraEditionCo	
method), 369	(ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
_GetDefaultOptionValue()	method), 446
(ToolChain.Altera.ModelSim.AlteraStarterEdit	ion Control of the Co
method), 371	(ToolChain.Mentor.QuestaSim.Configuration
_GetDefaultOptionValue()	method), 457
(ToolChain.Altera.ModelSim.Configuration	_GetDefaultOptionValue()
method), 366	(ToolChain.PoC.Configuration method),
_GetDefaultOptionValue()	461
(ToolChain.Altera.Quartus.Configuration	_GetDefaultOptionValue()
method), 374	(ToolChain.Synopsys.Configuration
_GetDefaultOptionValue() (ToolChain.Configuration	method), 464
method), 490	_GetDefaultOptionValue()
_GetDefaultOptionValue()	(ToolChain.ToolConfiguration method),
(ToolChain.GHDL.Configuration method),	494
384	_GetDefaultOptionValue()
_GetDefaultOptionValue()	(ToolChain.VendorConfiguration method),
(ToolChain GTK Wave Configuration	402

_GetDefaultOptionValue()	266	
	LParameters() (Compiler.Compiler 283	method),
_GetDefaultOptionValue()GetHDl	LParameters()	(Com-
(ToolChain.Xilinx.ISE.Configuration	piler.ISECompiler.Compiler	method),
method), 468	268	
_GetDefaultOptionValue() _GetHDl	LParameters()	(Com-
(ToolChain.Xilinx.Vivado.Configuration	piler.LSECompiler.Compiler	method),
method), 478	270	
_GetDefaultVersion() (ToolChain.Aldec.ActiveHDL.ConfigurathD)	LParameters()	(Com-
method), 350		method),
_GetDefaultVersion() (ToolChain.Aldec.RivieraPRO.Configuration	1 1	<i>"</i>
· · · · · · · · · · · · · · · · · · ·	LParameters()	(Com-
_GetDefaultVersion() (ToolChain.Altera.ModelSim.AlteraEditionC	**	method),
method), 369	273	<i>"</i>
_GetDefaultVersion() (ToolChain.Altera.ModelSim.Altera_StreettellDl	tilitario de la company de la	(Com-
method), 371	piler.XCICompiler.Compiler	method),
_GetDefaultVersion() (ToolChain.Altera.ModelSim.Configuration		
	LParameters()	(Com-
_GetDefaultVersion() (ToolChain.Altera.Quartus.Configuration	37	method),
method), 374	277	method),
_GetDefaultVersion() (ToolChain.GHDL.Configuration _GetHDl	= ' '	(Com-
method), 384	piler.XSTCompiler.Compiler	method),
_GetDefaultVersion() (ToolChain.GTKWave.Configuration	279	method),
	LParameters()	(Simula-
_GetDefaultVersion() (ToolChain.Git.Configuration	tor.ActiveHDLSimulator.Simulator	
method), 405	333	method),
_GetDefaultVersion() (ToolChain.Intel.ModelSim.ConfigurateoHDl		(Simula-
method), 414	tor.CocotbSimulator.Simulator	method),
		memod),
_GetDefaultVersion() (ToolChain.Intel.ModelSim.IntelEditionCon		(C:1-
	LParameters()	(Simula-
_GetDefaultVersion() (ToolChain.Intel.ModelSim.IntelStarterEdition	•	method),
method), 419	336	(G: 1
_GetDefaultVersion() (ToolChain.Intel.Quartus.ConfiguratiGetHDl		(Simula-
method), 421	tor.ISESimulator.Simulator method)	
_GetDefaultVersion() (ToolChain.Lattice.Diamond.ConfiguratiHiDl		(Simula-
method), 428	tor.ModelSimSimulator.Simulator	method),
	339	
	LParameters()	(Simula-
$\_GetDefaultVersion() \ (ToolChain. Mentor. ModelSim. Configuration \ Anti-Amount of the configuration \ Anti-Amount \ A$	=	method),
method), 439	341	
_GetDefaultVersion() (ToolChain.Mentor.ModelSim.		method),
method), 441	346	
_GetDefaultVersion() (ToolChain.Mentor.ModelSim.	B <b>PGamfigters()</b> on	(Simula-
method), 443	tor.VivadoSimulator.Simulator	method),
$\_GetDefaultVersion() \ (ToolChain.Mentor.ModelSim.ModelSim.SEndown) \ (ToolChain.Mentor.ModelSim.ModelSim.Mentor.ModelSim.Mentor.ModelSim.Mentor.ModelSim.Mentor.$	64€2onfiguration	
method), 446GetMod	delSimBinaryDirectory() (DataBa	ase.Query
$\_GetDefaultVersion() \ (ToolChain.Mentor.QuestaSim.Configuration \ Anti-Amount \ Ant$	n method), 316	
method), 457GetMod	delSimInstallationDirectory()	
_GetDefaultVersion() (ToolChain.PoC.Configuration	(DataBase.Query method), 316	
method), 461GetMod	delSimVersion()	
_GetDefaultVersion() (ToolChain.ToolConfiguration	(ToolChain.Altera.ModelSim.Altera	EditionConfiguration
method), 493	method), 369	C
_GetDefaultVersion() (ToolChain.Xilinx.ISE.ConfigurationGetMod	* *	
method), 468	(ToolChain.Altera.ModelSim.Altera	StarterEditionConfiguration
_GetDefaultVersion() (ToolChain.Xilinx.Vivado.Configuration	method), 371	
The state of the s	delSimVersion()	
_GetHDLParameters() (Base.Shared.Shared method),	(ToolChain.Altera.ModelSim.Config	guration
interior,	( 0 - 0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	D <b>201</b> -01

method), 366		336	
_GetModelSimVersion()		_GetTimeDeltaSinceLastEvent()	(Simula-
(ToolChain.Intel.ModelSim.Configu	ıration	tor.ISESimulator.Simulator method	), 338
method), 414		_GetTimeDeltaSinceLastEvent()	(Simula-
_GetModelSimVersion()		tor.ModelSimSimulator.Simulator	method),
(ToolChain.Intel.ModelSim.IntelEd	itionConfig	guration 339	
method), 416		_GetTimeDeltaSinceLastEvent()	(Simula-
_GetModelSimVersion()		tor.QuestaSimulator.Simulator	method),
(ToolChain.Intel.ModelSim.IntelSta	rterEdition		
method), 419		_GetTimeDeltaSinceLastEvent() (Simulator.	Simulator
_GetModelSimVersion()		method), 346	
(ToolChain.Mentor.ModelSim.Conf	iguration		(Simula-
method), 437		tor. Vivado Simulator. Simulator	method),
_GetModelSimVersion()		342	
(ToolChain.Mentor.ModelSim.Mod	elSimPECo		ase.Query
method), 441		method), 316	
_GetModelSimVersion()			ase.Query
(ToolChain.Mentor.ModelSim.Mod	elSimSE32		
method), 443		_IntelEditionConfigurationeditionName	
_GetModelSimVersion()		(ToolChain.Intel.ModelSim.IntelEd	litionConfiguration
(ToolChain.Mentor.ModelSim.Mod	elSimSE64		
method), 446		_IntelStarterEditionConfigurationeditionNa	
_GetModelSimVersion()	c	(ToolChain.Intel.ModelSim.IntelSta	arterEditionConfiguration
(ToolChain.Mentor.QuestaSim.Con	figuration	attribute), 419	1 1T . 1 . 1
method), 457	1.01 1	_KEYCRE (lib.ExtendedConfigParser.Extend	ledInterpolation
_GetTimeDeltaSinceLastEvent() (Base.Share	ed.Shared	attribute), 507	1 17 . 1 .!
method), 265	C	_KEYCRE2 (lib.ExtendedConfigParser.Exter	idedInterpolation
_GetTimeDeltaSinceLastEvent() (Compiler.	Compiler	attribute), 507	
method), 283	(C	_LazyLoadable_Load()	
_GetTimeDeltaSinceLastEvent()	(Com-	(DataBase.Entity.CocoTestbench 301	method),
piler.ISECompiler.Compiler 268	method),	_LazyLoadable_Load()	
_GetTimeDeltaSinceLastEvent()	(Com-	(DataBase.Entity.CoreGeneratorNe	tlict
piler.LSECompiler.Compiler	method),	method), 304	tilst
270	memou),	_LazyLoadable_Load() (DataBase.Entity.Lati	ticeNetlist
_GetTimeDeltaSinceLastEvent()	(Com-	method), 303	ileer (ethist
piler.QuartusCompiler.Compiler	method),	_LazyLoadable_Load()	
272	,,	(DataBase.Entity.LazyPathElement	method).
_GetTimeDeltaSinceLastEvent()	(Com-	299	111041104),
piler.VivadoCompiler.Compiler	method),	_LazyLoadable_Load() (DataBase.Ent	itv.Netlist
274	,,,	method), 301	
_GetTimeDeltaSinceLastEvent()	(Com-	_LazyLoadable_Load()	
piler.XCICompiler.Compiler	method),	(DataBase.Entity.QuartusNetlist	method),
275	,,	303	**
_GetTimeDeltaSinceLastEvent()	(Com-	_LazyLoadable_Load() (DataBase.Entity.	Testbench
piler.XCOCompiler.Compiler	method),	method), 300	
277		_LazyLoadable_Load()	
_GetTimeDeltaSinceLastEvent()	(Com-	(DataBase.Entity.VHDLTestbench	method),
piler.XSTCompiler.Compiler	method),	300	
279		_LazyLoadable_Load()	
_GetTimeDeltaSinceLastEvent()	(Simula-	(DataBase.Entity.VivadoNetlist	method),
tor.ActiveHDLSimulator.Simulator	method),	304	
333		_LazyLoadable_Load() (DataBase.Entity.	XstNetlist
_GetTimeDeltaSinceLastEvent()	(Simula-	method), 302	
tor.CocotbSimulator.Simulator	method),	_LazyLoadable_Load() (DataBase.Solu	ition.Base
334		method), 305	
_GetTimeDeltaSinceLastEvent()	(Simula-	_LazyLoadable_Load() (DataBase.Solution.I	SEProject
tor.GHDLSimulator.Simulator	method),	method), 307	

\_LazyLoadable\_Load() \_NamespaceRoot\_\_POCRoot\_Name (DataBase.Solution.LatticeProject method), (DataBase.Entity.NamespaceRoot attribute), \_LazyLoadable\_Load() \_NamespaceRoot\_\_POCRoot\_SectionName (DataBase.Solution.Project method), 307 (DataBase.Entity.NamespaceRoot attribute), \_LazyLoadable\_Load() (DataBase.Solution.QuartusProject method),  $\_OPT\_NV\_TMPL\ (lib. Extended Config Parser. Extended Config Parser$ attribute), 508 \_LazyLoadable\_Load() (DataBase.Solution.Repository \_OPT\_TMPL (lib.ExtendedConfigParser.ExtendedConfigParser method), 306 attribute), 508 \_LazyLoadable\_Load() (DataBase.Solution.Solution \_POC\_BOUNDARY (Base.Executable.Executable atmethod), 306 tribute), 255 \_POC\_BOUNDARY (ToolChain.Aldec.ActiveHDL.VHDLCompiler \_LazyLoadable\_Load() (DataBase.Solution.VivadoProject method), attribute), 353  $\_POC\_BOUNDARY\ (ToolChain. Aldec. Active HDL. VHDLLibrary Tool$ \_LazyLoadable\_Load() (lib.Decorators.ILazyLoadable attribute), 352 method), 506 POC BOUNDARY (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSin \_Load() (DataBase.Entity.AskWildCard method), 298 attribute), 354 \_Load() (DataBase.Entity.CocoTestbench method), 301 \_POC\_BOUNDARY (ToolChain.Aldec.RivieraPRO.VHDLCompiler (DataBase.Entity.CoreGeneratorNetlist attribute), 360 method), 304 \_POC\_BOUNDARY (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool \_Load() (DataBase.Entity.IPCore method), 299 attribute), 358 \_Load() (DataBase.Entity.LatticeNetlist method), 303 \_POC\_BOUNDARY (ToolChain.Aldec.RivieraPRO.VHDLSimulator \_Load() (DataBase.Entity.LazyPathElement method), attribute), 361 300 \_POC\_BOUNDARY (ToolChain.Altera.Quartus.Map \_Load() (DataBase.Entity.Library method), 296 attribute), 376 Load() (DataBase.Entity.Namespace method), 295 POC BOUNDARY (ToolChain.Altera.Quartus.TclShell Load() (DataBase.Entity.Netlist method), 302 attribute), 377 \_Load() (DataBase.Entity.PathElement method), 295 POC BOUNDARY (ToolChain.GHDL.GHDL Load() (DataBase.Entity.QuartusNetlist method), 303 attribute), 387 \_Load() (DataBase.Entity.StarWildCard method), 297 \_POC\_BOUNDARY (ToolChain.GHDL.GHDLAnalyze \_Load() (DataBase.Entity.Testbench method), 300 attribute), 390 \_Load() (DataBase.Entity.VHDLTestbench method), \_POC\_BOUNDARY (ToolChain.GHDL.GHDLElaborate 301 attribute), 393 \_Load() (DataBase.Entity.VivadoNetlist method), 305 \_POC\_BOUNDARY (ToolChain.GHDL.GHDLRun \_Load() (DataBase.Entity.WildCard method), 297 attribute), 397 \_Load() (DataBase.Entity.XstNetlist method), 302 \_POC\_BOUNDARY (ToolChain.GNU.Make \_Load() (DataBase.Solution.Base method), 305 tribute), 398 \_Load() (DataBase.Solution.ISEProject method), 307 POC BOUNDARY (ToolChain.GTKWave.GTKWave \_Load() (DataBase.Solution.LatticeProject method), attribute), 402 \_POC\_BOUNDARY (ToolChain.Git.GitConfig tribute), 411 \_Load() (DataBase.Solution.Project method), 307 \_Load() (DataBase.Solution.QuartusProject method), POC BOUNDARY (ToolChain.Git.GitDescribe attribute), 409 \_Load() (DataBase.Solution.Repository method), 306 \_POC\_BOUNDARY (ToolChain.Git.GitRevList \_Load() (DataBase.Solution.Solution method), 306 attribute), 408 \_Load() (DataBase.Solution.VivadoProject method), \_POC\_BOUNDARY (ToolChain.Git.GitRevParse attribute), 407 Log MESSAGE FORMAT POC BOUNDARY (ToolChain.Git.GitSCM at-(Base.Logging.LogEntry attribute), 256 tribute), 406 \_Log\_MESSAGE\_FORMAT\_\_ (Base.Logging.Logger \_POC\_BOUNDARY (ToolChain.Intel.Quartus.Map atattribute), 256 tribute), 423 \_MutableMapping\_\_marker \_POC\_BOUNDARY (ToolChain.Lattice.Diamond.Synth (lib. Extended Config Parser. Extended Config Parserattribute), 429 attribute), 508 \_POC\_BOUNDARY (ToolChain.Mentor.ModelSim.VHDLCompiler \_MutableMapping\_\_marker attribute), 451  $(lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Config Parser. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{P}OC\_BOUNDARY} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{x}} \underline{\textbf{x}} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \underline{\textbf{x}} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \ (Tool Chain. Mentor. Model Sim. VHDL Library Tool) \ (lib. Extended Section Pro \underline{\textbf{x}} \ (Tool Chain. Mentor. Me$ attribute), 506 attribute), 448

_POC_BOUNDARY (ToolChain.Mentor.ModelSim.VHD	DLSimulat@77
attribute), 454	_ParseDeleteRules() (Com-
_POC_BOUNDARY (ToolChain.Windows.Cmd	piler.XSTCompiler.Compiler method),
attribute), 465	279
_POC_BOUNDARY (ToolChain.Xilinx.ISE.CoreGeneral attribute), 473	toParseReplaceRules() (Compiler.Compiler method), 282
_POC_BOUNDARY (ToolChain.Xilinx.ISE.Fuse at-	_ParseReplaceRules() (Com-
tribute), 470	piler.ISECompiler.Compiler method),
_POC_BOUNDARY (ToolChain.Xilinx.ISE.ISESimulate	
attribute), 471	_ParseReplaceRules() (Com-
_POC_BOUNDARY (ToolChain.Xilinx.ISE.Xst	piler.LSECompiler.Compiler method),
attribute), 472	270  Personal and Puller()  (Com-
· · · · · · · · · · · · · · · · · · ·	_ParseReplaceRules() (Com-
attribute), 483 _POC_BOUNDARY (ToolChain.Xilinx.Vivado.XElab	piler.QuartusCompiler.Compiler method), 272
attribute), 480	_ParseReplaceRules() (Com-
	•
_POC_BOUNDARY (ToolChain.Xilinx.Vivado.XSim attribute), 481	piler.VivadoCompiler.Compiler method), 274
_Parse() (DataBase.Solution.FileListFile method), 309	_ParseReplaceRules() (Com-
_Parse() (DataBase.Solution.RulesFile method), 310	piler.XCICompiler.Compiler method),
_Parse() (Parser.FilesParser.FilesParserMixIn method),	275
326	_ParseReplaceRules() (Com-
	•
_Parse() (Parser.RulesParser.RulesParserMixIn method), 332	piler.XCOCompiler.Compiler method), 277
_ParseCopyRules() (Compiler.Compiler method), 282	_ParseReplaceRules() (Com-
_ParseCopyRules() (Compiler.ISECompiler.Compiler method), 268	piler.XSTCompiler.Compiler method), 279
_ParseCopyRules() (Compiler.LSECompiler.Compiler	_PoCEntityTypes_parser() (in module
method), 270	DataBase.Entity), 305
_ParseCopyRules() (Compiler.QuartusCompiler.Compiler method),	_PosixFormat (Base.Executable.PathArgument attribute), 248
272	_Prepare() (Base.Shared.Shared method), 266
_ParseCopyRules() (Com-	_Prepare() (Compiler.Compiler method), 283
piler.VivadoCompiler.Compiler method),	_Prepare() (Compiler.ISECompiler.Compiler method),
274	268
_ParseCopyRules() (Compiler.XCICompiler.Compiler method), 275	_Prepare() (Compiler.LSECompiler.Compiler method), 270
method), 277	_Prepare() (Compiler.QuartusCompiler.Compiler method), 272
_ParseCopyRules() (Compiler.XSTCompiler.Compiler	_Prepare() (Compiler.VivadoCompiler.Compiler
method), 279	_i repare() (Compiler. vivado Compiler. Compiler
	method), 274
_ParseDeleteRules() (Compiler.Compiler method), 282	
	method), 274
_ParseDeleteRules() (Compiler.Compiler method), 282	method), 274 _Prepare() (Compiler.XCICompiler.Compiler method),
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274 _Prepare() (Compiler.XCICompiler.Compiler method), 275
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274 _Prepare() (Compiler.XCICompiler.Compiler method), 275 _Prepare() (Compiler.XCOCompiler.Compiler method), 277
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274 _Prepare() (Compiler.XCICompiler.Compiler method), 275 _Prepare() (Compiler.XCOCompiler.Compiler method), 277 _Prepare() (Compiler.XSTCompiler.Compiler method),
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator.
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.Compiler method), 272 _ParseDeleteRules() (Compiler.Compiler method), 272	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 272	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.S
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 274	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.Simulator method), 336
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.Compiler method), 274 _ParseDeleteRules() (Compiler.Compiler method), 274 _ParseDeleteRules() (Compiler.Compiler method), 274	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.Simulator method), 336  _Prepare() (Simulator.ISESimulator.Si
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.XCICompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.XCICompiler.Compiler method), method), method),	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.Simulator method), 336  _Prepare() (Simulator.ISESimulator.Simulator method), 338
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.Compiler method), 274 _ParseDeleteRules() (Compiler.XCICompiler.Compiler method), 275	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.Simulator method), 336  _Prepare() (Simulator.ISESimulator.Simulator method), 338  _Prepare() (Simulator.ModelSimSimulator.Simulato
_ParseDeleteRules() (Compiler.Compiler method), 282 _ParseDeleteRules() (Compiler.ISECompiler.Compiler method), 268 _ParseDeleteRules() (Compiler.LSECompiler.Compiler method), 270 _ParseDeleteRules() (Compiler.QuartusCompiler.Compiler method), 272 _ParseDeleteRules() (Compiler.VivadoCompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.XCICompiler.Compiler method), 274 _ParseDeleteRules() (Compiler.XCICompiler.Compiler method), method), method),	method), 274  _Prepare() (Compiler.XCICompiler.Compiler method), 275  _Prepare() (Compiler.XCOCompiler.Compiler method), 277  _Prepare() (Compiler.XSTCompiler.Compiler method), 279  _Prepare() (Simulator.ActiveHDLSimulator.Simulator method), 333  _Prepare() (Simulator.CocotbSimulator.Simulator method), 335  _Prepare() (Simulator.GHDLSimulator.Simulator method), 336  _Prepare() (Simulator.ISESimulator.Simulator method), 338

method), 341		_PrepareEnvironment()	(Com-
_Prepare() (Simulator.Simulator method), 347	pare() (Simulator.Simulator method), 347		method),
_Prepare() (Simulator.VivadoSimulator.Sim	nulator	274	
method), 342		_PrepareEnvironment()	(Com-
_PrepareCompiler() (Compiler.Compiler method		piler.XCICompiler.Compiler	method),
_PrepareCompiler() (Compiler.ISECompiler.Co	mpiler	275	(0
method), 267	mnilar	_PrepareEnvironment()	(Commethod),
_PrepareCompiler() (Compiler.LSECompiler.Comethod), 269	inpliei	piler.XCOCompiler.Compiler 277	memoa),
	(Com-	_PrepareEnvironment()	(Com-
_ 1 1	ethod),	piler.XSTCompiler.Compiler	method),
271	/,	279	,
_PrepareCompiler()	(Com-	_PrepareEnvironment()	(Simula-
piler.VivadoCompiler.Compiler me	ethod),	tor.ActiveHDLSimulator.Simulator	method),
272		333	
_PrepareCompiler() (Compiler.XCICompiler.Co	mpiler	_PrepareEnvironment()	(Simula-
method), 274		tor.CocotbSimulator.Simulator	method),
_ 1 1	(Com-	335	(0)
1 1	ethod),	_PrepareEnvironment()	(Simula-
276		tor.GHDLSimulator.Simulator	method),
_PrepareCompiler() (Compiler.XSTCompiler.Comethod), 278	mpiler	336 _PrepareEnvironment()	(Simula-
PrepareCompilerEnvironment() (Compiler.Co	mnilar	repareEnvironment() tor.ISESimulator.Simulator method)	•
method), 282	implici	_PrepareEnvironment()	, 556 (Simula-
**	(Com-	•	method),
• •	ethod),	339	memoa),
268	cuiou),	_PrepareEnvironment()	(Simula-
	(Com-	•	method),
• •	ethod),	341	
270		_PrepareEnvironment() (Simulator.Simulator	method),
- "	(Com-	347	
	ethod),	_PrepareEnvironment()	(Simula-
272		tor. Vivado Simulator. Simulator	method),
- "	(Com-	342	
	ethod),	_PrepareEnvironment_ChangeDirectory()	
274	(C	(Base.Shared.Shared method), 266	(C
_ 1		_PrepareEnvironment_ChangeDirectory()	(Com-
piler.XCICompiler.Compiler me	emou),	piler.Compiler method), 283 _PrepareEnvironment_ChangeDirectory()	(Com-
	(Com-	piler.ISECompiler.Compiler method	
- "	ethod),	_PrepareEnvironment_ChangeDirectory()	(Com-
277	cuiou),	piler.LSECompiler.Compiler method	
_PrepareCompilerEnvironment()	(Com-	_PrepareEnvironment_ChangeDirectory()	(Com-
	ethod),	piler.QuartusCompiler.Compiler	method),
279	, ,	272	
_PrepareEnvironment() (Base.Shared.Shared me	ethod),	_PrepareEnvironment_ChangeDirectory()	(Com-
265		piler.VivadoCompiler.Compiler	method),
_PrepareEnvironment() (Compiler.Compiler me	ethod),	274	
283		_PrepareEnvironment_ChangeDirectory()	(Com-
•	(Com-	piler.XCICompiler.Compiler method	
	ethod),	_PrepareEnvironment_ChangeDirectory()	(Com-
268	(C	piler.XCOCompiler.Compiler	method),
•	(Com-	277 Propose Environment, Change Directory	(Ca
piler.LSECompiler.Compiler me	ethod),	_PrepareEnvironment_ChangeDirectory()     piler.XSTCompiler.Compiler	(Com-
_, ,	(Com-	279	method),
	ethod),	_PrepareEnvironment_ChangeDirectory()	(Simula-
272	· · · · · · · · · · · · · · · · · · ·	tor.ActiveHDLSimulator.Simulator	
		25	,

333		lator.QuestaSimulator.Simulator	method),
_PrepareEnvironment_ChangeDirectory()	(Simula-	341	
tor.CocotbSimulator.Simulator	method),	_PrepareEnvironment_CreatingDirectory()	(Simula-
335		tor.Simulator method), 347	
_PrepareEnvironment_ChangeDirectory()	(Simula-	_PrepareEnvironment_CreatingDirectory()	(Simu-
tor.GHDLSimulator.Simulator	method),	lator.VivadoSimulator.Simulator	method),
336		342	
_PrepareEnvironment_ChangeDirectory()	(Simula-	_PrepareEnvironment_PurgeDirectory()	
tor.ISESimulator.Simulator method	), 338	(Base.Shared.Shared method), 266	
_PrepareEnvironment_ChangeDirectory()	(Simula-	_PrepareEnvironment_PurgeDirectory()	(Com-
tor.ModelSimSimulator.Simulator	method),	piler.Compiler method), 283	,
339	,,	_PrepareEnvironment_PurgeDirectory()	(Com-
_PrepareEnvironment_ChangeDirectory()	(Simula-	piler.ISECompiler.Compiler	method),
tor.QuestaSimulator.Simulator	method),	268	,
341	,,	_PrepareEnvironment_PurgeDirectory()	(Com-
_PrepareEnvironment_ChangeDirectory()	(Simula-	piler.LSECompiler.Compiler	method),
tor.Simulator method), 347	(	270	, ,
PrepareEnvironment_ChangeDirectory()	(Simula-	_PrepareEnvironment_PurgeDirectory()	(Com-
tor.VivadoSimulator.Simulator	method),	piler.QuartusCompiler.Compiler	method),
342	memoa),	272	memou),
_PrepareEnvironment_CreatingDirectory()		_PrepareEnvironment_PurgeDirectory()	(Com-
(Base.Shared.Shared method), 266		piler. VivadoCompiler. Compiler	method),
PrepareEnvironment_CreatingDirectory()	(Com-	274	memou),
piler.Compiler method), 283	(Com	_PrepareEnvironment_PurgeDirectory()	(Com-
_PrepareEnvironment_CreatingDirectory()	(Com-	piler.XCICompiler.Compiler	method),
piler.ISECompiler.Compiler method		276	memou),
PrepareEnvironment_CreatingDirectory()	(Com-	_PrepareEnvironment_PurgeDirectory()	(Com-
piler.LSECompiler.Compiler metho	•	piler.XCOCompiler.Compiler	method),
PrepareEnvironment_CreatingDirectory()	(Com-	277	memou),
piler.QuartusCompiler.Compiler	method),	_PrepareEnvironment_PurgeDirectory()	(Com
272	method),	piler.XSTCompiler.Compiler	(Commethod),
_PrepareEnvironment_CreatingDirectory()	(Com	279	memou),
piler.VivadoCompiler.Compiler	(Com- method),	_PrepareEnvironment_PurgeDirectory()	(Cimula
274	memou),	tor.ActiveHDLSimulator.Simulator	(Simula-
	(Com	333	memou),
_PrepareEnvironment_CreatingDirectory()	(Com-		(C:1-
piler.XCICompiler.Compiler metho		_PrepareEnvironment_PurgeDirectory()	(Simula-
_PrepareEnvironment_CreatingDirectory()	(Com-	tor.CocotbSimulator.Simulator	method),
piler.XCOCompiler.Compiler	method),	335	(C' 1.
277	<b>(C</b>	_PrepareEnvironment_PurgeDirectory()	(Simula-
_PrepareEnvironment_CreatingDirectory()	(Com-	tor.GHDLSimulator.Simulator	method),
piler.XSTCompiler.Compiler	method),	336	(C' 1
279	/O' 1	_PrepareEnvironment_PurgeDirectory()	(Simula-
_PrepareEnvironment_CreatingDirectory()	(Simula-	tor.ISESimulator.Simulator method)	
tor.ActiveHDLSimulator.Simulator	method),	_PrepareEnvironment_PurgeDirectory()	(Simula-
333	/ <b>G</b> !	tor.ModelSimSimulator.Simulator	method),
_PrepareEnvironment_CreatingDirectory()	(Simu-	339	
lator.CocotbSimulator.Simulator	method),	_PrepareEnvironment_PurgeDirectory()	(Simula-
335		tor.QuestaSimulator.Simulator	method),
_PrepareEnvironment_CreatingDirectory()	(Simu-	341	
lator.GHDLSimulator.Simulator	method),	_PrepareEnvironment_PurgeDirectory()	(Simula-
336		tor.Simulator method), 346	
_PrepareEnvironment_CreatingDirectory()	(Sim-	_PrepareEnvironment_PurgeDirectory()	(Simula-
ulator.ISESimulator.Simulator	method),	tor. Vivado Simulator. Simulator	method),
338		342	
_PrepareEnvironment_CreatingDirectory()	(Simula-	_PrepareSimulationEnvironment()	(Simula-
tor.ModelSimSimulator.Simulator	method),	tor.ActiveHDLSimulator.Simulator	method),
339		333	
_PrepareEnvironment_CreatingDirectory()	(Simu-	_PrepareSimulationEnvironment()	(Simula-

	d), _PrintAvailableEditions()
335	(ToolChain.Altera.ModelSim.Configuration
_PrepareSimulationEnvironment() (Simu	
tor.GHDLSimulator.Simulator method	,, <del>-</del>
336	(ToolChain.Altera.Quartus.Configuration
_PrepareSimulationEnvironment() (Simulator PrepareSimulator Simulator PrepareSimulator Prep	
tor.ISESimulator.Simulator method), 338 _PrepareSimulationEnvironment() (Simulator.SimulationEnvironment())	_PrintAvailableEditions() (ToolChain.AskMixIn
tor.ModelSimSimulator.Simulator method	
339	method), 490
_PrepareSimulationEnvironment() (Simu	
tor.QuestaSimulator.Simulator method	
341	_PrintAvailableEditions()
_PrepareSimulationEnvironment() (Simu	
tor.Simulator method), 346	384
_PrepareSimulationEnvironment() (Simu	aPrintAvailableEditions()
tor. Vivado Simulator. Simulator method	
342	method), 401
_PrepareSimulator() (Simu	aPrintAvailableEditions()
tor.ActiveHDLSimulator.Simulator method	d), (ToolChain.Git.Configuration method),
332	405
_PrepareSimulator() (Simu	
tor.CocotbSimulator.Simulator method	
334	425
_PrepareSimulator() (Simu	
tor.GHDLSimulator.Simulator method	,,
335	method), 414
	aPrintAvailableEditions()
tor.ISESimulator.Simulator method), 337	(ToolChain.Intel.ModelSim.IntelEditionConfiguration
_PrepareSimulator() (Simu	
tor.ModelSimSimulator.Simulator method	
338	(ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
_PrepareSimulator() (Simu	
tor.QuestaSimulator.Simulator method	,, = v
340 _PrepareSimulator() (Simulator.Simulator method	(ToolChain.Intel.Quartus.Configuration
346 _PrepareSimulator() (Simu	_PrintAvailableEditions() a- (ToolChain.Lattice.Configuration method),
_PrepareSimulator() (Simu tor.VivadoSimulator.Simulator metho	
341	_PrintAvailableEditions()
_PrintAvailableEditions()	(ToolChain.Lattice.Diamond.Configuration
(ToolChain.Aldec.ActiveHDL.Configuration	· · · · · · · · · · · · · · · · · · ·
method), 350	_PrintAvailableEditions()
_PrintAvailableEditions()	(ToolChain.Lattice.Synplify.Configuration
(ToolChain.Aldec.Configuration method	
363	_PrintAvailableEditions()
_PrintAvailableEditions()	(ToolChain.Mentor.Configuration method),
(ToolChain.Aldec.RivieraPRO.Configuration	· · · · · · · · · · · · · · · · · · ·
method), 357	_PrintAvailableEditions()
_PrintAvailableEditions()	(ToolChain.Mentor.ModelSim.Configuration
(ToolChain.Altera.Configuration method	d), method), 439
381	_PrintAvailableEditions()
_PrintAvailableEditions()	(Tool Chain. Mentor. Model Sim. Model Sim PEC on figuration
(ToolChain.Altera.ModelSim.AlteraEdition	Configuration method), 441
method), 369	_PrintAvailableEditions()
_PrintAvailableEditions()	(Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configuration
(Tool Chain. Altera. Model Sim. Altera Starter	
method), 371	_PrintAvailableEditions()

	Carright anitemt() (ToolChain.Synopsys.SynopsysDesignConstraintFile
method), 446	method), 464
_PrintAvailableEditions()	_ReadContent() (ToolChain.Xilinx.ISE.ISEProjectFile
(ToolChain.Mentor.ModelSim.Selector	method), 474
method), 447	_ReadContent() (ToolChain.Xilinx.ISE.UserConstraintFile
_PrintAvailableEditions()	method), 475
(ToolChain.Mentor.QuestaSim.Configuration	_ReadContent() (ToolChain.Xilinx.Vivado.VivadoProjectFile
method), 457	method), 484
_PrintAvailableEditions()	_ReadContent() (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile
(ToolChain.PoC.Configuration method),	method), 484
461 _PrintAvailableEditions()	_Resolve() (DataBase.Solution.FileListFile method),
(ToolChain.Synopsys.Configuration	_Resolve() (DataBase.Solution.RulesFile method), 310
method), 464	_Resolve() (Parser.FilesParser.FilesParserMixIn
_PrintAvailableEditions()	method), 326
(ToolChain.ToolConfiguration method),	_Resolve() (Parser.RulesParser.RulesParserMixIn
494	method), 332
	_ResolveRule() (DataBase.Solution.RulesFile method),
method), 496	310
_PrintAvailableEditions()	_ResolveRule() (Parser.RulesParser.RulesParserMixIn
(ToolChain.VendorConfiguration method),	method), 332
492	_RunAnalysis() (Simula-
_PrintAvailableEditions()	tor.ActiveHDLSimulator.Simulator method),
(ToolChain.Xilinx.Configuration method),	332
486	_RunAnalysis() (Simulator.CocotbSimulator.Simulator
_PrintAvailableEditions()	method), 335
(ToolChain.Xilinx.ISE.Configuration	_RunAnalysis() (Simulator.GHDLSimulator.Simulator
method), 468	method), 335
_PrintAvailableEditions()	_RunAnalysis() (Simulator.ISESimulator.Simulator
(ToolChain.Xilinx.Vivado.Configuration	method), 338
method), 478	_RunAnalysis() (Simula-
_ReadContent() (Base.Project.CocotbSourceFile	tor.ModelSimSimulator.Simulator method),
method), 265	338
_ReadContent() (Base.Project.ConstraintFile method),	_RunAnalysis() (Simulator.QuestaSimulator.Simulator
262	method), 340
_ReadContent() (Base.Project.File method), 262	_RunAnalysis() (Simulator.Simulator method), 346
_ReadContent() (Base.Project.ProjectFile method), 262	$\_Run Analysis() \ (Simulator. Vivado Simulator. Simulator$
_ReadContent() (Base.Project.PythonSourceFile	method), 342
method), 264	_RunCompile() (Compiler.LSECompiler.Compiler
_ReadContent() (Base.Project.SettingsFile method),	method), 269
263	_RunCompile() (Compiler.QuartusCompiler.Compiler
_ReadContent() (Base.Project.SourceFile method), 263	method), 271
_ReadContent() (Base.Project.VHDLSourceFile	_RunCompile() (Compiler.VivadoCompiler.Compiler
method), 264	method), 273
_ReadContent() (Base.Project.VerilogSourceFile	_RunCompile() (Compiler.XCICompiler.Compiler
method), 264 _ReadContent() (DataBase.Solution.FileListFile	method), 274 _RunCompile() (Compiler.XCOCompiler.Compiler
method), 309	method), 276
_ReadContent() (DataBase.Solution.RulesFile	_RunCompile() (Compiler.XSTCompiler.Compiler
method), 310	method), 278
_ReadContent() (ToolChain.Altera.Quartus.QuartusProje	
method), 378	tor.ActiveHDLSimulator.Simulator method),
_ReadContent() (ToolChain.Altera.Quartus.QuartusSettin	
method), 378	_RunCoverage() (Simula-
_ReadContent() (ToolChain.Lattice.Diamond.SynthesisA	
method), 430	335
_ReadContent() (ToolChain.Lattice.LatticeDesignConstr	
method), 435	tor.GHDLSimulator.Simulator method),

335		piler.VivadoCompiler.Compiler metho	od),
_RunCoverage() (Simulator.ISESimulator	.Simulator	274	
method), 338	(C' 1	_RunPostDelete() (Compiler.XCICompiler.Comp	iler
_RunCoverage()	(Simula-	method), 276	.:1
tor.ModelSimSimulator.Simulator	method),	_RunPostDelete() (Compiler.XCOCompiler.Comp	ner
_RunCoverage()	(Simula-	method), 277 _RunPostDelete() (Compiler.XSTCompiler.Comp	iler
tor.QuestaSimulator.Simulator	method),	method), 279	1101
341	method),	_RunPostReplace() (Compiler.Compiler method), 28	82
_RunCoverage() (Simulator.Simulator metho	d) 346	_RunPostReplace() (Compiler.ISECompiler.Comp	
_RunCoverage()	(Simula-	method), 269	
tor.VivadoSimulator.Simulator	method),	_RunPostReplace() (Compiler.LSECompiler.Comp	iler
342		method), 270	
_RunElaboration()	(Simula-	_RunPostReplace() (Co	om-
tor.ActiveHDLSimulator.Simulator	method),	piler.QuartusCompiler.Compiler metho	od),
333		272	
_RunElaboration()	(Simula-	_RunPostReplace() (Co	
tor.CocotbSimulator.Simulator 335	method),	piler.VivadoCompiler.Compiler metho 274	эd),
_RunElaboration()	(Simula-	_RunPostReplace() (Compiler.XCICompiler.Comp	iler
tor.GHDLSimulator.Simulator	method),	method), 276	
335	C' 1.	_RunPostReplace() (Compiler.XCOCompiler.Comp	ıler
_RunElaboration() (Simulator.ISESimulator.	.Simulator	method), 277	:1
method), 337 _RunElaboration()	(Simula-	_RunPostReplace() (Compiler.XSTCompiler.Comp method), 279	пег
tor.ModelSimSimulator.Simulator	method),	_RunPreCopy() (Compiler.Compiler method), 282	
339	method),	_RunPreCopy() (Compiler.ISECompiler.Comp	iler
_RunElaboration()	(Simula-	method), 269	1101
tor.QuestaSimulator.Simulator	method),	_RunPreCopy() (Compiler.LSECompiler.Comp	iler
341	,	method), 270	
_RunElaboration() (Simulator.Simulator metl	hod), 346	_RunPreCopy() (Compiler.QuartusCompiler.Comp	iler
_RunElaboration()	(Simula-	method), 272	
tor.VivadoSimulator.Simulator 341	method),	_RunPreCopy() (Compiler.VivadoCompiler.Comp method), 274	iler
_RunPostCopy() (Compiler.Compiler method		_RunPreCopy() (Compiler.XCICompiler.Comp	iler
_RunPostCopy() (Compiler.ISECompiler	:.Compiler	method), 276	
method), 268	C '1	_RunPreCopy() (Compiler.XCOCompiler.Comp	ıler
_RunPostCopy() (Compiler.LSECompiler	:Compiler	method), 277	.:1
method), 270 _RunPostCopy() (Compiler.QuartusCompiler	· Compiler	_RunPreCopy() (Compiler.XSTCompiler.Comp method), 279	пег
method), 272	.complici	_RunPreReplace() (Compiler.Compiler method), 28	2
_RunPostCopy() (Compiler.VivadoCompiler	:Compiler	_RunPreReplace() (Compiler.ISECompiler.Comp	
method), 274		method), 269	
_RunPostCopy() (Compiler.XCICompiler	:Compiler	_RunPreReplace() (Compiler.LSECompiler.Comp	iler
method), 276	•	method), 270	
_RunPostCopy() (Compiler.XCOCompiler	:Compiler	_RunPreReplace() (Co	om-
method), 277		piler.QuartusCompiler.Compiler metho	od),
_RunPostCopy() (Compiler.XSTCompiler	:.Compiler	272	
method), 279		_RunPreReplace() (Co	
_RunPostDelete() (Compiler.Compiler metho		piler.VivadoCompiler.Compiler metho	od),
_RunPostDelete() (Compiler.ISECompiler	:.Compiler	274	.1
method), 269  PupPostDeleta() (Compiler I SECompiler	Commilar	_RunPreReplace() (Compiler.XCICompiler.Comp	ner
_RunPostDelete() (Compiler.LSECompiler method), 270	.compiler	method), 276 _RunPreReplace() (Compiler.XCOCompiler.Comp	ilor
_RunPostDelete()	(Com-	method), 277	1161
piler.QuartusCompiler.Compiler	method),	_RunPreReplace() (Compiler.XSTCompiler.Comp	iler
272	,	method), 279	1
_RunPostDelete()	(Com-	_RunSimulation() (Simu	ula-

tor.ActiveHDLSimulator.Simulator met	thod),	363
332		_TestDefaultInstallPath()
_ ,	mula-	(ToolChain.Aldec.RivieraPRO.Configuration
	thod),	method), 357
334		_TestDefaultInstallPath()
	mula-	(ToolChain.Altera.Configuration method),
	thod),	381
335	_	_TestDefaultInstallPath()
_RunSimulation() (Simulator.ISESimulator.Simu	ulator	(ToolChain.Altera.ModelSim.AlteraEditionConfiguration
method), 337		method), 369
_ ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `		_TestDefaultInstallPath()
	thod),	(ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
338 B x Six 1 (1) x (2)	1	method), 371
_ ,		_TestDefaultInstallPath()
_	thod),	(ToolChain.Altera.ModelSim.Configuration
340	216	method), 366
_RunSimulation() (Simulator.Simulator method),		_TestDefaultInstallPath()
_ ,	mula-	(ToolChain.Altera.Quartus.Configuration
341	thod),	method), 375 TestDefaultInstallPath() (TestChain Configuration
	mula-	_TestDefaultInstallPath() (ToolChain.Configuration method), 490
tor.ActiveHDLSimulator.Simulator met		_TestDefaultInstallPath()
332	mou),	(ToolChain.GHDL.Configuration method),
	mula-	384
		_TestDefaultInstallPath()
338	illou),	(ToolChain.GTKWave.Configuration
	mula-	method), 401
	thod),	_TestDefaultInstallPath() (ToolChain.Git.Configuration
340	,	method), 405
	mula-	_TestDefaultInstallPath()
tor.ActiveHDLSimulator.Simulator met		(ToolChain.Intel.Configuration method),
333	,,	425
_RunView() (Simulator.CocotbSimulator.Simu	ulator	_TestDefaultInstallPath()
method), 335		(ToolChain.Intel.ModelSim.Configuration
_RunView() (Simulator.GHDLSimulator.Simu	ulator	method), 414
method), 335		_TestDefaultInstallPath()
_RunView() (Simulator.ISESimulator.Simu	ulator	(ToolChain.Intel.ModelSim.IntelEditionConfiguration
method), 338		method), 416
_RunView() (Simulator.ModelSimSimulator.Simu	ulator	_TestDefaultInstallPath()
method), 339		(Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration
_RunView() (Simulator.QuestaSimulator.Simu	ulator	method), 419
method), 341		_TestDefaultInstallPath()
_RunView() (Simulator.Simulator method), 346		(ToolChain.Intel.Quartus.Configuration
_RunView() (Simulator.VivadoSimulator.Simu	ulator	method), 421
method), 342		_TestDefaultInstallPath()
$\_SECT\_TMPL\ (lib.ExtendedConfigParser.ExtendedCon$	edConf	
attribute), 508		434
•	mula-	_TestDefaultInstallPath()
	thod),	(ToolChain.Lattice.Diamond.Configuration
335		method), 428
	mula-	_TestDefaultInstallPath()
	thod),	(ToolChain.Lattice.Synplify.Configuration
335		method), 432
_TestDefaultInstallPath()	.•	_TestDefaultInstallPath()
(ToolChain.Aldec.ActiveHDL.Configur	ation	(ToolChain.Mentor.Configuration method),
method), 350		459
_TestDefaultInstallPath()	(l 1\	_TestDefaultInstallPath()
(ToolChain.Aldec.Configuration met	thod),	(ToolChain.Mentor.ModelSim.Configuration

method), 439	method), 336
_TestDefaultInstallPath()	_TryLog() (Simulator.ISESimulator.Simulator
(ToolChain.Mentor.ModelSim.ModelSimPEC	
method), 441	_TryLog() (Simulator.ModelSimSimulator.Simulator
_TestDefaultInstallPath()	method), 339
(ToolChain.Mentor.ModelSim.ModelSimSE32	
method), 443	method), 341
_TestDefaultInstallPath()	_TryLog() (Simulator.Simulator method), 347
(ToolChain.Mentor.ModelSim.ModelSimSE64	
method), 446	method), 342
_TestDefaultInstallPath()	_TryLog() (ToolChain.Aldec.ActiveHDL.Configuration
(ToolChain.Mentor.QuestaSim.Configuration	method), 350
method), 457	_TryLog() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
_TestDefaultInstallPath()	method), 353
(ToolChain.PoC.Configuration method),	_TryLog() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
461	method), 352
_TestDefaultInstallPath()	_TryLog() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator
(ToolChain.Synopsys.Configuration	method), 354
method), 464	_TryLog() (ToolChain.Aldec.Configuration method),
_TestDefaultInstallPath()	363
(ToolChain.ToolConfiguration method), 494	_TryLog() (ToolChain.Aldec.RivieraPRO.Configuration method), 357
_TestDefaultInstallPath()	
(ToolChain.VendorConfiguration method),	_TryLog() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 360
492	_TryLog() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
_TestDefaultInstallPath()	method), 358
(ToolChain.Xilinx.Configuration method),	_TryLog() (ToolChain.Aldec.RivieraPRO.VHDLSimulator
486	method), 361
_TestDefaultInstallPath()	_TryLog() (ToolChain.Altera.Configuration method),
(ToolChain.Xilinx.ISE.Configuration	381
method), 469	_TryLog() (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_TestDefaultInstallPath()	method), 369
(ToolChain.Xilinx.Vivado.Configuration	_TryLog() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
method), 478	method), 371
_TryLog() (Base.Executable.Executable method), 255	_TryLog() (ToolChain.Altera.ModelSim.Configuration
_TryLog() (Base.IHost method), 267	method), 366
_TryLog() (Base.Logging.ILogable method), 257	_TryLog() (ToolChain.Altera.Quartus.Configuration
_TryLog() (Base.Shared.Shared method), 266	method), 375
_TryLog() (Compiler.Compiler method), 283	_TryLog() (ToolChain.Altera.Quartus.Map method),
_TryLog() (Compiler.ISECompiler.Compiler method),	376
269	_TryLog() (ToolChain.Altera.Quartus.TclShell
_TryLog() (Compiler.LSECompiler.Compiler method),	method), 377
270	_TryLog() (ToolChain.Configuration method), 491
_TryLog() (Compiler.QuartusCompiler.Compiler	_TryLog() (ToolChain.Configurator method), 497
method), 272	_TryLog() (ToolChain.GHDL.Configuration method),
_TryLog() (Compiler.VivadoCompiler.Compiler	384
method), 274	_TryLog() (ToolChain.GHDL.GHDL method), 387
_TryLog() (Compiler.XCICompiler.Compiler method),	_TryLog() (ToolChain.GHDL.GHDLAnalyze method),
276	390
_TryLog() (Compiler.XCOCompiler.Compiler	_TryLog() (ToolChain.GHDL.GHDLElaborate
method), 277	method), 393
_TryLog() (Compiler.XSTCompiler.Compiler method),	_TryLog() (ToolChain.GHDL.GHDLRun method), 397
279	_TryLog() (ToolChain.GNU.Make method), 398
_TryLog() (Simulator.ActiveHDLSimulator.Simulator	_TryLog() (ToolChain.GTKWave.Configuration
method), 333	method), 401
_TryLog() (Simulator.CocotbSimulator.Simulator	_TryLog() (ToolChain.GTKWave.GTKWave method),
method), 335 Trylog() (Simulator GHDI Simulator Simulator	402 TryLog() (ToolChain Git Configuration method), 405
LEVE OUT 1 SIMILISTOR LEHE II SIMILISTOR SIMILISTOR	TO A OUT OF LOOK DAID OUT ONDOUGHOU METHOD ALLS

_TryLog() (ToolChain.Git.GitConfig method), 411	method), 473	1) 470
_TryLog() (ToolChain.Git.GitDescribe method), 409 _TryLog() (ToolChain.Git.GitRevList method), 408	_TryLog() (ToolChain.Xilinx.ISE.Fuse methor _TryLog() (ToolChain.Xilinx.ISE.ISE.	
_TryLog() (ToolChain.Git.GitRevParse method), 407	method), 471	Sillulatoi
_TryLog() (ToolChain.Git.GitSCM method), 406	_TryLog() (ToolChain.Xilinx.ISE.Xst method	D. 472
_TryLog() (ToolChain.Intel.Configuration method),	_TryLog() (ToolChain.Xilinx.Vivado.Con	
425	method), 478	
_TryLog() (ToolChain.Intel.ModelSim.Configuration method), 414	_TryLog() (ToolChain.Xilinx.Vivado.Synth 483	method),
_TryLog() (ToolChain.Intel.ModelSim.IntelEditionConfi	gustatibog() (ToolChain.Xilinx.Vivado.XElab	method),
method), 416	480	
_TryLog() (ToolChain.Intel.ModelSim.IntelStarterEdition		method),
method), 419 _TryLog() (ToolChain.Intel.Quartus.Configuration	481 _WriteConfigurationHeader() (ToolChain.Con	nfigurator
method), 421	method), 496	iiiiguratoi
_TryLog() (ToolChain.Intel.Quartus.Map method), 423	_WriteLSEProjectFile()	(Com-
_TryLog() (ToolChain.Lattice.Configuration method),	piler.LSECompiler.Compiler	method),
434	269	,,
• • •	_WriteQuartusProjectFile()	(Com-
method), 428	piler.QuartusCompiler.Compiler	method),
_TryLog() (ToolChain.Lattice.Diamond.Synth	271	C
method), 429 _TryLog() (ToolChain.Lattice.Synplify.Configuration	_WriteSpecialSectionIntoConfig() (Compiler. method), 282	.Compiler
method), 432	_WriteSpecialSectionIntoConfig()	(Com-
_TryLog() (ToolChain.Mentor.Configuration method),	piler.ISECompiler.Compiler	method),
459	269	,,
$\_TryLog() \ (ToolChain. Mentor. Model Sim. Configuration$	_WriteSpecialSectionIntoConfig()	(Com-
method), 439	piler.LSECompiler.Compiler	method),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimPEC	•	<b>(</b> C
mathad) ///		
method), 441 Tryl. og() (Tool Chain Mentor Model Sim Model Sim SE2)	_WriteSpecialSectionIntoConfig()	(Com-
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:		method),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3: method), 443	2Configura <b>țiile</b> r.QuartusCompiler.Compiler 271	method),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>țiile</b> r.QuartusCompiler.Compiler 271	*
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3: method), 443 _TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE6- method), 446 _TryLog() (ToolChain.Mentor.ModelSim.Selector	2Configurațiilar.QuartusCompiler.Compiler 271 4CMnfigStpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273	method), (Com-
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3: method), 443 _TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE6: method), 446 _TryLog() (ToolChain.Mentor.ModelSim.Selector method), 447	2Configura <b>fiida</b> r.QuartusCompiler.Compiler 271 4CMnfigSpationISectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig()	method),  (Commethod),  (Commethod)
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3: method), 443 _TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE6: method), 446 _TryLog() (ToolChain.Mentor.ModelSim.Selector method), 447 _TryLog() (ToolChain.Mentor.ModelSim.VHDLCompile	2Configura <b>pide</b> r.QuartusCompiler.Compiler 271 4CWinfigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() piler.XCICompiler.Compiler	method),  (Commethod),
<ul> <li>_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3: method), 443</li> <li>_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE6: method), 446</li> <li>_TryLog() (ToolChain.Mentor.ModelSim.Selector method), 447</li> <li>_TryLog() (ToolChain.Mentor.ModelSim.VHDLCompile method), 451</li> </ul>	2Configura <b>pider</b> .QuartusCompiler.Compiler 271 4CWiffigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() piler.XCICompiler.Compiler 274	method),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>riilar</b> .QuartusCompiler.Compiler 271 4CWnfigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() er piler.XCICompiler.Compiler 274 CoWriteSpecialSectionIntoConfig()	method),  (Commethod),  (Commethod),  (Commethod)
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>riide</b> r.QuartusCompiler.Compiler 271 4CWhfigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() er piler.XCICompiler.Compiler 274 ToWriteSpecialSectionIntoConfig() piler.XCOCompiler.Compiler	method),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>riide</b> r.QuartusCompiler.Compiler 271 4CWhfigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() er piler.XCICompiler.Compiler 274 ToWriteSpecialSectionIntoConfig() piler.XCOCompiler.Compiler	method),  (Commethod),  (Commethod),  (Commethod)
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _WriteSpecial Section Into Config() piler. XCI Compiler. Compiler 274 Tow riteSpecial Section Into Config() piler. XCO Compiler. Compiler 276	method),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>riilar</b> .QuartusCompiler.Compiler 271 4CWiffigSpation SectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() piler.XCICompiler.Compiler 274  ToWriteSpecialSectionIntoConfig() piler.XCOCompiler.Compiler or 276 _WriteSpecialSectionIntoConfig() piler.XSTCompiler.Compiler 278	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configura <b>riiler</b> . Quartus Compiler. Compiler 271 4CWhfigSpation SectionIntoConfig() piler. VivadoCompiler. Compiler 273 _WriteSpecialSectionIntoConfig() piler. XCICompiler. Compiler 274 ToWriteSpecialSectionIntoConfig() piler. XCOCompiler. Compiler or 276 _WriteSpecialSectionIntoConfig() piler. XSTCompiler. Compiler 278 _WriteTclFile() (Compiler. VivadoCompiler.	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4CWhrite Spation Section Into Config() piler. Vivado Compiler. Compiler 273 _Write Special Section Into Config() piler. XCI Compiler. Compiler 274 To Write Special Section Into Config() piler. XCO Compiler. Compiler or 276 _Write Special Section Into Config() piler. XST Compiler. Compiler 278 _Write Tcl File() (Compiler. Vivado Compiler. method), 273	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _WriteSpecial Section Into Config() piler. XCI Compiler. Compiler 274 To WriteSpecial Section Into Config() piler. XCO Compiler. Compiler or 276 _WriteSpecial Section Into Config() piler. XST Compiler. Compiler 278 _WriteTclFile() (Compiler. Vivado Compiler. method), 273 _WriteTclFile() (Compiler. XCI Compiler.	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4CWhrite Spation Section Into Config() piler. Vivado Compiler. Compiler 273 _Write Special Section Into Config() piler. XCI Compiler. Compiler 274 To Write Special Section Into Config() piler. XCO Compiler. Compiler or 276 _Write Special Section Into Config() piler. XST Compiler. Compiler 278 _Write Tcl File() (Compiler. Vivado Compiler. method), 273	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _WriteSpecial Section Into Config() piler. XCI Compiler. Compiler 274 TowriteSpecial Section Into Config() piler. XCO Compiler. Compiler or 276 _WriteSpecial Section Into Config() piler. XST Compiler. Compiler 278 _WriteTclFile() (Compiler. Vivado Compiler. method), 273 _WriteTclFile() (Compiler. XCI Compiler. method), 274	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  Compiler
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configurapider.QuartusCompiler.Compiler 271 4CWhriteSpationISectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() piler.XCICompiler.Compiler 274 ToWriteSpecialSectionIntoConfig() piler.XCOCompiler.Compiler or 276 _WriteSpecialSectionIntoConfig() piler.XSTCompiler.Compiler 278 _WriteTclFile() (Compiler.VivadoCompiler. method), 273 _WriteTclFile() (Compiler.XCICompiler. method), 274 _WriteXilinxProjectFile() piler.XSTCompiler.Compiler 279	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  Compiler  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configurapider.QuartusCompiler.Compiler 271 4CWhriteStrationISectionIntoConfig() piler.VivadoCompiler.Compiler 273 _WriteSpecialSectionIntoConfig() piler.XCICompiler.Compiler 274 ToWriteSpecialSectionIntoConfig() piler.XCOCompiler.Compiler or 276 _WriteSpecialSectionIntoConfig() piler.XSTCompiler.Compiler 278 _WriteTclFile() (Compiler.VivadoCompiler. method), 273 _WriteTclFile() (Compiler.XCICompiler. method), 274 _WriteXilinxProjectFile() piler.XSTCompiler.Compiler 279 _WriteXilinxProjectFile()	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  Compiler  (Commethod),  (Commethod),  (Commethod),  (Compiler)  (Compiler)  (Commethod),
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4CWinfigStration SectionIntoConfig() piler. VivadoCompiler. Compiler 273 _WriteSpecialSectionIntoConfig() piler. XCICompiler. Compiler 274 ToWriteSpecialSectionIntoConfig() piler. XCOCompiler. Compiler or 276 _WriteSpecialSectionIntoConfig() piler. XSTCompiler. Compiler 278 _WriteTclFile() (Compiler. VivadoCompiler. method), 273 _WriteTclFile() (Compiler. XCICompiler. method), 274 _WriteXilinxProjectFile() piler. XSTCompiler. Compiler 279 _WriteXilinxProjectFile() tor. ISESimulator. Simulator method)	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  Compiler  (Commethod),  (Simula-1), 338
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _WriteSpecial Section Into Config() piler. XCI Compiler. Compiler 274 To WriteSpecial Section Into Config() piler. XCO Compiler. Compiler or 276 _WriteSpecial Section Into Config() piler. XST Compiler. Compiler 278 _WriteTclFile() (Compiler. Vivado Compiler. method), 273 _WriteTclFile() (Compiler. XCI Compiler. method), 274 _WriteXilinx Project File() piler. XST Compiler. Compiler 279 _WriteXilinx Project File() tor. ISES imulator. Simulator method) _WriteXilinx Project File()	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  (Compiler  (Commethod),  (Simula- ), 338  (Simula-
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4CWinfigStration SectionIntoConfig() piler. VivadoCompiler. Compiler 273 _WriteSpecialSectionIntoConfig() piler. XCICompiler. Compiler 274 ToWriteSpecialSectionIntoConfig() piler. XCOCompiler. Compiler or 276 _WriteSpecialSectionIntoConfig() piler. XSTCompiler. Compiler 278 _WriteTclFile() (Compiler. VivadoCompiler. method), 273 _WriteTclFile() (Compiler. XCICompiler. method), 274 _WriteXilinxProjectFile() piler. XSTCompiler. Compiler 279 _WriteXilinxProjectFile() tor. ISESimulator. Simulator method)	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  Compiler  (Commethod),  (Simula-1), 338
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271  4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _Write Special Section Into Config() piler. XCI Compiler. Compiler 274  Tow rite Special Section Into Config() piler. XCO Compiler. Compiler 276 _Write Special Section Into Config() piler. XST Compiler. Compiler 278 _Write Tcl File() (Compiler. Vivado Compiler. method), 273 _Write Tcl File() (Compiler. XCI Compiler. method), 274 _Write Xilinx Project File() piler. XST Compiler. Compiler 279 _Write Xilinx Project File() tor. ISE Simulator. Simulator method) _Write Xilinx Project File() tor. Vivado Simulator. Simulator	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  Compiler  (Compiler  (Commethod),  (Simula- ), 338  (Simula-
_TryLog() (ToolChain.Mentor.ModelSim.ModelSimSE3:	2Configuration. Quartus Compiler. Compiler 271 4Configuration Section Into Config() piler. Vivado Compiler. Compiler 273 _WriteSpecial Section Into Config() piler. XCI Compiler. Compiler 274 Tow riteSpecial Section Into Config() piler. XCO Compiler. Compiler 276 _WriteSpecial Section Into Config() piler. XST Compiler. Compiler 278 _WriteTclFile() (Compiler. Vivado Compiler. method), 273 _WriteTclFile() (Compiler. XCI Compiler. method), 274 _WriteXilinx Project File() piler. XST Compiler. Compiler 279 _WriteXilinx Project File() tor. ISE Simulator. Simulator method) _WriteXilinx Project File() tor. Vivado Simulator. Simulator 343	method),  (Commethod),  (Commethod),  (Commethod),  (Commethod),  (Compiler  (Compiler  (Commethod),  (Simula- ), 338  (Simula- method),

method), 487	method), 382
_WriteXstOptionsFile() (Com-	init() (ToolChain.GNU.GNUException method),
piler.XSTCompiler.Compiler method),	397
278	init() (ToolChain.GTKWave.GTKWaveException
POC_PROJECT_KEYWORD (in module	method), 399
DataBase), 316	init() (ToolChain.Git.GitException method), 402
POC_SOLUTION_KEYWORD (in module	init() (ToolChain.Intel.IntelException method),
DataBase), 315call() (lib.Decorators.MethodAlias method), 506	423init() (ToolChain.Intel.ModelSim.ModelSimException
editionName (ToolChain.Altera.ModelSim.AlteraEdit	
attribute), 367	init() (ToolChain.Intel.Quartus.QuartusException
editionName (ToolChain.Altera.ModelSim.AlteraStar	
attribute), 369	init() (ToolChain.Lattice.Diamond.DiamondException
$\underline{\hspace{0.5cm}} edition Name  (Tool Chain. Intel. Model Sim. Intel Edition$	
attribute), 414	init() (ToolChain.Lattice.LatticeException
editionName (ToolChain.Intel.ModelSim.IntelStarterI	
attribute), 417	init() (ToolChain.Lattice.Synplify.SynplifyException
init() (Base.Exceptions.CommonException method), 243	method), 430init() (ToolChain.Mentor.MentorException
init() (Base.Exceptions.EnvironmentException	init() (ToolChain.Mentor.MentorException method), 457
method), 242	init() (ToolChain.Mentor.ModelSim.ModelSimException
init() (Base.Exceptions.ExceptionBase method),	method), 436
242	init() (ToolChain.Mentor.QuestaSim.QuestaSimException
init() (Base.Exceptions.NotConfiguredException	method), 454
method), 242	init() (ToolChain.SkipConfigurationException
init() (Base.Exceptions.PlatformNotSupportedExce	
method), 242	init() (ToolChain.Synopsys.SynopsysException
init() (Base.Exceptions.SkipableCommonException	
method), 243init() (Base.Exceptions.SkipableException	init() (ToolChain.ToolChainException method), 487
init() (Base.Exceptions.SkipableException method), 243	init() (ToolChain.Windows.WindowsException
init() (Compiler.Compiler method), 282	method), 465
init() (Compiler.CompilerException method), 280	init() (ToolChain.Xilinx.ISE.ISEException
init() (Compiler.SkipableCompilerException	method), 466
method), 280	init() (ToolChain.Xilinx.Vivado.VivadoException
init() (Simulator.PoCSimulationResultNotFoundEx	•
method), 344	init() (ToolChain.Xilinx.XilinxException
init() (Simulator.Simulator method), 345	method), 484
init() (Simulator.SimulatorException method), 343 init() (Simulator.SkipableSimulatorException	init() (lib.Decorators.MethodAlias method), 506str() (Base.Exceptions.CommonException
method), 343	method), 243
init() (ToolChain.Aldec.ActiveHDL.ActiveHDLExc	
method), 348	method), 242
init() (ToolChain.Aldec.AldecException method),	str() (Base.Exceptions.ExceptionBase method),
361	242
init() (ToolChain.Aldec.RivieraPRO.RivieraPROEx	· · · · · · · · · · · · · · · · · · ·
method), 355	method), 242
	str() (Base.Exceptions.PlatformNotSupportedException
379 init () (ToolChain Altera ModelSim ModelSimEvee	method), 242 pt <u>ior</u> str() (Base.Exceptions.SkipableCommonException
method), 364	method), 243
init() (ToolChain.Altera.Quartus.QuartusException	
method), 372	method), 243
init() (ToolChain.ConfigurationException	str() (Base.Executable.ExecutableException
method), 487	method), 245
init() (ToolChain.GHDL.GHDLException	
method), 381	str() (Compiler.SkipableCompilerException
init() (ToolChain.GHDL.GHDLReanalyzeExceptio	method), 280

str() (Simulator.PoCSimulationResultNotFoundException 484
method), 344abc_cache (lib.ExtendedConfigParser.ExtendedConfigParser
str() (Simulator.SimulatorException method), 343 attribute), 508
str() (Simulator.SkipableSimulatorExceptionabc_cache (lib.ExtendedConfigParser.ExtendedSectionProxy
method), 343 attribute), 506
str() (ToolChain.Aldec.ActiveHDL.ActiveHDLExceptiabre_negative_cache (lib.ExtendedConfigParser.ExtendedConfigParser method), 348 attribute), 508
str() (ToolChain.Aldec.AldecException method),abc_negative_cache (lib.ExtendedConfigParser.ExtendedSectionProxy
361 attribute), 507
str() (ToolChain.Aldec.RivieraPRO.RivieraPROExceptilor_negative_cache_version
method), 355 (lib.ExtendedConfigParser.ExtendedConfigParser
str() (ToolChain.AlteraException method), attribute), 508
_abc_negative_cache_version
str() (ToolChain.Altera.ModelSimException (lib.ExtendedConfigParser.ExtendedSectionProxy
method), 364 attribute), 507str() (ToolChain.Altera.QuartusExceptionabc_registry (lib.ExtendedConfigParser.ExtendedConfigParser
method), 372 attribute), 508
str() (ToolChain.ConfigurationException method), _abc_registry (lib.ExtendedConfigParser.ExtendedSectionProxy
488 attribute), 507
str() (ToolChain.GHDL.GHDLException _allowedExpressions (Parser.FilesCodeDOM.IfThenElseExpressions
method), 381 attribute), 317
str() (ToolChain.GHDL.GHDLReanalyzeException _allowedExpressions (Parser.FilesCodeDOM.ListElementExpressions
method), 382 attribute), 318
str() (ToolChain.GNU.GNUException method), _allowedExpressions (Parser.FilesCodeDOM.PathExpressions attribute), 318
str() (ToolChain.GTKWave.GTKWaveExceptionallowedExpressions (lib.CodeDOM.ExpressionChoice
method), 399 attribute), 505
str() (ToolChain.Git.GitException method), 403allowedStatements (Parser.FilesCodeDOM.BlockedStatement
str() (ToolChain.Intel.IntelException method), 423 attribute), 317
str() (ToolChain.Intel.ModelSim.ModelSimException_allowedStatements (Parser.RulesCodeDOM.DocumentStatements
method), 411 attribute), 328
str() (ToolChain.Intel.Quartus.QuartusException _allowedStatements (Parser.RulesCodeDOM.InFileStatements method), 419 attribute), 327
str() (ToolChain.Lattice.Diamond.DiamondException_allowedStatements (Parser.RulesCodeDOM.PostProcessStatements
method), 426 attribute), 327
str() (ToolChain.Lattice.LatticeExceptionallowedStatements (Parser.RulesCodeDOM.PreProcessStatements
method), 433 attribute), 327
str() (ToolChain.Lattice.Synplify.SynplifyException _allowedStatements (lib.CodeDOM.BlockedStatement
method), 430 attribute), 505
str() (ToolChain.Mentor.MentorException asdict() (ToolChain.EditionDescription method), 495 method), 457classAppendLineRule (DataBase.Solution.RulesFile
str() (ToolChain.Mentor.ModelSim.ModelSimException attribute), 310
method), 436classAppendLineRule
str() (ToolChain.Mentor.QuestaSim.QuestaSimException (Parser.RulesParser.RulesParserMixIn at-
method), 454 tribute), 332
str() (ToolChain.SkipConfigurationException _classCocotbSourceFile
method), 488 (DataBase.Solution.FileListFile attribute),
str() (ToolChain.Synopsys.SynopsysException 309
method), 462classCocotbSourceFile str() (ToolChain.ToolChainException method), (Parser.FilesParser.FilesParserMixIn at-
487 (roofenanii: roofenanii: r
_str_() (ToolChain.Windows.WindowsException _classCopyRule (DataBase.Solution.RulesFile at-
method), 465 tribute), 310
str() (ToolChain.Xilinx.ISE.ISEExceptionclassCopyRule (Parser.RulesParser.RulesParserMixIn
method), 466 attribute), 331
str() (ToolChain.Xilinx.Vivado.VivadoExceptionclassDeleteRule (DataBase.Solution.RulesFile at-
method), 476 tribute), 310str() (ToolChain.Xilinx.XilinxException method),classDeleteRule (Parser.RulesParser.RulesParserMixIn
su

```
method), 508
              attribute), 331
_classIncludeFile (DataBase.Solution.FileListFile at-
                                                                                   _get_conv() (lib.ExtendedConfigParser.ExtendedConfigParser
                                                                                                 method), 508
              tribute), 310
_classIncludeFile (Parser.FilesParser.FilesParserMixIn
                                                                                  \_handle\_error() \ (lib. Extended Config Parser. Extended Config Parser
              attribute), 326
                                                                                                 method), 508
_classLDCSourceFile (DataBase.Solution.FileListFile
                                                                                  _join_multiline_values()
                                                                                                 (lib. Extended Config Parser. Extended Config Parser\\
              attribute), 310
classLDCSourceFile (Parser.FilesParser.FilesParserMixIn
                                                                                                 method), 508
                                                                                  _make() (ToolChain.EditionDescription class method),
              attribute), 326
_classReplaceRule (DataBase.Solution.RulesFile at-
                                                                                                 495
              tribute), 310
                                                                                  _multiVersionSupport (ToolChain.Aldec.ActiveHDL.Configuration
_classReplaceRule (Parser.RulesParser.RulesParserMixIn
                                                                                                 attribute), 348
                                                                                   _multiVersionSupport (ToolChain.Aldec.Configuration
              attribute), 332
_classSDCSourceFile (DataBase.Solution.FileListFile
                                                                                                 attribute), 363
                                                                                   _multiVersionSupport (ToolChain.Aldec.RivieraPRO.Configuration
              attribute), 310
_classSDCSourceFile (Parser.FilesParser.FilesParserMixIn
                                                                                                 attribute), 355
              attribute), 326
                                                                                  _multiVersionSupport (ToolChain.Altera.Configuration
                                                                                                 attribute), 381
_classUCFSourceFile (DataBase.Solution.FileListFile
                                                                                   _multiVersionSupport (ToolChain.Altera.ModelSim.AlteraEditionConfig
              attribute), 310
_classUCFSourceFile (Parser.FilesParser.FilesParserMixIn
                                                                                                 attribute), 369
              attribute), 326
                                                                                  _multiVersionSupport (ToolChain.Altera.ModelSim.AlteraStarterEditionCompany)
_classVHDLSourceFile
                                                                                                 attribute), 371
                                                                                  _multiVersionSupport (ToolChain.Altera.ModelSim.Configuration
              (DataBase.Solution.FileListFile
                                                                 attribute),
                                                                                                 attribute), 364
_classVHDLSourceFile
                                                                                  _multiVersionSupport (ToolChain.Altera.Quartus.Configuration
              (Parser.FilesParserMixIn
                                                                           at-
                                                                                                 attribute), 373
              tribute), 326
                                                                                   multiVersionSupport
                                                                                                                             (ToolChain.Configuration
_classVerilogSourceFile
                                                                                                 attribute), 489
              (DataBase.Solution.FileListFile
                                                                                  _multiVersionSupport (ToolChain.GHDL.Configuration
                                                                 attribute),
                                                                                                 attribute), 382
              309
                                                                                  _multiVersionSupport (ToolChain.GTKWave.Configuration
_classVerilogSourceFile
              (Parser.FilesParserMixIn
                                                                           at-
                                                                                                 attribute), 399
              tribute), 326
                                                                                  _multiVersionSupport (ToolChain.Git.Configuration at-
_classXDCSourceFile (DataBase.Solution.FileListFile
                                                                                                 tribute), 405
              attribute), 310
                                                                                   _multiVersionSupport (ToolChain.Intel.Configuration
_classXDCSourceFile (Parser.FilesParser.FilesParserMixIn
                                                                                                 attribute), 425
                                                                                   \_multiVersion Support\ (Tool Chain. Intel. Model Sim. Configuration
              attribute), 326
_convert_to_boolean() (lib.ExtendedConfigParser.ExtendedConfigPatseibute), 412
              method), 508
                                                                                  _multiVersionSupport (ToolChain.Intel.ModelSim.IntelEditionConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurationConfigurati
_debug (lib.SphinxExtensions.DocumentMemberAttribute
                                                                                                 attribute), 416
                                                                                   _multiVersionSupport (ToolChain.Intel.ModelSim.IntelStarterEditionCor
              attribute), 516
_debug (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute
                                                                                                 attribute), 419
              attribute), 518
                                                                                   _multiVersionSupport (ToolChain.Intel.Quartus.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.CommandAttribute
                                                                                                 attribute), 420
              attribute), 517
                                                                                  _multiVersionSupport (ToolChain.Lattice.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.CommandGroupAttributetribute), 435
              attribute), 517
                                                                                   _multiVersionSupport (ToolChain.Lattice.Diamond.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.CommonArgumentAttribute), 426
              attribute), 518
                                                                                   _multiVersionSupport (ToolChain.Lattice.Synplify.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.CommonSwitchArgumeanttAitride);tel32
              attribute), 519
                                                                                   _multiVersionSupport (ToolChain.Mentor.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.DefaultAttribute
                                                                                                 attribute), 459
              attribute), 517
                                                                                  _multiVersionSupport (ToolChain.Mentor.ModelSim.Configuration
_debug (lib.pyAttribute.ArgParseAttributes.SwitchArgumentAttributetribute), 437
              attribute), 518
                                                                                  _multiVersionSupport (ToolChain.Mentor.ModelSim.ModelSimPEConfig
_debug (lib.pyAttribute.Attribute attribute), 519
                                                                                                 attribute), 441
_fields (ToolChain.EditionDescription attribute), 495
                                                                                  _multiVersionSupport (ToolChain.Mentor.ModelSim.ModelSimSE32Con
_get() (lib.ExtendedConfigParser.ExtendedConfigParser
                                                                                                 attribute), 444
```

_multiVersionSupport (ToolChain.Mentor.ModelSim.ModelSimSE64tCibnftg)ur2ftion
attribute), 446name (ToolChain.Aldec.ActiveHDL.VHDLCompiler.FlagNoRangeChec
_multiVersionSupport (ToolChain.Mentor.QuestaSim.Configurationattribute), 352 attribute), 455name (ToolChain.Aldec.ActiveHDL.VHDLCompiler.SwitchVHDLLibra
multiVersionSupport (ToolChain.PoC.Configuration attribute), 352
attribute), 461name (ToolChain.Aldec.ActiveHDL.VHDLCompiler.SwitchVHDLVersi
_multiVersionSupport (ToolChain.Synopsys.Configuration attribute), 352
attribute), 464name (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator.Switch
_multiVersionSupport (ToolChain.ToolConfiguration attribute), 353
attribute), 495name (ToolChain.Aldec.RivieraPRO.VHDLCompiler.SwitchVHDLLibr
_multiVersionSupport (ToolChain.VendorConfiguration attribute), 359 attribute), 492name (ToolChain.Aldec.RivieraPRO.VHDLCompiler.SwitchVHDLVers
_multiVersionSupport (ToolChain.Xilinx.Configuration attribute), 359
attribute), 486name (ToolChain.Aldec.RivieraPRO.VHDLSimulator.FlagCommandLir
_multiVersionSupport (ToolChain.Xilinx.ISE.Configuration attribute), 360
attribute), 467name (ToolChain.Aldec.RivieraPRO.VHDLSimulator.SwitchBatchCom _multiVersionSupport (ToolChain.Xilinx.Vivado.Configuration attribute), 360
attribute), 476name (ToolChain.Aldec.RivieraPRO.VHDLSimulator.SwitchTimeResol
_name (Base.Executable.CommandArgument at attribute), 360
tribute), 246name (ToolChain.Altera.Quartus.Map.SwitchArgumentFile
_name (Base.Executable.FlagArgument attribute), 248 attribute), 375
_name (Base.Executable.LongCommandArgument atname (ToolChain.Altera.Quartus.Map.SwitchDeviceFamily
tribute), 246 attribute), 375
_name (Base.Executable.LongFlagArgument attribute),name (ToolChain.Altera.Quartus.Map.SwitchDevicePart attribute), 375
_name (Base.Executable.LongTupleArgument atname (ToolChain.Altera.Quartus.TclShell.SwitchShell
tribute), 253 attribute), 376
_name (Base.Executable.LongValuedFlagArgument atname (ToolChain.GHDL.GHDL.ArgListLibraryReferences
tribute), 250 attribute), 386 _name (Base.Executable.LongValuedFlagListArgument _name (ToolChain.GHDL.GHDL.CmdAnalyze at-
attribute), 252 tribute), 384
_name (Base.Executable.NamedCommandLineArgument _name (ToolChain.GHDL.GHDL.CmdElaborate
attribute), 245 attribute), 384
_name (Base.Executable.ShortCommandArgument atname (ToolChain.GHDL.GHDL.CmdRun attribute),
tribute), 246 384 _name (Base.Executable.ShortFlagArgument attribute), _name (ToolChain.GHDL.GHDL.FlagDebug at-
_name (Base.Executable.ShortFlagArgument attribute), _name (ToolChain.GHDL.GHDL.FlagDebug attribute), 385
_name (Base.Executable.ShortTupleArgument atname (ToolChain.GHDL.GHDL.FlagExplicit at-
tribute), 253 tribute), 385
_name (Base.Executable.ShortValuedFlagArgument atname (ToolChain.GHDL.GHDL.FlagMultiByteComments tribute), 250 attribute), 385
_name (Base.Executable.ShortValuedFlagListArgument _name (ToolChain.GHDL.GHDL.FlagNoVitalChecks
attribute), 251 attribute), 385
_name (Base.Executable.TupleArgument attribute), _name (ToolChain.GHDL.GHDL.FlagPSL attribute),
253 385 _name (Base.Executable.ValuedFlagArgument atname (ToolChain.GHDL.GHDL.FlagProfileArcs at-
_name (Base,Executable, ValuedFlagArgument atname (ToolChain,GHDL,GHDL,FlagProfileArcs at-tribute), 250 tribute), 385
_name (Base.Executable.ValuedFlagListArgument atname (ToolChain.GHDL.GHDL.FlagRelaxedRules
tribute), 251 attribute), 385
_name (Base.Executable.WindowsCommandArgument _name (ToolChain.GHDL.GHDL.FlagSynBinding at- attribute), 247 tribute), 385
_name (Base.Executable.WindowsFlagArgument atname (ToolChain.GHDL.GHDL.FlagTestCoverage
tribute), 249 attribute), 385
_name (Base.Executable.WindowsTupleArgument atname (ToolChain.GHDL.GHDL.FlagVerbose at-
tribute), 254 tribute), 384
_name (Base.Executable.WindowsValuedFlagArgument _name (ToolChain.GHDL.GHDL.FlagWarnBinding at- attribute), 251 tribute), 385
_name (Base.Executable.WindowsValuedFlagListArgumentame (ToolChain.GHDL.GHDL.SwitchAssemblerOption
- · · · · · · · · · · · · · · · · · · ·

```
attribute), 385
                                                         attribute), 389
_name (ToolChain.GHDL.GHDL.SwitchCompilerOption _name (ToolChain.GHDL.GHDLAnalyze.SwitchFastWaveform
        attribute), 385
                                                         attribute), 389
_name (ToolChain.GHDL.GHDL.SwitchFastWaveform __name (ToolChain.GHDL.GHDLAnalyze.SwitchGHDLWaveform
        attribute), 386
                                                         attribute), 389
name (ToolChain.GHDL.GHDL.SwitchGHDLWaveform name (ToolChain.GHDL.GHDLAnalyze.SwitchIEEEAsserts
        attribute), 386
                                                         attribute), 390
name (ToolChain.GHDL.GHDL.SwitchIEEEAsserts
                                                 name (ToolChain.GHDL.GHDLAnalyze.SwitchIEEEFlavor
        attribute), 386
                                                         attribute), 390
                                                 \_name\ (ToolChain.GHDL.GHDLAnalyze.SwitchLinkerOption
       (ToolChain.GHDL.GHDL.SwitchIEEEFlavor
_name
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchLinkerOption
                                                 _name (ToolChain.GHDL.GHDLAnalyze.SwitchStopDelta
        attribute), 385
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchStopDelta at-
                                                 _name (ToolChain.GHDL.GHDLAnalyze.SwitchVCDGZWaveform
        tribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchVCDGZWaveformame (ToolChain.GHDL.GHDLAnalyze.SwitchVCDWaveform
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchVCDWaveform _name (ToolChain.GHDL.GHDLAnalyze.SwitchVHDLLibrary
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchVHDLLibrary
                                                 _name (ToolChain.GHDL.GHDLAnalyze.SwitchVHDLVersion
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchVHDLVersion
                                                _name (ToolChain.GHDL.GHDLAnalyze.SwitchWaveformOptionFile
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDL.SwitchWaveformOptionFridene (ToolChain.GHDL.GHDLElaborate.ArgListLibraryReferences
        attribute), 386
                                                         attribute), 390
_name (ToolChain.GHDL.GHDLAnalyze.ArgListLibrary Reviewer (RexolChain.GHDL.GHDLElaborate.CmdAnalyze
        attribute), 387
                                                         attribute), 391
name (ToolChain.GHDL.GHDLAnalyze.CmdAnalyze name (ToolChain.GHDL.GHDLElaborate.CmdElaborate
                                                         attribute), 391
        attribute), 388
_name (ToolChain.GHDL.GHDLAnalyze.CmdElaborate _name
                                                         (ToolChain.GHDL.GHDLElaborate.CmdRun
        attribute), 388
                                                         attribute), 391
_name (ToolChain.GHDL.GHDLAnalyze.CmdRun at-
                                                 _name (ToolChain.GHDL.GHDLElaborate.FlagDebug
        tribute), 388
                                                         attribute), 391
       (Tool Chain. GHDL. GHDL Analyze. Flag Debug\\
                                                 _name (ToolChain.GHDL.GHDLElaborate.FlagExplicit
_name
        attribute), 388
                                                         attribute), 391
_name (ToolChain.GHDL.GHDLAnalyze.FlagExplicit _name (ToolChain.GHDL.GHDLElaborate.FlagMultiByteComments
                                                         attribute), 391
        attribute), 388
_name (ToolChain.GHDL.GHDLAnalyze.FlagMultiByteConnectife olChain.GHDL.GHDLElaborate.FlagNoVitalChecks
        attribute), 388
                                                         attribute), 391
                                                         (Tool Chain. GHDL. GHDL Elaborate. Flag PSL\\
_name (ToolChain.GHDL.GHDLAnalyze.FlagNoVitalCheclasme
                                                         attribute), 391
        attribute), 388
_name (ToolChain.GHDL.GHDLAnalyze.FlagPSL at- _name (ToolChain.GHDL.GHDLElaborate.FlagProfileArcs
        tribute), 388
                                                         attribute), 391
_name (ToolChain.GHDL.GHDLAnalyze.FlagProfileArcs_name (ToolChain.GHDL.GHDLElaborate.FlagRelaxedRules
                                                         attribute), 391
        attribute), 388
_name (ToolChain.GHDL.GHDLAnalyze.FlagRelaxedRulgrame (ToolChain.GHDL.GHDLElaborate.FlagSynBinding
        attribute), 388
                                                         attribute), 391
name (ToolChain.GHDL.GHDLAnalyze.FlagSynBindingname (ToolChain.GHDL.GHDLElaborate.FlagTestCoverage
        attribute), 388
                                                         attribute), 391
_name (ToolChain.GHDL.GHDLAnalyze.FlagTestCoverageame (ToolChain.GHDL.GHDLElaborate.FlagVerbose
        attribute), 388
                                                         attribute), 392
_name (ToolChain.GHDL.GHDLAnalyze.FlagVerbose __name (ToolChain.GHDL.GHDLElaborate.FlagWarnBinding
        attribute), 388
                                                         attribute), 392
_name (ToolChain.GHDL.GHDLAnalyze.FlagWarnBindingame (ToolChain.GHDL.GHDLElaborate.SwitchAssemblerOption
                                                         attribute), 392
        attribute), 388
attribute), 389
                                                         attribute), 392
_name (ToolChain.GHDL.GHDLAnalyze.SwitchCompiler@ptien(ToolChain.GHDL.GHDLElaborate.SwitchFastWaveform
```

```
attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchGHDLWaverforffloolChain.GHDL.GHDLRun.SwitchIEEEAsserts
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchIEEEAsspantse (ToolChain.GHDL.GHDLRun.SwitchIEEEFlavor
        attribute), 393
                                                             attribute), 396
name (ToolChain.GHDL.GHDLElaborate.SwitchIEEEFlawame (ToolChain.GHDL.GHDLRun.SwitchLinkerOption
        attribute), 393
                                                             attribute), 396
name (ToolChain.GHDL.GHDLElaborate.SwitchLinkerOptimum (ToolChain.GHDL.GHDLRun.SwitchStopDelta
                                                             attribute), 396
        attribute), 393
_name (ToolChain.GHDL.GHDLElaborate.SwitchStopDeltrame (ToolChain.GHDL.GHDLRun.SwitchVCDGZWaveform
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchVCDGZ\\mathbb{Z}\)nvef\(\frac{\text{dion}}{\text{lon}}\)Chain.GHDL.GHDLRun.SwitchVCDWaveform
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchVCDWanefortfToolChain.GHDL.GHDLRun.SwitchVHDLLibrary
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchVHDLLitamey(ToolChain.GHDL.GHDLRun.SwitchVHDLVersion
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchVHDLV@raniom(ToolChain.GHDL.GHDLRun.SwitchWaveformOptionFile
        attribute), 393
                                                             attribute), 396
_name (ToolChain.GHDL.GHDLElaborate.SwitchWaveforma@petiofnficideChain.GNU.Make.SwitchGui attribute),
        attribute), 393
_name (ToolChain.GHDL.GHDLRun.ArgListLibraryRefernames (ToolChain.GTKWave.GTKWave.SwitchDumpFile
        attribute), 394
                                                             attribute), 401
_name (ToolChain.GHDL.GHDLRun.CmdAnalyze at-
                                                    name (ToolChain.GTKWave.GTKWave.SwitchSaveFile
        tribute), 394
                                                             attribute), 401
        (Tool Chain. GHDL. GHDL Run. Cmd Elaborate\\
                                                    _name (ToolChain.Git.GitConfig.Command attribute),
_name
        attribute), 394
                                                             409
        (ToolChain.GHDL.GHDLRun.CmdRun
                                                    name (ToolChain.Git.GitConfig.SwitchRemoveSection
name
        tribute), 394
                                                             attribute), 410
       (ToolChain.GHDL.GHDLRun.FlagDebug at-
                                                             (ToolChain.Git.GitConfig.SwitchUnset
name
                                                    name
        tribute), 394
                                                             tribute), 410
_name (ToolChain.GHDL.GHDLRun.FlagExplicit at-
                                                    name
                                                            (ToolChain.Git.GitConfig.Switch_Version at-
        tribute), 394
                                                             tribute), 410
_name (ToolChain.GHDL.GHDLRun.FlagMultiByteComnnette (ToolChain.Git.GitConfig.ValueFilterClean at-
        attribute), 394
                                                             tribute), 410
                                                            (Tool Chain. Git. Git Config. Value Filter Smudge\\
_name (ToolChain.GHDL.GHDLRun.FlagNoVitalChecks name
        attribute), 394
                                                             attribute), 410
        (ToolChain.GHDL.GHDLRun.FlagPSL at __name
                                                             (ToolChain.Git.GitDescribe.Command
name
                                                                                                   at-
        tribute), 394
                                                             tribute), 408
_name (ToolChain.GHDL.GHDLRun.FlagProfileArcs __name (ToolChain.Git.GitDescribe.SwitchAbbrev at-
        attribute), 394
                                                             tribute), 408
_name (ToolChain.GHDL.GHDLRun.FlagRelaxedRules _name
                                                            (ToolChain.Git.GitDescribe.SwitchTags
        attribute), 394
                                                             tribute), 409
_name (ToolChain.GHDL.GHDLRun.FlagSynBinding __name (ToolChain.Git.GitDescribe.Switch_Version at-
        attribute), 395
                                                             tribute), 409
_name (ToolChain.GHDL.GHDLRun.FlagTestCoverage __name (ToolChain.Git.GitRevList.Command attribute),
        attribute), 395
                                                   name (ToolChain.Git.GitRevList.SwitchMaxCount at-
name (ToolChain.GHDL.GHDLRun.FlagVerbose at-
        tribute), 395
                                                             tribute), 407
_name (ToolChain.GHDL.GHDLRun.FlagWarnBinding _name
                                                             (ToolChain.Git.GitRevList.SwitchTags
        attribute), 395
                                                             tribute), 407
_name (ToolChain.GHDL.GHDLRun.SwitchAssemblerOptionme (ToolChain.Git.GitRevList.Switch_Version at-
        attribute), 396
                                                             tribute), 408
_name (ToolChain.GHDL.GHDLRun.SwitchCompilerOptiname
                                                             (ToolChain.Git.GitRevParse.Command
                                                             tribute), 406
        attribute), 396
_name (ToolChain.GHDL.GHDLRun.SwitchFastWaveformame
                                                           (ToolChain.Git.GitRevParse.SwitchGitDir at-
        attribute), 396
                                                             tribute), 406
```

\_name (ToolChain.GHDL.GHDLRun.SwitchGHDLWaveformme (ToolChain.Git.GitRevParse.SwitchInsideWorkingTree

- attribute), 406 attribute), 448
- \_name (ToolChain.Git.GitRevParse.SwitchShowTopLevel\_name (ToolChain.Mentor.ModelSim.VHDLCompiler.SwitchFSMVerbos attribute), 406 attribute), 449
- \_name (ToolChain.Git.GitRevParse.Switch\_Version attribute), 407 \_\_name (ToolChain.Mentor.ModelSim.VHDLCompiler.SwitchModelSimI attribute), 448
- \_name (ToolChain.Git.GitSCM.Switch\_Version at \_\_name (ToolChain.Mentor.ModelSim.VHDLCompiler.SwitchVHDLLibr tribute), 405 attribute), 450
- \_name (ToolChain.Intel.Quartus.Map.SwitchArgumentFilename (ToolChain.Mentor.ModelSim.VHDLSimulator.ArgKeepStdOut attribute), 422 attribute), 453
- \_name (ToolChain.Intel.Quartus.Map.SwitchDeviceFamilyname (ToolChain.Mentor.ModelSim.VHDLSimulator.ArgLogFile attribute), 423 attribute), 453
- \_name (ToolChain.Intel.Quartus.Map.SwitchDevicePart \_name (ToolChain.Mentor.ModelSim.VHDLSimulator.ArgOnFinishMod attribute), 423 attribute), 453
- \_name (ToolChain.Lattice.Diamond.Synth.SwitchProjectFihame (ToolChain.Mentor.ModelSim.VHDLSimulator.ArgVHDLLibrary attribute), 428 attribute), 453
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Arg.hogfeitToolChain.Mentor.ModelSim.VHDLSimulator.FlagBatchMode attribute), 450 attribute), 451
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**Disseb(&Boldiked)EMpentsicMGdv&Saige**VHDLSimulator.FlagCommandLir attribute), 449 attribute), 451
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**naisseb(&RalfcithEirpMssitm(ModedSe**m.VHDLSimulator.FlagDisableCover attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**Disseb(ERe)CommittedOffEmpMiodeHSMfRV\$\deltainsitionts**or.FlagDisableKeepAattribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**Disseb(ERe)Committed Offtm)ModelSMfTMHDtisSis**nulator.FlagDisableOptim attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**DisablePSL** attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagsEnableFoodGskallinxplacestionMGodelSign.VHDLSimulator.FlagEnableCovera attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**EmableRaplClExiprMsintoCMadalS**im.VHDLSimulator.FlagEnableFSMD attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**FambleRedGhnittioMOfilorpMicidESSVfR&SetIDiaSisitudas**or.FlagEnableKeepAattribute), 449

  attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**EmableRedGhaitioMOfilorpMicidESSVffTrViHsDNoSis**mulator.FlagEnableOptim attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**EmableRedGhaitioMofiSon MeRittESM.StHt**DLSimulator.FlagEnableOptim attribute), 449

  attribute), 452

  name (ToolChain Manton ModelSim VIIDLCompiler FlagEnableDSI.
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagsExpei(ToolChain.Mentor.ModelSim.VHDLSimulator.FlagEnablePSL attribute), 448 attribute), 452 \_\_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagsFarue(Tangl@lgric.Melstor.ModelSim.VHDLSimulator.FlagForceLangua)
- attribute), 450 attribute), 453 \_\_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagQuinet\WodeChain.Mentor.ModelSim.VHDLSimulator.FlagGuiMode
- attribute), 448 attribute), 448
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagRang (Chall Chain.Mentor.ModelSim.VHDLSimulator.FlagQuietMode attribute), 448 attribute), 451
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagRerhex(Tangl@AgeiC.Mehtsor.ModelSim.VHDLSimulator.FlagRelaxLangua attribute), 450 attribute), 453
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagReport(FlagReport(FlagReportAsErro attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**Repor**(fAxffathain.Mentor.ModelSim.VHDLSimulator.FlagReportAsFata attribute), 450 attribute), 453
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagRepor(RoxNohain.Mentor.ModelSim.VHDLSimulator.FlagReportAsNot attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag**Repor**(**FoolChain**gMentor.ModelSim.VHDLSimulator.FlagReportAsWar attribute), 449 attribute), 452
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.Flagfläme (ToolChain.Mentor.ModelSim.VHDLSimulator.SwitchBatchComattribute), 448 attribute), 451
- \_name (ToolChain.Mentor.ModelSim.VHDLCompiler.SwitchGo (Engle Chain.Mentor.ModelSim.VHDLSimulator.SwitchModelSim

attribute), 452	attribute), 479
_name (ToolChain.Mentor.ModelSim.VHDLSimulator.Sw_inahiTen(1608	RdCdlutioXilinx.Vivado.XElab.SwitchVerbose
attribute), 453	attribute), 479
_name (ToolChain.Windows.Cmd.SwitchCommand atname (To	oolChain.Xilinx.Vivado.XSim.FlagGuiMode
	attribute), 480
_name (ToolChain.Xilinx.ISE.CoreGenerator.FlagRegenerateme (Tool	
	attribute), 480
_name (ToolChain.Xilinx.ISE.CoreGenerator.SwitchBatchFidene (Tool	
	attribute), 481
_name (ToolChain.Xilinx.ISE.CoreGenerator.SwitchProjectFailer (Tool	
	attribute), 481
_name (ToolChain.Xilinx.ISE.Fuse.FlagIncremental atoptions() (	
	nethod), 507
_name (ToolChain.Xilinx.ISE.Fuse.FlagRangeCheck _pattern	
	ribute), 246
_name (ToolChain.Xilinx.ISE.Fuse.SwitchMultiThreading_pattern (	
<i>"</i>	248
	(Base.Executable.LongCommandArgument
	attribute), 246
	(Base.Executable.LongFlagArgument at-
	ribute), 249
_name (ToolChain.Xilinx.ISE.Fuse.SwitchTimeResolution_pattern (	
	attribute), 250
$\_name  (ToolChain.Xilinx.ISE.ISES imulator.FlagGuiMod \underline{e}.pattern  (Balling))  \\$	
	attribute), 252
	(Base.Executable.ShortCommandArgument
	attribute), 246
	(Base.Executable.ShortFlagArgument at-
	ribute), 248
_name (ToolChain.Xilinx.ISE.ISESimulator.SwitchWavefopatFire (	
	attribute), 250
_name (ToolChain.Xilinx.ISE.Xst.SwitchIntStyle atpattern (B	
	attribute), 251
	Base.Executable.StringArgument attribute),
<i>''</i>	247
=	(Base.Executable.StringListArgument at-
	ribute), 247
_name (ToolChain.Xilinx.Vivado.Synth.SwitchLogFile _pattern	
	attribute), 249
	Base.Executable.ValuedFlagListArgument at-
	ribute), 251
$\_name \ (ToolChain.Xilinx.Vivado.Synth.SwitchSourceFile\_pattern \ (Barrier Laborater)) \\$	e
	attribute), 247
_name (ToolChain.Xilinx.Vivado.XElab.FlagRangeCheck_pattern (E	
	ribute), 249
	Base.Executable.WindowsValuedFlagArgument
	attribute), 251
_name (ToolChain.Xilinx.Vivado.XElab.SwitchLogFile _pattern (B	Base.Executable.WindowsValuedFlagListArgument
	attribute), 252
_name (ToolChain.Xilinx.Vivado.XElab.SwitchMultiThreadintern (To	$\label{localization} Fool Chain. Aldec. Active HDL. VHDL Compiler. Switch VHDL Verweiter and the property of the property of$
	attribute), 352
_name (ToolChain.Xilinx.Vivado.XElab.SwitchOptimizationattern (ToolChain.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Vivado.XIII.Xilinx.Xi	oolChain.Aldec.RivieraPRO.VHDLCompiler.SwitchVHDLVe
	attribute), 359
$\_name \ (ToolChain.Xilinx. Vivado.XElab. Switch ProjectFil \underline{e} \ pattern \ (ToolChain. Vivado.XElab. Switch Pr$	
attribute), 479	attribute), 386
_name (ToolChain.Xilinx.Vivado.XElab.SwitchSnapshot _pattern (To	
	attribute), 385
_name (ToolChain.Xilinx.Vivado.XElab.SwitchTimeResolutiaturn (To	oolChain.GHDL.GHDL.SwitchCompilerOption

```
attribute), 385
                                                                tribute), 399
_pattern (ToolChain.GHDL.GHDL.SwitchLinkerOption _section (ToolChain.Git.Configuration attribute), 403
                                                      _section (ToolChain.Intel.Configuration attribute), 423
         attribute), 385
_pattern (ToolChain.GHDL.GHDLAnalyze.ArgListLibrary Reference (ToolChain.Intel.ModelSim.Configuration at-
         attribute), 387
                                                                tribute), 414
_pattern (ToolChain.GHDL.GHDLAnalyze.SwitchAssemblectiptiofToolChain.Intel.ModelSim.IntelEditionConfiguration
         attribute), 389
                                                                attribute), 414
_pattern (ToolChain.GHDL.GHDLAnalyze.SwitchCompiles@pition(ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
         attribute), 389
                                                                attribute), 417
_pattern (ToolChain.GHDL.GHDLAnalyze.SwitchLinkerOpatiotion
                                                                     (ToolChain.Intel.Quartus.Configuration
         attribute), 390
                                                                attribute), 419
_pattern (ToolChain.GHDL.GHDLElaborate.ArgListLibrarydeifemen@solChain.Lattice.Configuration attribute),
         attribute), 390
_pattern (ToolChain.GHDL.GHDLElaborate.SwitchAssem_bdet@pti@bolChain.Lattice.Diamond.Configuration at-
         attribute), 392
                                                                tribute), 426
_pattern (ToolChain.GHDL.GHDLElaborate.SwitchCompiker@ptionToolChain.Lattice.Synplify.Configuration at-
         attribute), 392
                                                                tribute), 432
_pattern (ToolChain.GHDL.GHDLElaborate.SwitchLinker@ptiiom
                                                                (ToolChain.Mentor.Configuration attribute),
         attribute), 393
                                                                458
_pattern (ToolChain.GHDL.GHDLRun.ArgListLibraryReferentions
                                                                (ToolChain.Mentor.ModelSim.Configuration
         attribute), 394
                                                                attribute), 439
_pattern (ToolChain.GHDL.GHDLRun.SwitchAssembler Qpation) (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
         attribute), 396
                                                                attribute), 439
_pattern (ToolChain.GHDL.GHDLRun.SwitchCompilerOption) (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
         attribute), 396
                                                                attribute), 441
_pattern (ToolChain.GHDL.GHDLRun.SwitchLinkerOptiosection (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
         attribute), 396
                                                                attribute), 444
_pattern (ToolChain.Git.GitConfig.ValueFilterClean at-
                                                      section (ToolChain.Mentor.QuestaSim.Configuration
         tribute), 410
                                                                attribute), 455
        (ToolChain.Git.GitConfig.ValueFilterSmudge
                                                      section (ToolChain.PoC.Configuration attribute), 460
_pattern
                                                      _section (ToolChain.Synopsys.Configuration attribute),
         attribute), 410
_pattern (ToolChain.Mentor.ModelSim.VHDLCompiler.SwitchVHDLYersion
                                                      _section (ToolChain.ToolConfiguration attribute), 493
         attribute), 450
_pattern (ToolChain.Xilinx.Vivado.XElab.SwitchOptimizatisention (ToolChain.VendorConfiguration attribute),
         attribute), 479
_read() (lib.ExtendedConfigParser.ExtendedConfigParser _section (ToolChain.Xilinx.Configuration attribute),
         method), 508
_replace() (ToolChain.EditionDescription method), 495
                                                                 (ToolChain.Xilinx.ISE.Configuration
                                                      section
section (ToolChain.Aldec.ActiveHDL.Configuration
                                                                tribute), 467
                                                      _section (ToolChain.Xilinx.Vivado.Configuration at-
         attribute), 348
_section (ToolChain.Aldec.Configuration attribute),
                                                                tribute), 476
                                                      _source (ToolChain.EditionDescription attribute), 495
_section (ToolChain.Aldec.RivieraPRO.Configuration
                                                      switchPattern (Base.Executable.LongTupleArgument
         attribute), 355
                                                                attribute), 253
_section (ToolChain.Altera.Configuration attribute),
                                                      _switchPattern (Base.Executable.ShortTupleArgument
                                                                attribute), 253
_section (ToolChain.Altera.ModelSim.AlteraEditionConfigswaitichPattern (Base.Executable.TupleArgument at-
         attribute), 367
                                                                tribute), 253
_section (ToolChain.Altera.ModelSim.AlteraStarterEditionfewitfilgPlatticom (Base.Executable.WindowsTupleArgument
         attribute), 369
                                                                attribute), 254
          (ToolChain.Altera.ModelSim.Configuration
                                                      _template (ToolChain.Aldec.ActiveHDL.Configuration
section
                                                                attribute), 348
         attribute), 366
_section (ToolChain.Altera.Quartus.Configuration at-
                                                      _template (ToolChain.Aldec.Configuration attribute),
         tribute), 373
_section (ToolChain.Configuration attribute), 489
                                                      _template (ToolChain.Aldec.RivieraPRO.Configuration
_section (ToolChain.GHDL.Configuration attribute),
                                                                attribute), 355
                                                      _template (ToolChain.Altera.Configuration attribute),
_section
           (ToolChain.GTKWave.Configuration
                                                 at-
                                                                379
```

```
_template (ToolChain.Altera.ModelSim.AlteraEditionConfigurationattribute), 355
         attribute), 367
                                                       _toolName (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
_template (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguatatibute), 367
         attribute), 369
                                                      _toolName (ToolChain.Altera.ModelSim.AlteraStarterEditionConfigurati
_template (ToolChain.Altera.ModelSim.Configuration
                                                                attribute), 369
         attribute), 366
                                                      toolName (ToolChain.Altera.ModelSim.Configuration
template (ToolChain.Altera.Quartus.Configuration at-
                                                                attribute), 366
         tribute), 373
                                                       toolName
                                                                    (ToolChain.Altera.Quartus.Configuration
_template (ToolChain.Configuration attribute), 489
                                                                attribute), 373
_template (ToolChain.GHDL.Configuration attribute),
                                                      _toolName (ToolChain.GHDL.Configuration attribute),
         382
                                                                382
           (ToolChain.GTKWave.Configuration
                                                                  (ToolChain.GTKWave.Configuration at-
_template
                                                      _toolName
         tribute), 399
                                                                tribute), 399
_template (ToolChain.Git.Configuration attribute), 403
                                                      _toolName
                                                                   (ToolChain.Git.Configuration attribute),
_template (ToolChain.Intel.Configuration attribute),
                                                                403
                                                      _toolName (ToolChain.Intel.ModelSim.Configuration
_template
            (ToolChain.Intel.ModelSim.Configuration
                                                                attribute), 414
         attribute), 414
                                                      _toolName (ToolChain.Intel.ModelSim.IntelEditionConfiguration
_template (ToolChain.Intel.ModelSim.IntelEditionConfiguration
                                                                attribute), 414
         attribute), 414
                                                       _toolName (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
_template (ToolChain.Intel.ModelSim.IntelStarterEditionConfigurataotribute), 417
         attribute), 417
                                                      _toolName (ToolChain.Intel.Quartus.Configuration at-
_template (ToolChain.Intel.Quartus.Configuration at-
                                                                tribute), 419
                                                      _toolName (ToolChain.Lattice.Diamond.Configuration
         tribute), 421
_template (ToolChain.Lattice.Configuration attribute),
                                                                attribute), 426
                                                      _toolName (ToolChain.Lattice.Synplify.Configuration
template (ToolChain.Lattice.Diamond.Configuration
                                                                attribute), 432
         attribute), 426
                                                      toolName (ToolChain.Mentor.ModelSim.Configuration
           (ToolChain.Lattice.Synplify.Configuration
template
                                                                attribute), 437
                                                      \_toolName\ (ToolChain. Mentor. ModelSim. ModelSimPEC on figuration
         attribute), 432
_template (ToolChain.Mentor.Configuration attribute),
                                                                attribute), 439
                                                      _toolName (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
_template (ToolChain.Mentor.ModelSim.Configuration
                                                                attribute), 441
                                                      \_toolName\ (ToolChain. Mentor. ModelSim. ModelSimSE 64 Configuration
         attribute), 439
_template (ToolChain.Mentor.ModelSim.ModelSimPEConfigurationattribute), 444
                                                       _toolName (ToolChain.Mentor.ModelSim.Selector at-
         attribute), 439
_template (ToolChain.Mentor.ModelSim.ModelSimSE32Configurattribute), 446
         attribute), 441
                                                       _toolName (ToolChain.Mentor.QuestaSim.Configuration
_template (ToolChain.Mentor.ModelSim.ModelSimSE64Configurataotribute), 455
                                                      _toolName (ToolChain.PoC.Configuration attribute),
         attribute), 444
_template (ToolChain.Mentor.QuestaSim.Configuration
                                                                460
         attribute), 455
                                                      _toolName (ToolChain.ToolConfiguration attribute),
_template
          (ToolChain.PoC.Configuration
                                                                493
                                                      _toolName (ToolChain.ToolSelector attribute), 495
         460
_template
            (ToolChain.Synopsys.Configuration
                                                      _toolName (ToolChain.Xilinx.ISE.Configuration at-
                                                                tribute), 467
         tribute), 462
_template (ToolChain.ToolConfiguration attribute), 493
                                                      _toolName (ToolChain.Xilinx.Vivado.Configuration at-
template (ToolChain.VendorConfiguration attribute),
                                                                tribute), 476
                                                      unify values() (lib.ExtendedConfigParser.ExtendedConfigParser
_template (ToolChain.Xilinx.Configuration attribute),
                                                                method), 510
                                                      _validate_value_types()
_template
           (ToolChain.Xilinx.ISE.Configuration at-
                                                                (lib. Extended Config Parser. Extended Config Parser\\
         tribute), 467
                                                                method), 509
_template (ToolChain.Xilinx.Vivado.Configuration at-
                                                                (Base.Executable.CommandArgument
                                                      _value
                                                                tribute), 246
         tribute), 476
_toolName (ToolChain.Aldec.ActiveHDL.Configuration _value (Base.Executable.CommandLineArgument at-
         attribute), 348
                                                                tribute), 245
_toolName (ToolChain.Aldec.RivieraPRO.Configuration _value
                                                                (Base.Executable.ExecutableArgument
```

tribute), 245 attribute), 351 \_value (Base.Executable.FlagArgument attribute), 248 \_value (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator.Execut \_value (Base.Executable.LongCommandArgument atattribute), 353 tribute), 246 \_value (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator.Switch \_value (Base.Executable.LongFlagArgument attribute), attribute), 353 \_value (ToolChain.Aldec.RivieraPRO.VHDLCompiler.ArgSourceFile (Base.Executable.LongTupleArgument attribute), 359 value \_value (ToolChain.Aldec.RivieraPRO.VHDLCompiler.Executable tribute), 253 \_value (Base.Executable.LongValuedFlagArgument atattribute), 359 tribute), 250 \_value (ToolChain.Aldec.RivieraPRO.VHDLCompiler.SwitchVHDLLibr \_value (Base.Executable.LongValuedFlagListArgument attribute), 359 attribute), 252 \_value (ToolChain.Aldec.RivieraPRO.VHDLCompiler.SwitchVHDLVers \_value (Base.Executable.NamedCommandLineArgument attribute), 359 \_value (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool.Executable attribute), 245 \_value (Base.Executable.PathArgument attribute), 248 attribute), 358 \_value (Base.Executable.ShortCommandArgument at-\_value (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool.SwitchLibraryN tribute), 246 attribute), 358 \_value (Base.Executable.ShortFlagArgument attribute), \_value (ToolChain.Aldec.RivieraPRO.VHDLSimulator.Executable 248 attribute), 360 \_value (ToolChain.Aldec.RivieraPRO.VHDLSimulator.FlagCommandLin \_value (Base.Executable.ShortTupleArgument tribute), 253 attribute), 360 \_value (Base.Executable.ShortValuedFlagArgument at-\_value (ToolChain.Aldec.RivieraPRO.VHDLSimulator.SwitchBatchCom tribute), 250 attribute), 360 \_value (Base.Executable.ShortValuedFlagListArgument \_value (ToolChain.Aldec.RivieraPRO.VHDLSimulator.SwitchTimeResol attribute), 252 attribute), 360 \_value (Base.Executable.StringArgument attribute), \_value (ToolChain.Aldec.RivieraPRO.VHDLSimulator.SwitchTopLevel attribute), 360 \_value (Base.Executable.StringListArgument \_value (ToolChain.Lattice.Diamond.Synth.SwitchProjectFile tribute), 247 attribute), 428 (Base.Executable.TupleArgument attribute), \_value (ToolChain.Mentor.ModelSim.VHDLCompiler.ArgLogFile \_value attribute), 450 \_value (Base.Executable.ValuedFlagArgument \_value (ToolChain.Mentor.ModelSim.VHDLCompiler.ArgSourceFile tribute), 250 attribute), 450 \_value (Base.Executable.ValuedFlagListArgument at-\_value (ToolChain.Mentor.ModelSim.VHDLCompiler.Executable tribute), 251 attribute), 448 \_value (Base.Executable.WindowsCommandArgument \_value (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagExplicit attribute), 247 attribute), 448 \_value (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagQuietMode \_value (Base.Executable.WindowsFlagArgument attribute), 249 attribute), 448 \_value (Base.Executable.WindowsTupleArgument at-\_value (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagRangeCheck tribute), 254 attribute), 448 \_value (Base.Executable.WindowsValuedFlagArgument \_value (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagReportAsErro attribute), 449 attribute), 251 \_value (Base.Executable.WindowsValuedFlagListArgumentralue (ToolChain.Mentor.ModelSim.VHDLCompiler.FlagReportAsFata\_ attribute), 252 attribute), 450 \_value (ToolChain.Aldec.ActiveHDL.VHDLCompiler.Arg.Salue (FrielChain.Mentor.ModelSim.VHDLCompiler.FlagReportAsNote attribute), 352 attribute), 449

attribute), 352 attribute), 450
\_value (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool.Exeduata(IllevolChain.Mentor.ModelSim.VHDLCompiler.SwitchVHDLVersitattribute), 351 attribute), 450

\_value (ToolChain.Aldec.ActiveHDL.VHDLCompiler.Executable ToolChain.Mentor.ModelSim.VHDLCompiler.FlagReportAsWar

\_value (ToolChain.Aldec.ActiveHDL.VHDLCompiler.Sw<u>it</u>vahl\veHDbdl\tenain.Mentor.ModelSim.VHDLCompiler.SwitchModelSimI

\_value (ToolChain.Aldec.ActiveHDL.VHDLCompiler.Sw<u>it</u>vahl\#\Db\#G\#\tain.Mentor.ModelSim.VHDLCompiler.SwitchVHDLLibr

attribute), 450

attribute), 448

attribute), 448

587

attribute), 352

attribute), 352

attribute), 352

Index

\_value (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool.Swaituhl(Albratt/ChaimeMentor.ModelSim.VHDLSimulator.ArgLogFile

\_value (ToolChain.Aldec.ActiveHDL.VHDLCompiler.Flag Niddlean (ToolChain.Mentor.ModelSim.VHDLCompiler.Flag Time

```
attribute), 453
                                                              attribute), 479
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.Arg@nffenfishMf6tlein.Xilinx.Vivado.XElab.SwitchVerbose
         attribute), 453
                                                              attribute), 479
attribute), 453
                                                              tribute), 480
value (ToolChain.Mentor.ModelSim.VHDLSimulator.Exevulable(ToolChain.Xilinx,Vivado.XSim.FlagGuiMode
                                                              attribute), 480
         attribute), 451
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagalatehWoodChain.Xilinx.Vivado.XSim.SwitchLogFile
         attribute), 451
                                                              attribute), 480
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.Flag@hm(TowlChaiMXdlinx.Vivado.XSim.SwitchSnapshot
         attribute), 451
                                                              attribute), 481
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.Flag@hid/TodelChain.Xilinx.Vivado.XSim.SwitchTclBatchFile
         attribute), 451
                                                              attribute), 481
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagQlue(MoodChain.Xilinx.Vivado.XSim.SwitchWaveformFile
         attribute), 451
                                                              attribute), 481
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagkhpcPtateErron(Base.Executable.LongTupleArgument
         attribute), 452
                                                              attribute), 254
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagkhpePtateFntal(Base.Executable.ShortTupleArgument
         attribute), 453
                                                              attribute), 253
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagRatpePtatteNiote
                                                                         (Base.Executable.TupleArgument
         attribute), 452
                                                              attribute), 253
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.FlagklepcPaftsWafbang,Executable.WindowsTupleArgument
         attribute), 453
                                                              attribute), 254
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.SwitchBotchCoorlightdn.Aldec.ActiveHDL.Configuration
         attribute), 451
                                                              attribute), 348
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.SwittenModelSioolfoiFaite.Aldec.Configuration attribute),
         attribute), 452
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.SwitchTioneRTsollCthain.Aldec.RivieraPRO.Configuration
                                                              attribute), 355
         attribute), 453
_value (ToolChain.Mentor.ModelSim.VHDLSimulator.SwittehnfloopLe(AndolChain.Altera.Configuration attribute),
         attribute), 453
                                                               379
_value (ToolChain.Xilinx.Vivado.Synth.Executable at-
                                                    _vendor (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
         tribute), 482
                                                              attribute), 369
_value (ToolChain.Xilinx.Vivado.Synth.SwitchLogFile
                                                     \_vendor \, (Tool Chain. Altera. Model Sim. Altera Starter Edition Configuration
         attribute), 482
                                                              attribute), 371
        (ToolChain.Xilinx.Vivado.Synth.SwitchMode
                                                                (ToolChain.Altera.ModelSim.Configuration
_value
                                                    _vendor
                                                              attribute), 364
         attribute), 482
_value (ToolChain.Xilinx.Vivado.Synth.SwitchSourceFile_vendor
                                                              (ToolChain.Altera.Quartus.Configuration at-
         attribute), 482
                                                              tribute), 373
_value (ToolChain.Xilinx.Vivado.XElab.ArgTopLevel
                                                     _vendor (ToolChain.Configuration attribute), 489
                                                     _vendor
                                                              (ToolChain.GHDL.Configuration attribute),
         attribute), 479
_value (ToolChain.Xilinx.Vivado.XElab.Executable at-
                                                              382
         tribute), 478
                                                     _vendor
                                                                (ToolChain.GTKWave.Configuration
_value (ToolChain.Xilinx.Vivado.XElab.FlagRangeCheck
                                                              tribute), 399
                                                     _vendor (ToolChain.Git.Configuration attribute), 403
         attribute), 479
_value (ToolChain.Xilinx.Vivado.XElab.SwitchDebug
                                                     _vendor (ToolChain.Intel.Configuration attribute), 423
         attribute), 479
                                                     _vendor (ToolChain.Intel.ModelSim.Configuration at-
value (ToolChain.Xilinx.Vivado.XElab.SwitchLogFile
                                                              tribute), 412
         attribute), 479
                                                     vendor (ToolChain.Intel.ModelSim.IntelEditionConfiguration
_value (ToolChain.Xilinx.Vivado.XElab.SwitchMultiThreading
                                                              attribute), 416
         attribute), 479
                                                      _vendor (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
_value (ToolChain.Xilinx.Vivado.XElab.SwitchOptimization
                                                              attribute), 419
         attribute), 479
                                                     _vendor
                                                                    (ToolChain.Intel.Quartus.Configuration
_value (ToolChain.Xilinx.Vivado.XElab.SwitchProjectFile
                                                              attribute), 419
                                                     _vendor
                                                              (ToolChain.Lattice.Configuration attribute),
         attribute), 479
_value (ToolChain.Xilinx.Vivado.XElab.SwitchSnapshot
         attribute), 479
                                                     _vendor (ToolChain.Lattice.Diamond.Configuration at-
_value (ToolChain.Xilinx.Vivado.XElab.SwitchTimeResolution
                                                              tribute), 426
```

_vendor (ToolChain.Lattice.Synplify.Configuration attribute), 432	AddElement() (Parser.FilesCodeDOM.ListConstructorExpression method), 318
_vendor (ToolChain.Mentor.Configuration attribute),	AddExternalVHDLLibraries() (Base.Project.Project
458	method), 261
_vendor (ToolChain.Mentor.ModelSim.Configuration	
attribute), 437	(DataBase.Solution.VirtualProject method),
_vendor (ToolChain.Mentor.ModelSim.ModelSimPECon	
attribute), 441	AddExternalVHDLLibraries()
$\_vendor  (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Color  Annual Color $	· · ·
attribute), 444	method), 377
_vendor (ToolChain.Mentor.ModelSim.ModelSimSE64C	•
attribute), 446	(ToolChain.Xilinx.ISE.ISEProject method),
_vendor (ToolChain.Mentor.QuestaSim.Configuration	474
attribute), 455	AddExternalVHDLLibraries()  (ToolChain Viling Vivado Vivado Project
_vendor (ToolChain.PoC.Configuration attribute), 460 _vendor (ToolChain.Synopsys.Configuration attribute),	(ToolChain.Xilinx.Vivado.VivadoProject method), 483
_vendor (1001Chain.Synopsys.Configuration attribute),	AddFile() (Base.Project.FileSet method), 261
_vendor (ToolChain.ToolConfiguration attribute), 495	AddFile() (Base.Project.Project method), 261
_vendor (ToolChain. VendorConfiguration attribute), 493	AddFile() (Base.Project.VHDLLibrary method), 261
492	AddFile() (DataBase.Solution.VirtualProject method),
_vendor (ToolChain.Xilinx.Configuration attribute),	308
485	AddFile() (ToolChain.Altera.Quartus.QuartusProject
_vendor (ToolChain.Xilinx.ISE.Configuration at-	method), 377
tribute), 467	AddFile() (ToolChain.Xilinx.ISE.ISEProject method),
_vendor (ToolChain.Xilinx.Vivado.Configuration at-	474
tribute), 476	AddFile() (ToolChain.Xilinx.Vivado.VivadoProject
_write_section() (lib.ExtendedConfigParser.ExtendedCor	•
method), 509	AddFileSet() (Base.Project.Project method), 261
	AddFileSet() (DataBase.Solution.VirtualProject
A	method), 308
ActiveHDL (class in ToolChain.Aldec.ActiveHDL), 350	AddFileSet() (ToolChain.Altera.Quartus.QuartusProject method), 377
ActiveHDLEditions (class in	AddFileSet() (ToolChain.Xilinx.ISE.ISEProject
ToolChain.Aldec.ActiveHDL), 348	method), 474
ActiveHDLException, 347	AddFileSet() (ToolChain.Xilinx.Vivado.VivadoProject
add_section() (lib.ExtendedConfigParser.ExtendedConfig	
method), 509	AddLibrary() (DataBase.Entity.NamespaceRoot
AddChoice() (lib.CodeDOM.BlockedStatement class	method), 294
method), 505	AddSolution() (DataBase.Solution.Repository
AddChoice() (lib.CodeDOM.ExpressionChoice class	method), 306
method), 505	AddSourceFile() (Base.Project.FileSet method), 261
AddChoice() (Parser.FilesCodeDOM.BlockedStatement	AddSourceFile() (Base.Project.Project method), 261
class method), 317	AddSourceFile() (DataBase.Solution.VirtualProject
$Add Choice () \ (Parser. Files Code DOM. If Then Else Expression and the property of the pro$	
class method), 317	AddSourceFile() (ToolChain.Altera.Quartus.QuartusProject
Add Choice ()  (Parser. Files Code DOM. List Element Expres	
class method), 318	AddSourceFile() (ToolChain.Xilinx.ISE.ISEProject
AddChoice() (Parser.FilesCodeDOM.PathExpressions	method), 474
class method), 318	AddSourceFile() (ToolChain.Xilinx.Vivado.VivadoProject
$Add Choice () \ (Parser. Rules Code DOM. Document Statement Stat$	
class method), 328	AddStatement() (lib.CodeDOM.BlockStatement
AddChoice() (Parser.RulesCodeDOM.InFileStatements	method), 504
class method), 327	AddStatement() (lib.CodeDOM.ConditionalBlockStatement
AddChoice() (Parser.RulesCodeDOM.PostProcessStatem	
class method), 327	AddStatement() (Parser.FilesCodeDOM.Document
AddChoice() (Parser.RulesCodeDOM.PreProcessStateme	ents method), 323 AddStatement() (Parser.FilesCodeDOM.ElseIfStatement
class method), 327	method), 323
	11104104), 525

AddStatement() (Parser.FilesCodeDOM.ElseStatement	Any (Base.Project.ToolChain attribute), 259
method), 323	Any (Base.Project.VHDLVersion attribute), 260
AddStatement() (Parser.FilesCodeDOM.IfStatement	append() (Base.Executable.CommandLineArgumentList
method), 322	method), 254
AddStatement() (Parser.RulesCodeDOM.Document	AppendLineRuleMixIn (class in Parser.RulesParser),
method), 330	331
AddStatement() (Parser.RulesCodeDOM.FileStatement	
method), 329	Parser.RulesCodeDOM), 329
AddStatement() (Parser.RulesCodeDOM.PostProcessRul	
method), 330	AppendPattern (Compiler.AppendLineTask attribute),
AddStatement() (Parser.RulesCodeDOM.PreProcessRule	
method), 329	AppendPattern (Parser.RulesCodeDOM.AppendLineStatement
AddStatement() (Parser.RulesCodeDOM.ProcessRulesBi	
method), 329	AppendPattern (Parser.RulesParser.AppendLineRuleMixIn
AddSynthesis() (DataBase.TestCase.SynthesisSuite	attribute), 331
method), 314	Architecture (ToolChain.Lattice.Diamond.SynthesisArgumentFile
AddTestCase() (DataBase.TestCase.TestSuite method),	attribute), 429
313	ArgParseMixin (class in
Aldec_ActiveHDL (Base.Project.ToolChain attribute),	lib.pyAttribute.ArgParseAttributes), 519
259	args (Base.Exceptions.CommonException attribute),
Aldec_aSim (Base.Project.Tool attribute), 260	243
Aldec_RivieraPRO (Base.Project.ToolChain attribute),	args (Base.Exceptions.EnvironmentException at-
259	tribute), 242
Aldec_rPro (Base.Project.Tool attribute), 260	args (Base.Exceptions.ExceptionBase attribute), 242
AldecActiveHDLEditions (class in	args (Base.Exceptions.NotConfiguredException at-
ToolChain.Aldec.ActiveHDL), 348	tribute), 243
AldecException, 361	args (Base.Exceptions.PlatformNotSupportedException
All (Base.Logging.Severity attribute), 256	attribute), 242
AlphaChars (lib.Parser.Tokenizer.TokenKind attribute),	
· ·	args (Base.Exceptions.SkipableCommonException at-
515	tribute), 243
Altera	args (Base.Exceptions.SkipableException attribute),
Pre-compilation, 50	243
Altera (DataBase.Config.Vendors attribute), 284	args (Base.Executable.ExecutableException attribute),
Altera_ModelSim (Base.Project.ToolChain attribute),	245
259	args (Compiler.CompilerException attribute), 280
Altera_Quartus (Base.Project.ToolChain attribute), 259	args (Compiler.SkipableCompilerException attribute),
Altera_Quartus_Map (Base.Project.Tool attribute), 260	280
AlteraDevices (class in DataBase.Config), 286	args (lib.Parser.EmptyChoiseParserResult attribute),
AlteraEditionConfiguration (class in	513
ToolChain.Altera.ModelSim), 367	args (lib.Parser.GreedyMatchingParserResult attribute),
AlteraException, 379	513
AlteraFamilies (class in DataBase.Config), 285	args (lib.Parser.MatchingParserResult attribute), 513
	args (lib.Parser.MismatchingParserResult attribute),
ToolChain.Altera.ModelSim), 364	513
AlteraQuartus (ToolChain.Altera.Quartus.QuartusEdition	
attribute), 372	Args (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute
AlteraStarterEditionConfiguration (class in	attribute), 517
ToolChain.Altera.ModelSim), 369	Args (lib.pyAttribute.ArgParseAttributes.CommonArgumentAttribute
AlteraSubTypes (class in DataBase.Config), 288	attribute), 518
· · · · · · · · · · · · · · · · · · ·	Args (lib.pyAttribute.ArgParseAttributes.CommonSwitchArgumentAttrib
AN (DataBase.Config.XilinxSubTypes attribute), 288	- · · · · ·
Analyze (Simulator.SimulationState attribute), 345	attribute), 518
Analyze() (ToolChain.GHDL.GHDLAnalyze method),	Args (lib.pyAttribute.ArgParseAttributes.SwitchArgumentAttribute
387	attribute), 518
AnalyzeError (DataBase.TestCase.SimulationStatus at-	args (Simulator.PoCSimulationResultNotFoundException
tribute), 311	attribute), 344
AndExpression (class in lib.CodeDOM), 501	args (Simulator.SimulatorException attribute), 343
Any (Base.Project.Environment attribute), 259	args (Simulator.SkipableSimulatorException attribute),
Any (Base.Project.Tool attribute), 260	343

args (ToolChain.Aldec.ActiveHDL.ActiveHDLException	method), 245
attribute), 348	AsArgument() (Base.Executable.FlagArgument
args (ToolChain.Aldec.AldecException attribute), 361	method), 248
$args \ (Tool Chain. Aldec. Riviera PRO. Riviera PRO Exception and the property of the proper$	nAsArgument() (Base.Executable.LongCommandArgument
attribute), 355	method), 246
args (ToolChain.Altera.AlteraException attribute), 379	AsArgument() (Base.Executable.LongFlagArgument
$args\ (Tool Chain. Altera. Model Sim. Model Sim Exception$	method), 249
attribute), 364	AsArgument() (Base.Executable.LongTupleArgument
args (ToolChain.Altera.Quartus.QuartusException at-	method), 253
tribute), 372	$As Argument () \ (Base. Executable. Long Valued Flag Argument$
args (ToolChain.ConfigurationException attribute), 488	method), 250
args (ToolChain.GHDL.GHDLException attribute),	$As Argument () \ (Base. Executable. Long Valued Flag List Argument$
381	method), 252
args (ToolChain.GHDL.GHDLReanalyzeException at-	AsArgument() (Base.Executable.PathArgument
tribute), 382	method), 248
args (ToolChain.Git.GitException attribute), 403	AsArgument() (Base.Executable.ShortCommandArgument
args (ToolChain.GNU.GNUException attribute), 397	method), 246
args (ToolChain.GTKWave.GTKWaveException	AsArgument() (Base.Executable.ShortFlagArgument
attribute), 399	method), 248
args (ToolChain.Intel.IntelException attribute), 423	AsArgument() (Base.Executable.ShortTupleArgument
args (ToolChain.Intel.ModelSim.ModelSimException	method), 253
attribute), 411	As Argument ()  (Base. Executable. Short Valued Flag Argument
args (ToolChain.Intel.Quartus.QuartusException	method), 250
attribute), 419	$As Argument () \ (Base. Executable. Short Valued Flag List Argument$
args (ToolChain.Lattice.Diamond.DiamondException	method), 251
attribute), 426	AsArgument() (Base.Executable.StringArgument
args (ToolChain.Lattice.LatticeException attribute),	method), 247
433	AsArgument() (Base.Executable.StringListArgument
args (ToolChain.Lattice.Synplify.SynplifyException at-	method), 247
tribute), 430	AsArgument() (Base.Executable.TupleArgument
args (ToolChain.Mentor.MentorException attribute),	method), 253
457	AsArgument() (Base.Executable.ValuedFlagArgument
args  (Tool Chain. Mentor. Model Sim. Model Sim Exception	method), 249
attribute), 436	As Argument ()  (Base. Executable. Valued Flag List Argument
args  (Tool Chain. Mentor. Questa Sim. Questa Sim Exception  Annual Control of the Control o	method), 251
attribute), 455	As Argument ()  (Base. Executable. Windows Command Argument
args (ToolChain.SkipConfigurationException at-	method), 247
tribute), 488	$As Argument () \ (Base. Executable. Windows Flag Argument$
args (ToolChain.Synopsys.SynopsysException at-	method), 249
tribute), 462	As Argument ()  (Base. Executable. Windows Tuple Argument
args (ToolChain.ToolChainException attribute), 487	method), 254
args (ToolChain.Windows.WindowsException at-	As Argument ()  (Base. Executable. Windows Valued Flag Argument
tribute), 465	method), 251
args (ToolChain.Xilinx.ISE.ISEException attribute),	As Argument ()  (Base. Executable. Windows Valued Flag List Argument
466	method), 252
args (ToolChain.Xilinx.Vivado.VivadoException	AskMixIn (class in ToolChain), 488
attribute), 476	AskWildCard (class in DataBase.Entity), 298
args (ToolChain.Xilinx.XilinxException attribute), 484	Attribute (class in lib.pyAttribute), 519
ArgumentAttribute (class in	AttributeHelperMixin (class in lib.pyAttribute), 519
lib.pyAttribute.ArgParseAttributes), 517	D
Arria (DataBase.Config.AlteraFamilies attribute), 285	В
Arria2 (DataBase.Config.AlteraDevices attribute), 286	Backend (ToolChain.GHDL.GHDL attribute), 384
Arria5 (DataBase.Config.AlteraDevices attribute), 286	Backend (ToolChain.GHDL.GHDLAnalyze attribute),
Artix (DataBase.Config.XilinxFamilies attribute), 285	387
Artix7 (DataBase.Config.XilinxDevices attribute), 287	Backend (ToolChain.GHDL.GHDLElaborate at-
AsArgument() (Base.Executable.CommandArgument	tribute), 391
method), 246	Backend (ToolChain.GHDL.GHDLRun attribute), 394
AsArgument() (Base.Executable.ExecutableArgument	Base (class in DataBase.Solution), 305

Base (module), 241	Board (ToolChain.Xilinx.ISE.ISEProject attribute), 474
Base.Exceptions (module), 241	Board (ToolChain.Xilinx.Vivado.VivadoProject at-
Base.Executable (module), 243	tribute), 483
Base.Logging (module), 255	BOOLEAN_STATES (lib.ExtendedConfigParser.ExtendedConfigParser
Base.Project (module), 257	attribute), 508
Base.Shared (module), 265	
BaseEnum (class in DataBase.Config), 284	C
BaseFlags (class in DataBase.Entity), 291	CABGA (DataBase.Config.Packages attribute), 289
BaseIndent (Base.Logging.Logger attribute), 256	CachedReadOnlyProperty (class in lib.Decorators), 506
$before\_get() \ (lib. Extended Config Parser. Extended Interpolation From the properties of the prope$	atianByRefParam (class in lib.Functions), 511
method), 507	CaseInsensitive (Parser.RulesCodeDOM.ReplaceStatement
$before\_read()  (lib.ExtendedConfigParser.ExtendedInterpolation)  and  before\_read()  and  b$	plation attribute), 328
method), 507	CGNetlist (DataBase.Entity.IPCore attribute), 299
$before\_set() \ (lib. Extended Config Parser. Extended Interpolation and the property of the $	atthanged (ToolChain.ChangeState attribute), 488
method), 507	ChangeState (class in ToolChain), 488
$before\_write()(lib.ExtendedConfigParser.ExtendedInterp$	OctavacterToken (class in lib.Parser), 514
method), 507	CheckDependency() (ToolChain.Aldec.ActiveHDL.Configuration
BinaryDirectoryPath (ToolChain.GHDL.GHDL at-	method), 348
tribute), 384	CheckDependency() (ToolChain.Aldec.Configuration
BinaryDirectoryPath (ToolChain.GHDL.GHDLAnalyze	method), 362
attribute), 387	CheckDependency() (ToolChain.Aldec.RivieraPRO.Configuration
Binary Directory Path (Tool Chain. GHDL. GHDL Elaborate	method), 355
attribute), 391	CheckDependency() (ToolChain.Altera.Configuration
BinaryDirectoryPath (ToolChain.GHDL.GHDLRun at-	method), 379
tribute), 394	$Check Dependency () \ (Tool Chain. Altera. Model Sim. Altera Edition Configuration C$
BinaryDirectoryPath (ToolChain.GTKWave.GTKWave	method), 367
attribute), 401	CheckDependency() (ToolChain.Altera.ModelSim.AlteraStarterEditionCo
BinaryExpression (class in lib.CodeDOM), 499	method), 369
bits_from_simple_str() (Base.Project.FileTypes class	CheckDependency() (ToolChain.Altera.ModelSim.Configuration
method), 258	method), 364
bits_from_simple_str() (DataBase.Entity.BaseFlags	CheckDependency() (ToolChain.Altera.Quartus.Configuration
class method), 292	method), 373
bits_from_simple_str() (DataBase.Entity.NetlistKind	CheckDependency() (ToolChain.Configuration
class method), 293	method), 489
bits_from_simple_str()	CheckDependency() (ToolChain.GHDL.Configuration
(DataBase.Entity.TestbenchKind class	method), 382
method), 292	CheckDependency() (ToolChain.Git.Configuration
bits_from_simple_str() (Simulator.SimulationSteps	method), 403
class method), 344	CheckDependency() (ToolChain.GTKWave.Configuration
bits_from_str() (Base.Project.FileTypes class method),	method), 399
258	CheckDependency() (ToolChain.Intel.Configuration
bits_from_str() (DataBase.Entity.BaseFlags class	method), 423
method), 292	CheckDependency() (ToolChain.Intel.ModelSim.Configuration
bits_from_str() (DataBase.Entity.NetlistKind class	method), 412
method), 293	$Check Dependency () \ (Tool Chain. Intel. Model Sim. Intel Edition Configuration \ (Tool Chain. Intel Edition \ (Tool Chain. Intel$
bits_from_str() (DataBase.Entity.TestbenchKind class	method), 414
method), 292	$Check Dependency () \ (Tool Chain. Intel. Model Sim. Intel Starter Edition Confidence of the Confide$
bits_from_str() (Simulator.SimulationSteps class	method), 417
method), 344	CheckDependency() (ToolChain.Intel.Quartus.Configuration
BlockedStatement (class in lib.CodeDOM), 505	method), 420
BlockedStatement (class in Parser.FilesCodeDOM),	CheckDependency() (ToolChain.Lattice.Configuration
317	method), 433
BlockStatement (class in lib.CodeDOM), 504	CheckDependency() (ToolChain.Lattice.Diamond.Configuration
Board (Base.Project.Project attribute), 260	method), 426
Board (class in DataBase.Config), 290	$Check Dependency () \ (Tool Chain. Lattice. Symplify. Configuration$
Board (DataBase.Solution.VirtualProject attribute), 308	method), 430
Board (ToolChain.Altera.Quartus.QuartusProject at-	CheckDependency() (ToolChain.Mentor.Configuration
tribute), 377	method), 458

```
CheckDependency() (ToolChain.Mentor.ModelSim.Configuration method), 382
             method), 437
                                                                                ClearSection() (ToolChain.Git.Configuration method),
CheckDependency() (ToolChain.Mentor.ModelSim.ModelSimPECodffguration
             method), 439
                                                                                ClearSection()
                                                                                                         (ToolChain.GTKWave.Configuration
CheckDependency() (ToolChain.Mentor.ModelSim.ModelSimSE3261etffrgt);raftOn
             method), 442
                                                                                ClearSection()
                                                                                                                  (ToolChain.Intel.Configuration
CheckDependency() (ToolChain.Mentor.ModelSim.ModelSimSE64ftetffixel); at 120n
             method), 444
                                                                                ClearSection() (ToolChain.Intel.ModelSim.Configuration
CheckDependency() (ToolChain.Mentor.QuestaSim.Configuration method), 412
             method), 455
                                                                                ClearSection() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
CheckDependency()
                                 (ToolChain.PoC.Configuration
                                                                                             method), 414
             method), 460
                                                                                ClearSection() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
CheckDependency() (ToolChain.Synopsys.Configuration
                                                                                             method), 417
                                                                                Clear Section () \ \ (Tool Chain. Intel. Quartus. Configuration
             method), 462
CheckDependency()
                                  (ToolChain.ToolConfiguration
                                                                                             method), 420
             method), 493
                                                                                ClearSection()
                                                                                                               (ToolChain.Lattice.Configuration
CheckDependency() (ToolChain.VendorConfiguration
                                                                                             method), 433
             method), 491
                                                                                ClearSection() (ToolChain.Lattice.Diamond.Configuration
CheckDependency() (ToolChain.Xilinx.Configuration
                                                                                              method), 426
             method), 485
                                                                                ClearSection() (ToolChain.Lattice.Synplify.Configuration
CheckDependency() (ToolChain.Xilinx.ISE.Configuration
                                                                                              method), 430
             method), 467
                                                                                ClearSection()
                                                                                                              (ToolChain.Mentor.Configuration
CheckDependency() (ToolChain.Xilinx.Vivado.Configuration
                                                                                              method), 458
             method), 476
                                                                                ClearSection() (ToolChain.Mentor.ModelSim.Configuration
Child (lib.CodeDOM.NotExpression attribute), 499
                                                                                             method), 437
Child (lib.CodeDOM.UnaryExpression attribute), 499
                                                                                ClearSection() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
CleanUp (Compiler.CompileState attribute), 281
                                                                                             method), 439
clear() (Base.Executable.CommandLineArgumentList
                                                                                ClearSection() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration)
             method), 254
                                                                                             method), 442
clear() (lib.ExtendedConfigParser.ExtendedConfigParser ClearSection() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration () (ToolChain.Mentor.ModelSim.Mentor.ModelSimSE64Configuration () (ToolChain.Mentor.ModelSim.Mentor.ModelSim.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.Mentor.M
             method), 509
                                                                                              method), 444
clear() (lib.ExtendedConfigParser.ExtendedSectionProxy ClearSection() (ToolChain.Mentor.QuestaSim.Configuration
             method), 507
                                                                                              method), 455
Clear() (ToolChain.Git.GitConfig method), 409
                                                                                ClearSection() (ToolChain.PoC.Configuration method),
Clear() (ToolChain.Git.GitDescribe method), 408
                                                                                              460
Clear() (ToolChain.Git.GitRevList method), 407
                                                                                ClearSection()
                                                                                                           (ToolChain.Synopsys.Configuration
Clear() (ToolChain.Git.GitRevParse method), 406
                                                                                              method), 462
Clear() (ToolChain.Git.GitSCM method), 405
                                                                                ClearSection() (ToolChain.ToolConfiguration method),
clear_cache() (lib.ExtendedConfigParser.ExtendedInterpolation
                                                                                              493
             method), 507
                                                                                ClearSection()
                                                                                                               (ToolChain. VendorConfiguration
                                                                                             method), 491
ClearSection() (ToolChain.Aldec.ActiveHDL.Configuration
             method), 349
                                                                                ClearSection()
                                                                                                               (ToolChain.Xilinx.Configuration
ClearSection()
                               (ToolChain.Aldec.Configuration
                                                                                             method), 485
             method), 362
                                                                                ClearSection()
                                                                                                         (ToolChain.Xilinx.ISE.Configuration
ClearSection() (ToolChain.Aldec.RivieraPRO.Configuration
                                                                                             method), 467
                                                                                ClearSection() (ToolChain.Xilinx.Vivado.Configuration
             method), 355
                               (ToolChain.Altera.Configuration
                                                                                              method), 476
ClearSection()
             method), 379
                                                                                CLG (DataBase.Config.Packages attribute), 289
ClearSection() (ToolChain.Altera.ModelSim.AlteraEditionClonef(gurationToolChain.Altera.Quartus.QuartusProject
             method), 367
                                                                                             method), 377
ClearSection() (ToolChain.Altera.ModelSim.AlteraStarterEditl@nGosnfigTroolGhain.Windows), 465
             method), 369
                                                                                Cmd.Executable (class in ToolChain.Windows), 465
ClearSection() (ToolChain.Altera.ModelSim.Configuratio@md.SwitchCommand (class in ToolChain.Windows),
             method), 365
                                                                                              465
ClearSection() (ToolChain.Altera.Quartus.Configuration Cocotb
             method), 373
                                                                                       Pre-compilation, 55
ClearSection() (ToolChain.Configuration method), 489
                                                                                       Third-Party Libraries, 203
ClearSection()
                              (ToolChain.GHDL.Configuration Cocotb (Base.Project.ToolChain attribute), 259
```

Cocotb_QuestaSim (Base.Project.Tool attribute), 260	attribute), 321
COCOTB_SIMBUILD_DIRECTORY (Simula-	$Comment Text \ (Parser. Files Code DOM. Report Statement$
tor.CocotbSimulator.Simulator attribute),	attribute), 322
334	CommentText (Parser.FilesCodeDOM.SDCStatement
CocotbSimulationResultFilter() (in module	attribute), 320
ToolChain.GNU), 398 CocotbSourceFile (class in Base.Project), 264	CommentText (Parser.FilesCodeDOM.UCFStatement
CocotbSourceFileMixIn (class in Parser.FilesParser),	attribute), 321 CommentText (Parser.FilesCodeDOM.VerilogStatement
325	attribute), 319
CocotbStatement (class in Parser.FilesCodeDOM), 319	CommentText (Parser.FilesCodeDOM.VHDLStatement
CocoTestbench (class in DataBase.Entity), 301	attribute), 319
CocoTestbench (DataBase.Entity.IPCore attribute), 299	CommentText (Parser.FilesCodeDOM.XDCStatement
CocoTestbenches (DataBase.Entity.AskWildCard at-	attribute), 321
tribute), 298	Comment Text  (Parser. Rules Code DOM. Append Line Statement
CocoTestbenches (DataBase.Entity.StarWildCard at-	attribute), 329
tribute), 297	CommentText (Parser.RulesCodeDOM.CopyStatement
CocoTestbenches (DataBase.Entity.WildCard at-	attribute), 328
tribute), 296 CodeDOMMeta (class in lib.CodeDOM), 498	CommentText (Parser.RulesCodeDOM.DeleteStatement attribute), 328
CodeDOMObject (class in lib.CodeDOM), 498	CommentText (Parser.RulesCodeDOM.Document at-
Command (lib.pyAttribute.ArgParseAttributes.Command	
attribute), 517	CommentText (Parser.RulesCodeDOM.FileStatement
CommandArgument (class in Base.Executable), 245	attribute), 329
CommandAttribute (class in	Comment Text  (Parser. Rules Code DOM. Post Process Rules Statement
lib.pyAttribute.ArgParseAttributes), 517	attribute), 330
CommandGroupAttribute (class in	CommentText (Parser.RulesCodeDOM.PreProcessRulesStatement
lib.pyAttribute.ArgParseAttributes), 516	attribute), 329
CommandLineArgument (class in Base.Executable), 245	CommentText (Parser.RulesCodeDOM.ProcessRulesBlockStatement
— ·-	attribute), 329
Base.Executable), 254	CommentText (Parser.RulesCodeDOM.ReplaceStatement attribute), 328
CommentLine (class in lib.CodeDOM), 505	CommonArgumentAttribute (class in
CommentText (lib.CodeDOM.BlockStatement attribute), 504	lib.pyAttribute.ArgParseAttributes), 518
CommentText (lib.CodeDOM.ConditionalBlockStatemer	CommonException, 243  CommonSwitchArgumentAttribute (class in
attribute), 504	lib.pyAttribute.ArgParseAttributes), 518
CommentText (lib.CodeDOM.Statement attribute), 504	•
CommentText (Parser.FilesCodeDOM.CocotbStatement	
attribute), 320	Compile() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
CommentText (Parser.FilesCodeDOM.ConstraintStateme	
attribute), 320	Compile() (ToolChain.Aldec.RivieraPRO.VHDLCompiler
CommentText (Parser.FilesCodeDOM.Document at-	method), 359
tribute), 323	Compile() (ToolChain.Altera.Quartus.Map method),
CommentText (Parser.FilesCodeDOM.ElseIfStatement attribute), 323	375 Compile() (ToolChain.Intel.Quartus.Map method), 422
CommentText (Parser.FilesCodeDOM.ElseStatement	Compile() (ToolChain.Heti.Quartus.wap inchod), 422 Compile() (ToolChain.Lattice.Diamond.Synth
attribute), 323	method), 428
	n@mpile() (ToolChain.Mentor.ModelSim.VHDLCompiler
attribute), 323	method), 450
CommentText (Parser.FilesCodeDOM.IfStatement at-	Compile() (ToolChain.Xilinx.ISE.Xst method), 472
tribute), 322	Compile() (ToolChain.Xilinx.Vivado.Synth method),
CommentText (Parser.FilesCodeDOM.IncludeStatement	482
attribute), 322	compile-altera.ps1 command line option
CommentText (Parser.FilesCodeDOM.LDCStatement attribute), 320	-All, 221
CommentText (Parser.FilesCodeDOM.LibraryStatement	-Clean, 221 -GHDL, 222
attribute), 322	-GHDE, 222 -Help, 221
CommentText (Parser FilesCodeDOM PathStatement	-Ouesta 222

-VHDL2008, 222 -VHDL93, 222	compile-xilinx-ise.ps1 command line option -All, 228
compile-altera.sh command line option	-Clean, 228
-all, 221	-GHDL, 228
-clean, 221	-Help, 228
-ghdl, 221	-Questa, 228
-help, 221	-ReLink, 228
-questa, 221	-VHDL2008, 228
-vhdl2008, 221	-VHDL93, 228
-vhdl93, 221	compile-xilinx-ise.sh command line option
compile-lattice.ps1 command line option	-all, 227
-All, 223	-clean, 227
-Clean, 223	-ghdl, 227
-GHDL, 223	-help, 227
-Help, 223	-questa, 227
-Questa, 223	-vhdl2008, 227
-VHDL2008, 223	-vhdl93, 227
-VHDL93, 223	compile-xilinx-vivado.ps1 command line option
compile-lattice.sh command line option	-All, 230
-all, 222	-Clean, 230
-clean, 222	-GHDL, 230
-ghdl, 222	-Help, 230
-help, 222	-Questa, 230
-questa, 222	-ReLink, 230
-vhdl2008, 223	-VHDL2008, 230
-vhdl93, 223	-VHDL93, 230
compile-osvvm.ps1 command line option	compile-xilinx-vivado.sh command line option
-All, 225	-all, 229
-Clean, 225	-an, 229
-GHDL, 225	-ghdl, 229
-GHDL, 225 -Help, 225	-ghdi, 229 -help, 229
-Neip, 225 -Questa, 225	-questa, 229
-VHDL2008, 225	-questa, 229 -vhdl2008, 229
-VHDL2006, 225 -VHDL93, 225	-vhd12006, 229 -vhd193, 229
compile-osvvm.sh command line option	CompileError (DataBase.TestCase.CompileStatus at-
-all, 224	tribute), 312
-dii, 224 -clean, 224	CompileFailed (DataBase.TestCase.CompileStatus at-
-ghdl, 224 -help, 224	tribute), 312 Compiler (class in Compiler), 282
-nerp, 224 -questa, 224	Compiler (class in Compiler.), 262 Compiler (class in Compiler.ISECompiler), 267
-questa, 224 -vhdl2008, 224	Compiler (class in Compiler.LSECompiler), 269
-vhdl93, 224	Compiler (class in Compiler.QuartusCompiler), 271
compile-uvvm.ps1 command line option	Compiler (class in Compiler. Vivado Compiler), 272
-All, 226	Compiler (class in Compiler.XCICompiler), 274
-Clean, 226	Compiler (class in Compiler.XCOCompiler), 276
-GHDL, 226	Compiler (class in Compiler.XSTCompiler), 278
-Help, 226	Compiler (module), 267
-Questa, 226	Compiler (module), 267 Compiler.ISECompiler (module), 267
-VHDL2008, 226	Compiler.LSECompiler (module), 269
-VHDL2006, 220 -VHDL93, 226	Compiler.QuartusCompiler (module), 271
compile-uvvm.sh command line option	Compiler. Vivado Compiler (module), 272
-all, 225	Compiler. XCICompiler (module), 274
-dii, 223 -clean, 225	Compiler.XCOCompiler (module), 276
-crean, 223 -ghdl, 226	Compiler.XSTCompiler (module), 278
–gildi, 220 –help, 225	CompileResult (class in Compiler), 281
-neip, 223 -questa, 226	CompilerException, 280
-questa, 220 -vhdl2008, 226	CompilerException, 200  CompilerFilter() (in module
-vhdl93, 226	ToolChain.Lattice.Diamond), 430
-viidi33, 440	1001Cham.Lattice.Diamond, 450

CompilerFilter() (in module ToolChain.Xilinx.Vivado), tribute), 295 484 ConfigSectionName (DataBase.Entity.Netlist attribute), CompileState (class in Compiler), 281 CompileStatus (class in DataBase.TestCase), 311 ConfigSectionName (DataBase.Entity.PathElement at-CompileSuccess (DataBase.TestCase.CompileStatus tribute), 294 attribute), 312 ConfigSectionName (DataBase.Entity.QuartusNetlist ConcatenateExpression (class attribute), 303 in Parser.FilesCodeDOM), 318 ConfigSectionName (DataBase.Entity.StarWildCard at-ConditionalBlockStatement (class in lib.CodeDOM), tribute), 297 ConfigSectionName (DataBase.Entity.Testbench ConfigParameters (ToolChain.Git.GitConfig attribute), attribute), 300 ConfigSectionName (DataBase.Entity.VHDLTestbench 410 (DataBase.Entity.AskWildCard attribute), 300 ConfigSection attribute), 298 ConfigSectionName (DataBase.Entity.VivadoNetlist at-ConfigSection (DataBase.Entity.CocoTestbench tribute), 304 attribute), 301 ConfigSectionName (DataBase.Entity.WildCard ConfigSection (DataBase.Entity.CoreGeneratorNetlist attribute), 297 attribute), 304 ConfigSectionName (DataBase.Entity.XstNetlist ConfigSection (DataBase.Entity.IPCore attribute), 299 attribute), 302 ConfigSection (DataBase.Entity.LatticeNetlist ConfigSectionName (DataBase.Solution.Base tribute), 303 tribute), 305 ConfigSection (DataBase.Entity.LazyPathElement at-ConfigSectionName (DataBase.Solution.ISEProject attribute), 299 tribute), 307 ConfigSection (DataBase.Entity.Library attribute), 295 ConfigSectionName (DataBase.Solution.LatticeProject ConfigSection (DataBase.Entity.Namespace attribute), attribute), 308 ConfigSectionName (DataBase.Solution.Project ConfigSection (DataBase.Entity.Netlist attribute), 301 attribute), 307 ConfigSection (DataBase.Entity.PathElement attribute), ConfigSectionName (DataBase.Solution.QuartusProject attribute), 308 ConfigSectionName (DataBase.Solution.Repository at-ConfigSection (DataBase.Entity.QuartusNetlist tribute), 303 tribute), 306 ConfigSectionName (DataBase.Solution.Solution at-ConfigSection (DataBase.Entity.StarWildCard attribute), 297 tribute), 306 ConfigSectionName (DataBase.Solution.VivadoProject ConfigSection (DataBase.Entity.Testbench attribute), attribute), 307 ConfigSection (DataBase.Entity.VHDLTestbench at-Configuration (class in ToolChain), 489 Configuration (class in ToolChain.Aldec), 361 tribute), 300 ConfigSection (DataBase.Entity.VivadoNetlist Configuration (class in ToolChain.Aldec.ActiveHDL), attribute), 304 348 ConfigSection (DataBase.Entity.WildCard attribute), Configuration (class in ToolChain.Aldec.RivieraPRO), 355 ConfigSection (DataBase.Entity.XstNetlist attribute), Configuration (class in ToolChain.Altera), 379 Configuration (class in ToolChain.Altera.ModelSim), ConfigSectionName (DataBase.Entity.AskWildCard attribute), 298 Configuration (class in ToolChain.Altera.Quartus), 372 ConfigSectionName (DataBase.Entity.CocoTestbench Configuration (class in ToolChain.GHDL), 382 attribute), 301 Configuration (class in ToolChain.Git), 403 ConfigSectionName (DataBase.Entity.CoreGeneratorNetliconfiguration (class in ToolChain.GTKWave), 399 attribute), 304 Configuration (class in ToolChain.Intel), 423 ConfigSectionName (DataBase.Entity.IPCore Configuration (class in ToolChain.Intel.ModelSim), attribute), 299 ConfigSectionName (DataBase.Entity.LatticeNetlist at-Configuration (class in ToolChain.Intel.Quartus), 419 tribute), 303 Configuration (class in ToolChain.Lattice), 433 ConfigSectionName (DataBase.Entity.LazyPathElement Configuration (class in ToolChain.Lattice.Diamond), attribute), 299 ConfigSectionName Configuration (class in ToolChain.Lattice.Synplify), (DataBase.Entity.Library tribute), 295 430 ConfigSectionName (DataBase.Entity.Namespace at-Configuration (class in ToolChain.Mentor), 457

Configuration (class in ToolChain.Mentor.ModelSim),	method), 458
436 Configuration (class in ToolChain.Mentor.QuestaSim),	ConfigureForAll() (ToolChain.Mentor.ModelSim.Configuration method), 437
455	ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimPEConfigura
Configuration (class in ToolChain.PoC), 459	method), 439
Configuration (class in ToolChain.Synopsys), 462	$Configure For All() \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure For All()) \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure For All()) \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure For All()) \ (Tool Chain. Mentor. Model Sim. Model Sim SE 32 Configure For All()) \ (Tool Chain. Mentor. Model Sim. M$
Configuration (class in ToolChain.Xilinx), 485	method), 442
Configuration (class in ToolChain.Xilinx.ISE), 466	ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimSE64ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimSE64ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimSE64ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimSE64ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelSimSE64ConfigureForAll() (ToolChain.Mentor.ModelSim.ModelS
Configuration (class in ToolChain.Xilinx.Vivado), 476	method), 444
ConfigurationException, 487	ConfigureForAll() (ToolChain.Mentor.QuestaSim.Configuration
ConfigurationState (class in ToolChain), 488 Configurator (class in ToolChain), 496	method), 455 ConfigureForAll() (ToolChain.PoC.Configuration
ConfigureAll() (ToolChain.Configurator method), 496	method), 460
Configured (ToolChain.ConfigurationState attribute),	ConfigureForAll() (ToolChain.Synopsys.Configuration
488	method), 462
ConfigureDefaultTools() (ToolChain.Configurator	ConfigureForAll() (ToolChain.ToolConfiguration
method), 496	method), 493
$Configure For All () \ (Tool Chain. Aldec. Active HDL. Configure For All () \ (Tool Chain. Allec. Active HDL. Configure For Allec.$	
method), 348	method), 491
ConfigureForAll() (ToolChain.Aldec.Configuration	
method), 362	method), 485
method), 355	guCatitfigureForAll() (ToolChain.Xilinx.ISE.Configuration method), 467
	ConfigureForAll() (ToolChain.Xilinx.Vivado.Configuration
method), 379	method), 476
	diction (Configuration () (ToolChain.Aldec.ActiveHDL.Configuration
method), 367	method), 349
=	taclenhightien Granding wira () of Tool Chain. Aldec. Configuration
method), 369	method), 362
method), 364	arationfigureForDarwin() (ToolChain.Aldec.RivieraPRO.Configuration method), 355
	inction, 333
method), 373	method), 379
ConfigureForAll() (ToolChain.Configuration method),	
490	method), 367
ConfigureForAll() (ToolChain.GHDL.Configuration	$Configure For Darwin () \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Chain. Altera$
method), 382	method), 370
	ConfigureForDarwin() (ToolChain.Altera.ModelSim.Configuration
method), 403 ConfigureForAll() (ToolChain GTKWaye Configuration	method), 365 ConfigureForDarwin() (ToolChain.Altera.Quartus.Configuration
method), 399	method), 373
ConfigureForAll() (ToolChain.Intel.Configuration	
method), 424	method), 489
$Configure For All() \ (Tool Chain. Intel. Model Sim. Configuration of the configuration of $	attomnfigureForDarwin() (ToolChain.GHDL.Configuration
method), 412	method), 382
ConfigureForAll() (ToolChain.Intel.ModelSim.IntelEditi	
method), 414	method), 403
	er (Exchifigan Country) (Tool Chain. GTK Wave. Configuration
method), 417 ConfigureForAll() (ToolChain.Intel.Quartus.Configuration	method), 399
method), 420	method), 424
	ConfigureForDarwin() (ToolChain.Intel.ModelSim.Configuration
method), 433	method), 412
	raction figure For Darwin() (Tool Chain. Intel. Model Sim. Intel Edition Configura
method), 426	method), 414
	attConfigureForDarwin() (ToolChain.Intel.ModelSim.IntelStarterEditionCon
method), 430	method), 417

 $Configure For All() \\ \hspace{0.2in} (Tool Chain. Mentor. Configuration \\ \hspace{0.2in} Configure For Darwin() \\ \hspace{0.2in} (Tool Chain. Intel. Quartus. Configuration \\ \hspace{0.2in} Configure For Darwin() \\ \hspace{0.2in} (Tool Chain. Intel. Quartus. Configuration \\ \hspace{0.2in} (Tool Cha$ 

	method), 424
ConfigureForDarwin() (ToolChain.Lattice.Configuration Configure	
	method), 412
ConfigureForDarwin() (ToolChain.Lattice.Diamond.Confi@orafigure method), 426	method), 415
ConfigureForDarwin() (ToolChain.Lattice.Synplify.Configurationaries	
	method), 417
ConfigureForDarwin() (ToolChain.Mentor.Configuration Configure	
	method), 420
$Configure For Darwin () \ (Tool Chain. Mentor. Model Sim. Configuration) \ (Tool Chain. Mentor. Meator. Meator.$	
	method), 433
ConfigureForDarwin() (ToolChain.Mentor.ModelSim.ModedSfigRfc	
	method), 426
ConfigureForDarwin() (ToolChain.Mentor.ModelSim.ModedSfigSF: method), 442	method), 431
ConfigureForDarwin() (ToolChain.Mentor.ModelSim.ModedSingSEc	
	method), 458
ConfigureForDarwin() (ToolChain.Mentor.QuestaSim.Configureguesta	
	method), 437
ConfigureForDarwin() (ToolChain.PoC.Configuration Configure	=
	method), 440
ConfigureForDarwin() (ToolChain.Synopsys.ConfiguratioConfigure	
**	method), 442
	ForLinux() (ToolChain.Mentor.ModelSim.ModelSimSE64Conf method), 444
ConfigureForDarwin() (ToolChain.VendorConfiguration Configure	
	method), 455
ConfigureForDarwin() (ToolChain.Xilinx.Configuration Configure	
	method), 460
$Configure For Darwin () \ (Tool Chain. Xilinx. ISE. Configurati \textbf{Gto} n figure Tool Chain. The configuration of the configuration of$	
	method), 463
ConfigureForDarwin() (ToolChain.Xilinx.Vivado.Configu <b>£acinofi</b> gure	
method), 476 ConfigureForLinux() (ToolChain.Aldec.ActiveHDL.Confi@mmfligure	method), 493 For Linux(), (Tool Chain Vandor Configuration
	method), 491
ConfigureForLinux() (ToolChain.Aldec.Configuration Configure	
	method), 485
ConfigureForLinux() (ToolChain.Aldec.RivieraPRO.Configure	ForLinux() (ToolChain.Xilinx.ISE.Configuration
	method), 467
ConfigureForLinux() (ToolChain.Altera.Configuration Configure	· ·
	method), 476
ConfigureForLinux() (ToolChain.Altera.ModelSim.AlteraEditfigute method), 367	nagamationvs() (ToolChain.Aldec.ActiveHDL.Configuration
ConfigureForLinux() (ToolChain.Altera.ModelSim.AlteraStarterEdi	•
	ForWindows()
ConfigureForLinux() (ToolChain.Altera.ModelSim.Configuration	
	362
Configure For Linux()  (Tool Chain. Altera. Quartus. Configur attor figure and the configuration of the conf	ForWindows()
	(ToolChain.Aldec.RivieraPRO.Configuration
•	method), 356
	ForWindows()
· · ·	(ToolChain.Altera.Configuration method), 380
	ForWindows()
	(ToolChain.Altera.ModelSim.AlteraEditionConfiguration
	method), 367
method), 399 Configure	ForWindows()
ConfigureForLinux() (ToolChain.Intel.Configuration	(ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration

method), 370	method), 455
ConfigureForWindows()	ConfigureForWindows()
(ToolChain.Altera.ModelSim.Configuration	(ToolChain.PoC.Configuration method),
method), 365	460
ConfigureForWindows()	ConfigureForWindows()
(ToolChain.Altera.Quartus.Configuration method), 373	(ToolChain.Synopsys.Configuration method), 463
ConfigureForWindows() (ToolChain.Configuration	ConfigureForWindows() (ToolChain.ToolConfiguration
method), 490	method), 493
ConfigureForWindows()	ConfigureForWindows()
(ToolChain.GHDL.Configuration method), 383	(ToolChain.VendorConfiguration method), 491
ConfigureForWindows() (ToolChain.Git.Configuration	ConfigureForWindows()
method), 403	(ToolChain.Xilinx.Configuration method),
ConfigureForWindows()	485
(ToolChain.GTKWave.Configuration	ConfigureForWindows()
method), 399	(ToolChain.Xilinx.ISE.Configuration
ConfigureForWindows()	method), 467
(ToolChain.Intel.Configuration method),	ConfigureForWindows()
424	(ToolChain.Xilinx.Vivado.Configuration
ConfigureForWindows()	method), 476
(ToolChain.Intel.ModelSim.Configuration	ConfigureTool() (ToolChain.Configurator method), 496
method), 412	ConstraintFile (class in Base.Project), 262
ConfigureForWindows()	ConstraintStatement (class in Parser.FilesCodeDOM),
(Tool Chain. Intel. Model Sim. Intel Edition Configuration Configurati	
method), 415	converters (lib. Extended Config Parser. Extended Config Parser
ConfigureForWindows()	attribute), 509
	(Comprise) ura (Base. Executable. Command Line Argument List
method), 417	method), 254
ConfigureForWindows()	CopyExternalLibraries()
(ToolChain.Intel.Quartus.Configuration	(DataBase.Solution.FileListFile method),
method), 420	309
ConfigureForWindows()	CopyFilesToFileSet() (DataBase.Solution.FileListFile
(ToolChain.Lattice.Configuration method),	method), 309
433	CopyRuleMixIn (class in Parser.RulesParser), 330
ConfigureForWindows()  (ToolChain Latting Diamond Configuration	CopySourceFilesFromProject()  (ToolChain Alters Quartus Quartus Settings)
(ToolChain.Lattice.Diamond.Configuration method), 426	(ToolChain.Altera.Quartus.QuartusSettings method), 378
ConfigureForWindows()	CopyStatement (class in Parser.RulesCodeDOM), 328
(ToolChain.Lattice.Synplify.Configuration	CopyTask (class in Compiler), 280
method), 431	CoreGenerator (class in ToolChain.Xilinx.ISE), 472
ConfigureForWindows()	CoreGenerator.Executable (class in
(ToolChain.Mentor.Configuration method),	ToolChain.Xilinx.ISE), 472
458	CoreGenerator.FlagRegenerate (class in
ConfigureForWindows()	ToolChain.Xilinx.ISE), 472
(ToolChain.Mentor.ModelSim.Configuration	CoreGenerator.SwitchBatchFile (class in
method), 437	ToolChain.Xilinx.ISE), 473
ConfigureForWindows()	CoreGenerator.SwitchProjectFile (class in
(ToolChain.Mentor.ModelSim.ModelSimPECo	· · ·
method), 440	CoreGeneratorFilter() (in module
ConfigureForWindows()  (ToolChain Montar ModelSim ModelSimSE2)	ToolChain.Xilinx.ISE), 475
	CCConfection (Class in DataBase.Entity), 303 CoreGenNetlists (DataBase.Entity.AskWildCard
method), 442	•
ConfigureForWindows() (ToolChain Mentor ModelSim ModelSimSE6/	attribute), 298  (DotaBase Entity StarWildCard
(ToolChain.Mentor.ModelSim.ModelSimSE64	· · · · · · · · · · · · · · · · · · ·
method), 444 ConfigureForWindows()	attribute), 297 CoreGenNetlists (DataBase.Entity.WildCard attribute),
(ToolChain.Mentor.QuestaSim.Configuration	296

Count (DataBase.TestCase.GroupBase attribute), 312 Count (DataBase.TestCase.SynthesisGroup attribute),	deco() (ToolChain.GHDL.GHDLElaborate method), 393
313	deco() (ToolChain.GHDL.GHDLRun method), 397
Count (DataBase.TestCase.SynthesisSuite attribute),	DefaultAttribute (class in
314	lib.pyAttribute.ArgParseAttributes), 517
Count (DataBase.TestCase.TestGroup attribute), 312	DefaultFileSet (Base.Project.Project attribute), 261
Count (DataBase.TestCase.TestSuite attribute), 313	DefaultFileSet (DataBase.Solution.VirtualProject at-
count() (Base.Executable.CommandLineArgumentList	tribute), 308
method), 254	DefaultFileSet (ToolChain.Altera.Quartus.QuartusProject
count() (ToolChain.EditionDescription method), 495	attribute), 377
Coverage (Simulator.SimulationState attribute), 345	DefaultFileSet (ToolChain.Xilinx.ISE.ISEProject at-
CPG (DataBase.Config.Packages attribute), 289	tribute), 474
Create() (ToolChain.Altera.Quartus.QuartusProject	DefaultFileSet (ToolChain.Xilinx.Vivado.VivadoProject
method), 377	attribute), 483
CreateFiles() (DataBase.Solution.Solution method),	defaults()  (lib. Extended Config Parser. Extended Config Parser
306	method), 509
CreateFileSet() (Base.Project.Project method), 261	DeleteRuleMixIn (class in Parser.RulesParser), 331
CreateFileSet() (DataBase.Solution.VirtualProject	DeleteStatement (class in Parser.RulesCodeDOM), 328
method), 308	DeleteTask (class in Compiler), 280
$Create File Set () \ (Tool Chain. Altera. Quartus. Quartus Projection \ Altera. Quartus Projection \ (Tool Chain. Altera. Quartus Projection) \ (Tool Ch$	tDelimiterChars (lib.Parser.Tokenizer.TokenKind
method), 377	attribute), 515
	DelimiterToken (class in lib.Parser), 515
method), 474	Dependencies (DataBase.Entity.IPCore attribute), 299
$CreateFileSet() \ (ToolChain. Xilinx. Vivado. Vivado Project$	
method), 483	attribute), 409
CreateLibrary() (ToolChain.Aldec.ActiveHDL.VHDLLib	• • • • • • • • • • • • • • • • • • • •
method), 351	DestinationPath (Parser.RulesCodeDOM.CopyStatement
CreateLibrary() (ToolChain.Aldec.RivieraPRO.VHDLLib	
method), 358	DestinationPath (Parser.RulesParser.CopyRuleMixIn
CreateLibrary() (ToolChain.Mentor.ModelSim.VHDLLib	
method), 447 CSG (DataBase.Config.Packages attribute), 289	Device (Base.Project.Project attribute), 260 Device (class in DataBase.Config), 290
CXT (DataBase.Config.XilinxSubTypes attribute), 289	Device (Class in Database. Config.), 290  Device (DataBase. Config. Board attribute), 290
Cyclone (DataBase.Config.AlteraFamilies attribute),	Device (DataBase.Config.Device attribute), 290
285	Device (DataBase.Solution.VirtualProject attribute),
Cyclone3 (DataBase.Config.AlteraDevices attribute),	308
286	Device (ToolChain.Altera.Quartus.QuartusProject at-
Cyclone4 (DataBase.Config.AlteraDevices attribute),	tribute), 377
286	Device (ToolChain.Lattice.Diamond.SynthesisArgumentFile
Cyclone5 (DataBase.Config.AlteraDevices attribute),	attribute), 429
286	Device (ToolChain.Xilinx.ISE.ISEProject attribute),
D	474
D	Device (ToolChain.Xilinx.Vivado.VivadoProject
DA (DataBase.Config.XilinxSubTypes attribute), 288	attribute), 483
data (Base.Project.FileTypes attribute), 258	Devices (class in DataBase.Config), 286
data (DataBase.Entity.BaseFlags attribute), 292	Diamond (class in ToolChain.Lattice.Diamond), 428
data (DataBase.Entity.NetlistKind attribute), 293	DiamondException, 425
data (DataBase.Entity.TestbenchKind attribute), 292	Directories (Base.Shared.Shared attribute), 265
data (Simulator.SimulationSteps attribute), 344	Directories (Compiler.Compiler attribute), 283
DataBase (module), 283	Directories (Compiler.ISECompiler.Compiler at-
DataBase.Config (module), 284	tribute), 267
DataBase.Entity (module), 291	Directories (Compiler.LSECompiler.Compiler at-
DataBase.Solution (module), 305	tribute), 269
DataBase.TestCase (module), 311	Directories (Compiler.QuartusCompiler.Compiler at-
Debug (Base.Logging.Severity attribute), 256	tribute), 271
deco() (ToolChain.GHDL.GHDL method), 384	Directories (Compiler.VivadoCompiler.Compiler at-
deco() (ToolChain.GHDL.GHDLAnalyze method), 390	tribute), 273  Directories (Compiler XCICompiler Compiler at-
	TABLES CLOUDIELACTIONDHELCONDHEL 31-

tribute), 274	tribute), 338
Directories (Compiler.XCOCompiler.Compiler attribute), 276	DryRun (Simulator.QuestaSimulator.Simulator attribute), 340
Directories (Compiler.XSTCompiler.Compiler at-	DryRun (Simulator.SimulationResult attribute), 345
tribute), 278	DryRun (Simulator.Simulator attribute), 346
Directories (Simulator.ActiveHDLSimulator.Simulator attribute), 332	DryRun (Simulator.VivadoSimulator.Simulator attribute), 341
Directories (Simulator.CocotbSimulator.Simulator attribute), 334	DryRunCount (DataBase.TestCase.SynthesisGroup attribute), 313
Directories (Simulator.GHDLSimulator.Simulator at-	DryRunCount (DataBase.TestCase.SynthesisSuite at-
tribute), 335	tribute), 314
Directories (Simulator.ISESimulator.Simulator at-	DryRunCount (DataBase.TestCase.TestGroup at-
tribute), 337	tribute), 312
Directories (Simulator.ModelSimSimulator.Simulator attribute), 338	DryRunCount (DataBase.TestCase.TestSuite attribute), 313
Directories (Simulator.QuestaSimulator.Simulator at-	_
tribute), 340	E
Directories (Simulator.Simulator attribute), 346	E (DataBase.Config.AlteraSubTypes attribute), 288
Directories (Simulator.VivadoSimulator.Simulator at-	E (DataBase.Config.Packages attribute), 289
tribute), 341	E (DataBase.Config.XilinxSubTypes attribute), 288
Document (class in Parser.FilesCodeDOM), 323	ECP (DataBase.Config.LatticeFamilies attribute), 285
Document (class in Parser.RulesCodeDOM), 330	ECP2 (DataBase.Config.LatticeDevices attribute), 287
DocumentMemberAttribute (class in	ECP3 (DataBase.Config.LatticeDevices attribute), 287
lib.SphinxExtensions), 516	
	ECP5 (DataBase.Config.LatticeDevices attribute), 287
	Edition (class in ToolChain), 495
Parser.RulesCodeDOM), 327	EditionDescription (class in ToolChain), 495
DotAll (Parser.RulesCodeDOM.ReplaceStatement at-	Elaborate (Simulator.SimulationState attribute), 345
tribute), 328	Elaborate() (ToolChain.GHDL.GHDLElaborate
DryRun (Base.Logging.Severity attribute), 256	method), 390
DryRun (Base.Shared.Shared attribute), 265	ElaborationError (DataBase.TestCase.SimulationStatus
DryRun (Compiler.Compiler attribute), 283	attribute), 311
DryRun (Compiler.ISECompiler.Compiler attribute),	ElaborationFilter() (in module
267	ToolChain.Xilinx.Vivado), 484
DryRun (Compiler.LSECompiler.Compiler attribute),	ElementBase (class in DataBase.TestCase), 312
269	ElseClause (Parser.FilesCodeDOM.IfElseIfElseStatement
DryRun (Compiler.QuartusCompiler.Compiler at-	attribute), 323
tribute), 271	ElseIfClauses (Parser.FilesCodeDOM.IfElseIfElseStatement
DryRun (Compiler.VivadoCompiler.Compiler at-	attribute), 323
tribute), 273	ElseIfStatement (class in Parser.FilesCodeDOM), 322
DryRun (Compiler.XCICompiler.Compiler attribute),	ElseStatement (class in Parser.FilesCodeDOM), 323
274	EmptyChoiseParserResult, 513
DryRun (Compiler.XCOCompiler.Compiler attribute),	EmptyLine (class in lib.CodeDOM), 505
276	EndTime (DataBase.TestCase.SuiteMixIn attribute),
DryRun (Compiler.XSTCompiler.Compiler attribute),	313
278	EndTime (DataBase.TestCase.SynthesisSuite attribute),
DryRun (DataBase.TestCase.CompileStatus attribute),	314
311	EndTime (DataBase.TestCase.TestSuite attribute), 313
	Entities (DataBase.Entity.Library attribute), 295
tribute), 311	Entities (DataBase.Entity.Namespace attribute), 295
DryRun (Simulator.ActiveHDLSimulator.Simulator at-	Entity (DataBase.Entity.FQN attribute), 305
tribute), 332	EntityNames (DataBase.Entity.Library attribute), 295
DryRun (Simulator.CocotbSimulator.Simulator at-	EntityNames (DataBase.Entity.Namespace attribute),
tribute), 334	295
DryRun (Simulator.GHDLSimulator.Simulator at-	EntityTypes (class in DataBase.Entity), 291
tribute), 335	E : (D D : (D : (111) 200
DryRun (Simulator.ISESimulator.Simulator attribute),	Environment (Base.Project.Project attribute), 260
Digital (Simulator.15ESimulator.Simulator attribute),	ENVIRONMENT (Base.Shared.Shared attribute), 265
337	

ENVIRONMENT (Compiler.Compiler attribute), 282	ErrorCount (DataBase.TestCase.TestGroup attribute),
ENVIRONMENT (Compiler.ISECompiler.Compiler	312
attribute), 267	ErrorCount (DataBase.TestCase.TestSuite attribute),
ENVIRONMENT (Compiler.LSECompiler.Compiler	313
attribute), 269	ExceptionBase, 241
ENVIRONMENT (Com-	Executable (class in Base.Executable), 255
piler.QuartusCompiler.Compiler attribute), 271	Executable (ToolChain.GHDL.GHDL attribute), 384 Executable (ToolChain.GHDL.GHDLAnalyze at-
ENVIRONMENT (Com-	tribute), 388
piler.VivadoCompiler.Compiler attribute),	Executable (ToolChain.GHDL.GHDLElaborate at-
273	tribute), 391
ENVIRONMENT (Compiler.XCICompiler.Compiler attribute), 275	Executable (ToolChain.GHDL.GHDLRun attribute), 394
ENVIRONMENT (Compiler.XCOCompiler.Compiler attribute), 276	ExecutableArgument (class in Base.Executable), 245 ExecutableException, 244
ENVIRONMENT (Compiler.XSTCompiler.Compiler	Execute() (ToolChain.Git.GitConfig method), 410
attribute), 278	Execute() (ToolChain.Git.GitDescribe method), 409
Environment (DataBase.Solution.VirtualProject at-	Execute() (ToolChain.Git.GitBescribe method), 407
tribute), 308	Execute() (ToolChain.Git.GitRevParse method), 406
ENVIRONMENT (Simula-	ExistsFunction (class in Parser.FilesCodeDOM), 319
tor.ActiveHDLSimulator.Simulator at-	Exit (class in lib.Functions), 511
tribute), 332	exit() (lib.Functions.Exit class method), 511
ENVIRONMENT (Simula-	exit() (ToolChain.Altera.Quartus.QuartusSession
tor.CocotbSimulator.Simulator attribute),	method), 377
334	Expression (class in lib.CodeDOM), 499
ENVIRONMENT (Simula-	Expression (lib.CodeDOM.ConditionalBlockStatement
tor.GHDLSimulator.Simulator attribute),	attribute), 504
335	Expression (Parser.FilesCodeDOM.ElseIfStatement at-
ENVIRONMENT (Simulator.ISESimulator.Simulator	tribute), 323
attribute), 337	Expression (Parser.FilesCodeDOM.ExistsFunction at-
ENVIRONMENT (Simula-	tribute), 319
tor.ModelSimSimulator.Simulator attribute),	Expression (Parser.FilesCodeDOM.IfStatement at-
338	tribute), 322
ENVIRONMENT (Simula-	ExpressionChoice (class in lib.CodeDOM), 505
tor.QuestaSimulator.Simulator attribute), 340	extend() (Base.Executable.CommandLineArgumentList
ENVIRONMENT (Simulator.Simulator attribute), 345	method), 254 ExtendedConfigParser (class in
ENVIRONMENT (Simulator Simulator attribute), 343	lib.ExtendedConfigParser), 507
tor.VivadoSimulator.Simulator attribute),	ExtendedInterpolation (class in
341	lib.ExtendedConfigParser), 507
Environment (ToolChain.Altera.Quartus.QuartusProject	
attribute), 377	lib.ExtendedConfigParser), 506
Environment (ToolChain.Xilinx.ISE.ISEProject at-	Extension() (Base.Project.FileTypes method), 258
tribute), 474	External VHDLLibraries (Base. Project. Project at-
Environment (ToolChain.Xilinx.Vivado.VivadoProject	tribute), 261
attribute), 483	External VHDLLibraries
environment variable	(DataBase.Solution.VirtualProject attribute),
LM_LICENSE_FILE, 219	308
PoCRootDirectory, 219, 220	External VHDLLibraries
EnvironmentException, 242	(ToolChain.Altera.Quartus.QuartusProject
EqualExpression (class in lib.CodeDOM), 500	attribute), 377
Error (Base.Logging.Severity attribute), 256	External VHDLLibraries
Error (Compiler.CompileResult attribute), 282	(ToolChain.Xilinx.ISE.ISEProject attribute),
Error (Simulator.SimulationResult attribute), 345	474
ErrorCount (DataBase.TestCase.SynthesisGroup	External VHDLLibraries
attribute), 313	(ToolChain.Xilinx.Vivado.VivadoProject
ErrorCount (DataBase.TestCase.SynthesisSuite at-	attribute), 483
tribute) 314	ExtractVHDLLibrariesFromVHDLSourceFiles()

(Base.Project.Project method), 261 ExtractVHDLLibrariesFromVHDLSourceFiles() (DataBase.Solution.VirtualProject method),	FileListFile (class in DataBase.Solution), 309 FileName (Base.Project.CocotbSourceFile attribute), 265
308 ExtractVHDLLibrariesFromVHDLSourceFiles()	FileName (Base.Project.ConstraintFile attribute), 262 FileName (Base.Project.File attribute), 262
(ToolChain.Altera.Quartus.QuartusProject method), 377	FileName (Base.Project.ProjectFile attribute), 262 FileName (Base.Project.PythonSourceFile attribute),
ExtractVHDLLibrariesFromVHDLSourceFiles() (ToolChain.Xilinx.ISE.ISEProject method),	FileName (Base.Project.SettingsFile attribute), 263
474 ExtractVHDLLibrariesFromVHDLSourceFiles() (ToolChain.Xilinx.Vivado.VivadoProject	FileName (Base.Project.SourceFile attribute), 263 FileName (Base.Project.VerilogSourceFile attribute), 264
method), 483	FileName (Base.Project.VHDLSourceFile attribute), 263
F	FileName (DataBase.Solution.FileListFile attribute),
F (DataBase.Config.Packages attribute), 289	309
Failed (Compiler.CompileResult attribute), 282	FileName (DataBase.Solution.RulesFile attribute), 310
Failed (Simulator.SimulationResult attribute), 345 FailedCount (DataBase.TestCase.SynthesisGroup at-	FileName (ToolChain.Altera.Quartus.QuartusProjectFile attribute), 378
tribute), 313	FileName (ToolChain.Altera.Quartus.QuartusSettings
FailedCount (DataBase.TestCase.SynthesisSuite	attribute), 378
attribute), 314	FileName (ToolChain.Lattice.Diamond.SynthesisArgumentFile attribute), 429
FailedCount (DataBase.TestCase.TestGroup attribute), 312	FileName (ToolChain.Lattice.LatticeDesignConstraintFile
FailedCount (DataBase.TestCase.TestSuite attribute),	attribute), 435
313	FileName (ToolChain.Synopsys.SynopsysDesignConstraintFile
Families (class in DataBase.Config), 285	attribute), 464
Family (DataBase.Config.Device attribute), 290	FileName (ToolChain.Xilinx.ISE.ISEProjectFile
FamilyName (DataBase.Config.Device attribute), 290	attribute), 474
Fatal (Base.Logging.Severity attribute), 256	FileName (ToolChain.Xilinx.ISE.UserConstraintFile
FBG (DataBase.Config.Packages attribute), 289	attribute), 475
FF (DataBase.Config.Packages attribute), 289	FileName (ToolChain.Xilinx.Vivado.VivadoProjectFile
FFG (DataBase.Config.Packages attribute), 289	attribute), 483
FG (DataBase.Config.Packages attribute), 289	FileName (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile attribute), 484
FGG (DataBase.Config.Packages attribute), 289 File (Base.Project.CocotbSourceFile attribute), 265	FilePath (Compiler.AppendLineTask attribute), 281
File (Base.Project.CocolbSourceFile attribute), 263 File (Base.Project.VerilogSourceFile attribute), 264	FilePath (Compiler.DeleteTask attribute), 280
File (Base.Project.VHDLSourceFile attribute), 263	FilePath (Compiler.ReplaceTask attribute), 281
File (class in Base.Project), 261	FilePath (Parser.RulesCodeDOM.DeleteStatement at-
File (Parser.FilesParser.CocotbSourceFileMixIn at-	tribute), 328
tribute), 325	FilePath (Parser.RulesCodeDOM.FileStatement at-
File (Parser.FilesParser.FileReference attribute), 324	tribute), 329
File (Parser.FilesParser.IncludeFileMixIn attribute), 324	FilePath (Parser.RulesParser.AppendLineRuleMixIn attribute), 331
File (Parser.FilesParser.LDCSourceFileMixIn attribute), 325	FilePath (Parser.RulesParser.DeleteRuleMixIn attribute), 331
File (Parser.FilesParser.SDCSourceFileMixIn attribute), 325	FilePath (Parser.RulesParser.ReplaceRuleMixIn attribute), 331
File (Parser.FilesParser.UCFSourceFileMixIn at-	FileReference (class in Parser.FilesParser), 324 Files (Base.Project.FileSet attribute), 261
tribute), 325 File (Parser.FilesParser.VerilogSourceFileMixIn at-	Files (Base.Project.VHDLLibrary attribute), 261
tribute), 325	Files (DataBase.Solution.FileListFile attribute), 309
File (Parser.FilesParser.VHDLSourceFileMixIn attribute), 324	Files (Parser.FilesParser.FilesParserMixIn attribute), 326
File (Parser.FilesParser.XDCSourceFileMixIn at-	Files() (Base.Project.Project method), 261
tribute), 325	Files() (DataBase.Solution.VirtualProject method), 309
File (ToolChain.Altera.Quartus.QuartusSettings attribute), 378	Files() (ToolChain.Altera.Quartus.QuartusProject method), 377

tribute), 378

Files() (ToolChain.Xilinx.ISE.ISEProject method), 474	FileType (Base.Project.ConstraintFile attribute), 262
Files() (ToolChain.Xilinx.Vivado.VivadoProject	FileType (Base.Project.File attribute), 262
method), 483	FileType (Base.Project.ProjectFile attribute), 262
FileSet (Base.Project.CocotbSourceFile attribute), 265	FileType (Base.Project.PythonSourceFile attribute),
FileSet (Base.Project.ConstraintFile attribute), 262	264
FileSet (Base.Project.File attribute), 262	FileType (Base.Project.SettingsFile attribute), 263
FileSet (Base.Project.ProjectFile attribute), 262	FileType (Base.Project.SourceFile attribute), 263
FileSet (Base.Project.PythonSourceFile attribute), 264	FileType (Base.Project.VerilogSourceFile attribute),
FileSet (Base.Project.SettingsFile attribute), 263	264
FileSet (Base.Project.SourceFile attribute), 263	FileType (Base.Project.VHDLSourceFile attribute),
FileSet (Base.Project.VerilogSourceFile attribute), 264	263
FileSet (Base.Project.VHDLSourceFile attribute), 263	FileType (DataBase.Solution.FileListFile attribute),
FileSet (class in Base.Project), 261	309
FileSet (DataBase.Solution.FileListFile attribute), 309	FileType (DataBase.Solution.RulesFile attribute), 310
FileSet (DataBase.Solution.RulesFile attribute), 310	FileType (ToolChain.Altera.Quartus.QuartusProjectFile
FileSet (ToolChain.Altera.Quartus.QuartusProjectFile	attribute), 378
attribute), 378	FileType (ToolChain.Altera.Quartus.QuartusSettings
FileSet (ToolChain.Altera.Quartus.QuartusSettings at-	attribute), 378
tribute), 378	FileType (ToolChain.Lattice.Diamond.SynthesisArgumentFile
FileSet (ToolChain.Lattice.Diamond.SynthesisArgument	
attribute), 429	FileType (ToolChain.Lattice.LatticeDesignConstraintFile
FileSet (ToolChain.Lattice.LatticeDesignConstraintFile	attribute), 435
attribute), 435	FileType (ToolChain.Synopsys.SynopsysDesignConstraintFile
FileSet (ToolChain.Synopsys.SynopsysDesignConstraint	
attribute), 464	FileType (ToolChain.Xilinx.ISE.ISEProjectFile at-
FileSet (ToolChain.Xilinx.ISE.ISEProjectFile at-	tribute), 474
tribute), 474	FileType (ToolChain.Xilinx.ISE.UserConstraintFile at-
FileSet (ToolChain.Xilinx.ISE.UserConstraintFile at-	tribute), 475
tribute), 475	FileType (ToolChain.Xilinx.Vivado.VivadoProjectFile attribute), 483
FileSet (ToolChain.Xilinx.Vivado.VivadoProjectFile	affribilite) 4×3
·	
attribute), 483	$File Type\ (Tool Chain. Xillinx. Vivado. Xillinx Design Constraint File$
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrai	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile attribute), 484
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrai attribute), 484	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute),	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrai attribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject at-	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrai attribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute),	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrai attribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject at-	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483 FilesFile (DataBase.Entity.CocoTestbench attribute),	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483 FilesFile (DataBase.Entity.CocoTestbench attribute), 301	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484  FileTypes (class in Base.Project), 258  FilterFile (DataBase.Entity.XstNetlist attribute), 302  FlagArgument (class in Base.Executable), 248  FLG (DataBase.Config.Packages attribute), 289  Foreground (lib.Functions.Init attribute), 511  FQN (class in DataBase.Entity), 305  from_simple_str() (Base.Project.FileTypes class method), 258  from_simple_str() (DataBase.Entity.BaseFlags class method), 292  from_simple_str() (DataBase.Entity.NetlistKind class method), 293
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrain attribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist)	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483 FilesFile (DataBase.Entity.CocoTestbench attribute), 301 FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304 FilesFile (DataBase.Entity.LatticeNetlist attribute), 303	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293 from_simple_str() (Simulator.SimulationSteps class
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute),	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484  FileTypes (class in Base.Project), 258  FilterFile (DataBase.Entity.XstNetlist attribute), 302  FlagArgument (class in Base.Executable), 248  FLG (DataBase.Config.Packages attribute), 289  Foreground (lib.Functions.Init attribute), 511  FQN (class in DataBase.Entity), 305  from_simple_str() (Base.Project.FileTypes class method), 258  from_simple_str() (DataBase.Entity.BaseFlags class method), 292  from_simple_str() (DataBase.Entity.NetlistKind class method), 293  from_simple_str() (DataBase.Entity.TestbenchKind class method), 293  from_simple_str() (Simulator.SimulationSteps class method), 344
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293 from_simple_str() (Simulator.SimulationSteps class method), 344 from_str() (Base.Project.FileTypes class method), 258
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.Testbench attribute), 300	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484  FileTypes (class in Base.Project), 258  FilterFile (DataBase.Entity.XstNetlist attribute), 302  FlagArgument (class in Base.Executable), 248  FLG (DataBase.Config.Packages attribute), 289  Foreground (lib.Functions.Init attribute), 511  FQN (class in DataBase.Entity), 305  from_simple_str() (Base.Project.FileTypes class method), 258  from_simple_str() (DataBase.Entity.BaseFlags class method), 292  from_simple_str() (DataBase.Entity.NetlistKind class method), 293  from_simple_str() (DataBase.Entity.TestbenchKind class method), 293  from_simple_str() (Simulator.SimulationSteps class method), 344  from_str() (Base.Project.FileTypes class method), 258  from_str() (DataBase.Entity.BaseFlags class method),
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483 FilesFile (DataBase.Entity.CocoTestbench attribute), 301 FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304 FilesFile (DataBase.Entity.LatticeNetlist attribute), 303 FilesFile (DataBase.Entity.QuartusNetlist attribute), 302 FilesFile (DataBase.Entity.Testbench attribute), 300 FilesFile (DataBase.Entity.VHDLTestbench attribute),	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293 from_simple_str() (Simulator.SimulationSteps class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.Testbench attribute), 300  FilesFile (DataBase.Entity.VHDLTestbench attribute), 300	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293 from_simple_str() (Simulator.SimulationSteps class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.NetlistKind class method),
attribute), 483 FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484 FileSets (Base.Project.Project attribute), 261 FileSets (DataBase.Solution.VirtualProject attribute), 308 FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377 FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474 FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483 FilesFile (DataBase.Entity.CocoTestbench attribute), 301 FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304 FilesFile (DataBase.Entity.LatticeNetlist attribute), 303 FilesFile (DataBase.Entity.QuartusNetlist attribute), 302 FilesFile (DataBase.Entity.Testbench attribute), 300 FilesFile (DataBase.Entity.VHDLTestbench attribute), 300 FilesFile (DataBase.Entity.VyvadoNetlist attribute), 300 FilesFile (DataBase.Entity.VivadoNetlist attribute), 304	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 293 from_simple_str() (Simulator.SimulationSteps class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.NetlistKind class method), 292
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.Testbench attribute), 300  FilesFile (DataBase.Entity.VHDLTestbench attribute), 300  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484  FileTypes (class in Base.Project), 258  FilterFile (DataBase.Entity.XstNetlist attribute), 302  FlagArgument (class in Base.Executable), 248  FLG (DataBase.Config.Packages attribute), 289  Foreground (lib.Functions.Init attribute), 511  FQN (class in DataBase.Entity), 305  from_simple_str() (Base.Project.FileTypes class method), 258  from_simple_str() (DataBase.Entity.BaseFlags class method), 292  from_simple_str() (DataBase.Entity.NetlistKind class method), 293  from_simple_str() (DataBase.Entity.TestbenchKind class method), 344  from_str() (Base.Project.FileTypes class method), 258  from_str() (DataBase.Entity.BaseFlags class method), 292  from_str() (DataBase.Entity.NetlistKind class method), 292  from_str() (DataBase.Entity.NetlistKind class method), 293  from_str() (DataBase.Entity.NetlistKind class method), 293  from_str() (DataBase.Entity.NetlistKind class method), 293
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.Testbench attribute), 300  FilesFile (DataBase.Entity.VHDLTestbench attribute), 300  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.XstNetlist attribute), 302  FilesFile (DataBase.Entity.XstNetlist attribute), 302  FilesFile (DataBase.Entity.XstNetlist attribute), 302	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.VivadoNetlist attribute), 300  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 302  FilesFile (DataBase.Entity.XstNetlist attribute), 302  FilesParserMixIn (class in Parser.FilesParser), 326  FileStatement (class in Parser.RulesCodeDOM), 329	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.BaseFlags class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.TestbenchKind class method), 293 from_str() (DataBase.Entity.TestbenchKind class method), 293 from_str() (DataBase.Entity.TestbenchKind class method), 293 from_str() (Simulator.SimulationSteps class method),
attribute), 483  FileSet (ToolChain.Xilinx.Vivado.XilinxDesignConstrainattribute), 484  FileSets (Base.Project.Project attribute), 261  FileSets (DataBase.Solution.VirtualProject attribute), 308  FileSets (ToolChain.Altera.Quartus.QuartusProject attribute), 377  FileSets (ToolChain.Xilinx.ISE.ISEProject attribute), 474  FileSets (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483  FilesFile (DataBase.Entity.CocoTestbench attribute), 301  FilesFile (DataBase.Entity.CoreGeneratorNetlist attribute), 304  FilesFile (DataBase.Entity.LatticeNetlist attribute), 303  FilesFile (DataBase.Entity.QuartusNetlist attribute), 302  FilesFile (DataBase.Entity.Testbench attribute), 300  FilesFile (DataBase.Entity.VHDLTestbench attribute), 300  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.VivadoNetlist attribute), 304  FilesFile (DataBase.Entity.XstNetlist attribute), 302  FilesFile (DataBase.Entity.XstNetlist attribute), 302  FilesFile (DataBase.Entity.XstNetlist attribute), 302	FileType (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFile ntFile attribute), 484 FileTypes (class in Base.Project), 258 FilterFile (DataBase.Entity.XstNetlist attribute), 302 FlagArgument (class in Base.Executable), 248 FLG (DataBase.Config.Packages attribute), 289 Foreground (lib.Functions.Init attribute), 511 FQN (class in DataBase.Entity), 305 from_simple_str() (Base.Project.FileTypes class method), 258 from_simple_str() (DataBase.Entity.BaseFlags class method), 292 from_simple_str() (DataBase.Entity.NetlistKind class method), 293 from_simple_str() (DataBase.Entity.TestbenchKind class method), 344 from_str() (Base.Project.FileTypes class method), 258 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.BaseFlags class method), 292 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293 from_str() (DataBase.Entity.NetlistKind class method), 293

FTG (DataBase.Config.Packages attribute), 289	GetAttributes() (lib.pyAttribute.ArgParseAttributes.DefaultAttribute
FullName (DataBase.Config.Device attribute), 290 FullName2 (DataBase.Config.Device attribute), 290	class method), 517 GetAttributes() (lib.pyAttribute.ArgParseAttributes.SwitchArgumentAttri
Function (class in lib.CodeDOM), 503	class method), 518
Fuse (class in ToolChain.Xilinx.ISE), 469	GetAttributes() (lib.pyAttribute.Attribute class
Fuse.ArgTopLevel (class in ToolChain.Xilinx.ISE), 469	method), 519
Fuse.Executable (class in ToolChain.Xilinx.ISE), 469	GetAttributes() (lib.pyAttribute.AttributeHelperMixin
Fuse.FlagIncremental (class in ToolChain.Xilinx.ISE),	static method), 519
469  Euca Elag Banga Chaok (aloss in Tool Chain Viling ISE)	GetAttributes() (lib.SphinxExtensions.DocumentMemberAttribute class method), 516
Fuse.FlagRangeCheck (class in ToolChain.Xilinx.ISE), 469	getboolean() (lib.ExtendedConfigParser.ExtendedConfigParser
Fuse.SwitchMultiThreading (class in	method), 509
ToolChain.Xilinx.ISE), 469	GetCached() (lib.ExtendedConfigParser.ExtendedInterpolation
Fuse.SwitchOutputFile (class in	method), 507
ToolChain.Xilinx.ISE), 469	GetCharacterTokenizer() (lib.Parser.Tokenizer static
Fuse.SwitchProjectFile (class in	method), 515
ToolChain.Xilinx.ISE), 469	GetChoiceParser() (lib.CodeDOM.CodeDOMMeta
Fuse.SwitchTimeResolution (class in ToolChain.Xilinx.ISE), 469	static method), 498 GetCocoTestbenches() (DataBase.Entity.AskWildCard
FuseFilter() (in module ToolChain.Xilinx.ISE), 475	method), 298
FXT (DataBase.Config.XilinxSubTypes attribute), 289	GetCocoTestbenches() (DataBase.Entity.StarWildCard
	method), 297
G	GetCocoTestbenches() (DataBase.Entity.WildCard
Generate() (ToolChain.Xilinx.ISE.CoreGenerator	method), 296
method), 473	GetCoreGenerator() (ToolChain.Xilinx.ISE.ISE
Generation (DataBase.Config.Device attribute), 290	method), 469  GetCoreGenNetligts() (DetaBase Entity AskWildCord
Generic (DataBase.Config.GenericDevices attribute),	GetCoreGenNetlists() (DataBase.Entity.AskWildCard method), 298
286 Generic (DataBase.Config.GenericFamilies attribute),	GetCoreGenNetlists() (DataBase.Entity.StarWildCard
285	method), 297
Generic (DataBase.Config.GenericSubTypes attribute),	GetCoreGenNetlists() (DataBase.Entity.WildCard
288	method), 296 GetElaborator() (ToolChain.Xilinx.Vivado.Vivado
Generic (DataBase.Config.Packages attribute), 289	method), 478
Generic (DataBase.Config.Vendors attribute), 284 GenericDevices (class in DataBase.Config), 286	GetEntities() (DataBase.Entity.AskWildCard method),
GenericFamilies (class in DataBase.Config), 285	298
GenericSubTypes (class in DataBase.Config), 287	GetEntities() (DataBase.Entity.Library method), 296
get() (lib.ExtendedConfigParser.ExtendedConfigParser	GetEntities() (DataBase.Entity.Namespace method),
method), 509	295
get() (lib.ExtendedConfigParser.ExtendedSectionProxy method), 507	GetEntities() (DataBase.Entity.StarWildCard method), 297
GetAllEntities() (DataBase.Entity.Library method),	GetEntities() (DataBase.Entity.WildCard method), 296
296	GetEntityNames() (DataBase.Entity.Library method),
$Get All Entities () \ (Data Base. Entity. Name space \ method),$	296
295	GetEntityNames() (DataBase.Entity.Namespace
GetAttributes() (lib.pyAttribute.ArgParseAttributes.ArgP	ParseMixin Method), 293 GetEnvironment() (ToolChain.Windows.Cmd method),
static method), 519 GetAttributes() (lib.pyAttribute.ArgParseAttributes.Argu	
class method), 517	getfloat() (lib.ExtendedConfigParser.ExtendedConfigParser
GetAttributes() (lib.pyAttribute.ArgParseAttributes.Com	mandAttribmethod), 509
class method), 517	GetFuse() (ToolChain.Xilinx.ISE.ISE method), 469
GetAttributes() (lib.pyAttribute.ArgParseAttributes.Com class method), 516	mGateHDL-Analyze() (ToolChain.GHDL.GHDL method), 386
GetAttributes() (lib.pvAttribute.ArgParseAttributes Com	nGftGftDLAnalyze(ncToolChain.GHDL.GHDLAnalyze
class method), 518	method), 388
GetAttributes() (lib.pyAttribute.ArgParseAttributes.Com	nGasSHOLAgalyzenAToplChain.GHDL.GHDLElaborate
class method), 518	method), 392
	GetGHDLAnalyze() (ToolChain.GHDL.GHDLRun

1 1 207	1 0 710
method), 395	method), 519
GetGHDLElaborate() (ToolChain.GHDL.GHDL method), 386	GetMethods() (lib.SphinxExtensions.DocumentMemberAttribute class method), 516
GetGHDLElaborate() (ToolChain.GHDL.GHDLAnalyze	
method), 389	method), 296
GetGHDLElaborate() (ToolChain.GHDL.GHDLElaborate	, · · · · · · · · · · · · · · · · · · ·
method), 392	method), 295
GetGHDLElaborate() (ToolChain.GHDL.GHDLRun	GetNamespaces() (DataBase.Entity.Library method),
method), 395	296
GetGHDLRun() (ToolChain.GHDL.GHDL method),	GetNamespaces() (DataBase.Entity.Namespace
386 GetGHDLRun() (ToolChain.GHDL.GHDLAnalyze	method), 295 GetNetlists() (DataBase.Entity.AskWildCard method),
method), 389	298
GetGHDLRun() (ToolChain.GHDL.GHDLElaborate	GetNetlists() (DataBase.Entity.IPCore method), 299
method), 392	GetNetlists() (DataBase.Entity.StarWildCard method),
GetGHDLRun() (ToolChain.GHDL.GHDLRun	297
method), 395	GetNetlists() (DataBase.Entity.WildCard method), 296
GetGitConfig() (ToolChain.Git.Git method), 405	GetParser() (lib.CodeDOM.AndExpression class
GetGitDescribe() (ToolChain.Git.Git method), 405	method), 502
GetGitRevList() (ToolChain.Git.Git method), 405 GetGitRevParse() (ToolChain.Git.Git method), 405	GetParser() (lib.CodeDOM.BinaryExpression class method), 499
getint() (lib.ExtendedConfigParser.ExtendedConfigParser	
method), 509	method), 505
GetLatticeNetlists() (DataBase.Entity.AskWildCard	GetParser() (lib.CodeDOM.CommentLine class
method), 298	method), 505
GetLatticeNetlists() (DataBase.Entity.StarWildCard	· · · · · · · · · · · · · · · · · · ·
method), 297	method), 500
GetLatticeNetlists() (DataBase.Entity.WildCard	* *
method), 296 GetLibraries() (DataBase.Entity.NamespaceRoot	505 GetParser() (lib.CodeDOM.EqualExpression class
method), 294	method), 500
GetLibraryNames() (DataBase.Entity.NamespaceRoot	
method), 294	method), 505
	$GetParser() \ (lib. CodeDOM. Greater Than Equal Expression$
static method), 428	class method), 501
GetMap() (ToolChain.Altera.Quartus.Quartus method),	GetParser() (lib.CodeDOM.GreaterThanExpression
375 GetMap() (ToolChain.Intel.Quartus.Quartus method),	class method), 501  GetPorser(), (lib CodeDOM Identifier, class, method)
422	504
GetMethods() (lib.pyAttribute.ArgParseAttributes.ArgPa	
method), 519	method), 502
$GetMethods() \ (lib.py Attribute. Arg Parse Attributes. Argument of the property of the prop$	netherRunder(e) (lib.CodeDOM.IntegerLiteral class
class method), 517	method), 504
GetMethods() (lib.pyAttribute.ArgParseAttributes.Comm	
class method), 517	class method), 501
GetMethods() (lib.pyAttribute.ArgParseAttributes.Comm class method), 516	method), 501
GetMethods() (lib.pyAttribute.ArgParseAttributes.Comm	
class method), 518	503
GetMethods() (lib.pyAttribute.ArgParseAttributes.Comm	non Swinsk Angu (tilen Cattell and Logical Expression class
class method), 518	method), 500
$GetMethods() \ (lib.py Attribute. Arg Parse Attributes. Default of the property of the prope$	tettiPauser() (lib.CodeDOM.NotExpression class
class method), 517	method), 499
GetMethods() (lib.pyAttribute.ArgParseAttributes.Switch	
class method), 518	method), 503  GetPorser() (lib Code DOM Or Expression class
GetMethods() (lib.pyAttribute.Attribute class method), 519	GetParser() (lib.CodeDOM.OrExpression class method), 502
	GetParser() (lib.CodeDOM.StringLiteral class method),
	Company (

503 class method), 329
GetParser() (lib.CodeDOM.UnequalExpression class GetParser() (Parser.RulesCodeDOM.CopyStatement
method), 500 class method), 328
GetParser() (lib.CodeDOM.XorExpression class GetParser() (Parser.RulesCodeDOM.DeleteStatement
method), 502 class method), 328
GetParser() (Parser.FilesCodeDOM.BlockedStatement GetParser() (Parser.RulesCodeDOM.Document class
class method), 317 method), 330
GetParser() (Parser.FilesCodeDOM.CocotbStatement GetParser() (Parser.RulesCodeDOM.DocumentStatements
class method), 320 class method), 328
GetParser() (Parser.FilesCodeDOM.ConcatenateExpressio@etParser() (Parser.RulesCodeDOM.FileStatement
class method), 319 class method), 329 GetParser() (Parser.FilesCodeDOM.ConstraintStatement GetParser() (Parser.RulesCodeDOM.InFileStatements
class method), 320 class method), 327
GetParser() (Parser.FilesCodeDOM.Document class GetParser() (Parser.RulesCodeDOM.PostProcessRulesStatement
method), 323 class method), 330
GetParser() (Parser.FilesCodeDOM.ElseIfStatement GetParser() (Parser.RulesCodeDOM.PostProcessStatements
class method), 323 class method), 327
GetParser() (Parser.FilesCodeDOM.ElseStatement GetParser() (Parser.RulesCodeDOM.PreProcessRulesStatement
class method), 323 class method), 329
GetParser() (Parser.FilesCodeDOM.ExistsFunction GetParser() (Parser.RulesCodeDOM.PreProcessStatements
class method), 319 class method), 327
GetParser() (Parser.FilesCodeDOM.IfElseIfElseStatementGetParser() (Parser.RulesCodeDOM.ProcessRulesBlockStatement
class method), 323 class method), 329
GetParser() (Parser.FilesCodeDOM.IfStatement class GetParser() (Parser.RulesCodeDOM.ReplaceStatement
method), 322 class method), 328
GetParser() (Parser.FilesCodeDOM.IfThenElseExpressionGetQuartusNetlists() (DataBase.Entity.AskWildCard
class method), 317 method), 298
GetParser() (Parser.FilesCodeDOM.IncludeStatement GetQuartusNetlists() (DataBase.Entity.StarWildCard
class method), 322 method), 297
class method), 322 method), 297 GetParser() (Parser.FilesCodeDOM.InterpolateLiteral GetQuartusNetlists() (DataBase.Entity.WildCard
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 GetQuartusNetlists() (DataBase.Entity.WildCard method), 296 GetParser() (Parser.FilesCodeDOM.LDCStatement GetReader() (Base.Executable.Executable method),
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 GetQuartusNetlists() (DataBase.Entity.WildCard method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 GetReader() (Base.Executable.Executable method), 255
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 GetParser() (Parser.FilesCodeDOM.LibraryStatement GetReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 GetQuartusNetlists() (DataBase.Entity.WildCard method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 GetReader() (Base.Executable.Executable method), 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 GetReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 352
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpreSiteReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpreSiteReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressionsetReader() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressionReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressionReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 353
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 GetReader() (Base.Executable.Executable method), 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpresionReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpression method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpression method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpression class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressionReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 353  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318 GetReader() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321 GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 GetParser() (Parser.FilesCodeDOM.ListConstructorExpressionReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 351  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressionSetReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 353  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318 method), 359  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321 method), 358  GetParser() (Parser.FilesCodeDOM.ReportStatement Class method), 321 method), 358  GetParser() (Parser.FilesCodeDOM.ReportStatement Class method), 321 method), 358  GetParser() (Parser.FilesCodeDOM.ReportStatement Class method), 321 method), 358  GetParser() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358  GetParser() (ToolChain.Aldec.RivieraPRO.VHDLSimulator Method), 358  GetParser() (ToolChain.Aldec.RivieraPRO.VHDLSimulator Method), 358
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressions class method), 318 method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322  GetParser() (ToolChain.Aldec.RivieraPRO.VHDLCimulator method), 358  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpreSiotReader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressiotReader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318 method), 359  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321 method), 359  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322 method), 360  GetParser() (Parser.FilesCodeDOM.SDCStatement Class method), 322 method), 360  GetParser() (Parser.FilesCodeDOM.SDCStatement Class method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressions class method), 318 method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 352  GetParser() (Parser.FilesCodeDOM.ListConstructorExpression class method), 318 method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpression class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression trace) (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320 255  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpresion Reader() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 351  GetParser() (Parser.FilesCodeDOM.ListConstructorExpresion Reader() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool class method), 318 method), 351  GetParser() (Parser.FilesCodeDOM.ListElementExpression class method), 318 method), 353  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318 method), 359  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321 method), 359  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322 GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320 375  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressiont CetReader() (ToolChain.Altera.Quartus.Map method), 360  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressiontReader() (ToolChain.Altera.Quartus.TclShell method), 376
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpression class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpression class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpression class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression method), 376  GetReader() (ToolChain.Altera.Quartus.TclShell method), 386
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321 method), 296  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322 method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpression class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpression class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression rethod), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression rethod), 360  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression rethod), 376  GetReader() (ToolChain.GHDL.GHDL method), 386  GetReader() (ToolChain.GHDL.GHDL method), 386  GetReader() (ToolChain.GHDL.GHDL.GHDLAnalyze
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpresions class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 318  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpression method), 376  GetReader() (ToolChain.Altera.Quartus.TelShell method), 376  GetReader() (ToolChain.GHDL.GHDL method), 386  GetReader() (ToolChain.GHDL.GHDL method), 386  GetReader() (ToolChain.GHDL.GHDLAnalyze  GetReader() (ToolChain.GHDL.GHDLAnalyze
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.PathStatement class method), 321  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 322  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 321  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SubDirectoryExpressions method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 360  GetReader() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360  GetReader() (ToolChain.Aldera.Quartus.Map method), 360  GetReader() (ToolChain.Aldera.Quartus.TclShell method), 376  GetParser() (Parser.FilesCodeDOM.VerStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VerslogStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VHDLStatement class method), 319
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 350  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 360  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 375  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 375  GetParser() (Parser.FilesCodeDOM.VerliogStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VerliogStatement class method), 319  GetReader() (ToolChain.GHDL.GHDLElaborate method), 380  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.ListConstructorExpresions class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.ReportStatement class method), 322  GetParser() (Parser.FilesCodeDOM.SportStatement class method), 321  GetParser() (Parser.FilesCodeDOM.SportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.SportStatement class method), 318  GetParser() (Parser.FilesCodeDOM.SportStatement class method), 320  GetParser() (Parser.FilesCodeDOM.VerilogStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VerilogStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VHDLStatement class metho
GetParser() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321  GetParser() (Parser.FilesCodeDOM.LDCStatement class method), 320  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 322  GetParser() (Parser.FilesCodeDOM.LibraryStatement class method), 318  GetParser() (Parser.FilesCodeDOM.ListElementExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.PathExpressions class method), 321  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 318  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions class method), 320  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 350  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 360  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 375  GetParser() (Parser.FilesCodeDOM.SpathExpressions method), 375  GetParser() (Parser.FilesCodeDOM.VerliogStatement class method), 319  GetParser() (Parser.FilesCodeDOM.VerliogStatement class method), 319  GetReader() (ToolChain.GHDL.GHDLElaborate method), 380  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392  GetReader() (ToolChain.GHDL.GHDLElaborate method), 392

GetReader() (ToolChain.Git.GitRevList method), 408	class method), 412
GetReader() (ToolChain.Git.GitRevParse method), 406	GetSections() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
GetReader() (ToolChain.Git.GitSCM method), 405	class method), 415
GetReader() (ToolChain.GNU.Make method), 397	GetSections() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
GetReader() (ToolChain.GTKWave.GTKWave	class method), 417
method), 401	GetSections() (ToolChain.Intel.Quartus.Configuration
GetReader() (ToolChain.Intel.Quartus.Map method),	class method), 420
422	GetSections() (ToolChain.Lattice.Configuration class
GetReader() (ToolChain.Lattice.Diamond.Synth method), 428	method), 434 GetSections() (ToolChain.Lattice.Diamond.Configuration
GetReader() (ToolChain.Mentor.ModelSim.VHDLComp	* .
method), 450	GetSections() (ToolChain.Lattice.Synplify.Configuration
GetReader() (ToolChain.Mentor.ModelSim.VHDLLibrar	
method), 447	GetSections() (ToolChain.Mentor.Configuration class
$Get Reader () \ (Tool Chain. Mentor. Model Sim. VHDL Simulation of the control $	
method), 453	GetSections() (ToolChain.Mentor.ModelSim.Configuration
GetReader() (ToolChain.Windows.Cmd method), 465	class method), 437
GetReader() (ToolChain.Xilinx.ISE.CoreGenerator	GetSections() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
method), 473 GetReader() (ToolChain.Xilinx.ISE.Fuse method), 470	class method), 440 GetSections() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration)
GetReader() (ToolChain.Xilinx.ISE.I'use inethod), 470 GetReader() (ToolChain.Xilinx.ISE.ISESimulator	class method), 442
method), 471	GetSections() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
GetReader() (ToolChain.Xilinx.ISE.Xst method), 472	class method), 444
GetReader() (ToolChain.Xilinx.Vivado.Synth method),	GetSections() (ToolChain.Mentor.QuestaSim.Configuration
482	class method), 456
GetReader() (ToolChain.Xilinx.Vivado.XElab method),	GetSections() (ToolChain.PoC.Configuration class
479	method), 460
GetReader() (ToolChain.Xilinx.Vivado.XSim method), 481	GetSections() (ToolChain.Synopsys.Configuration class method), 463
GetRepeatParser() (lib.CodeDOM.CodeDOMMeta	·
static method), 498	method), 493
GetSections() (ToolChain.Aldec.ActiveHDL.Configuration	
class method), 349	method), 491
GetSections() (ToolChain.Aldec.Configuration class	
method), 362	method), 485
GetSections() (ToolChain.Aldec.RivieraPRO.Configurati	
class method), 356 GetSections() (ToolChain.Altera.Configuration class	class method), 467
method), 380	class method), 476
	nGetsiguntation() (ToolChain.Aldec.ActiveHDL.ActiveHDL
class method), 367	method), 351
GetSections() (ToolChain.Altera.ModelSim.AlteraStarter	Kalet Sim Galafog (i) (a Tioon Chain. Aldec. Riviera PRO. Riviera PRO
class method), 370	method), 357
· · · · · · · · · · · · · · · · · · ·	nGetSimulator() (ToolChain.Mentor.ModelSim.ModelSim
class method), 365	method), 447
GetSections() (ToolChain.Altera.Quartus.Configuration class method), 373	GetSimulator() (ToolChain.Xilinx.Vivado.Vivado method), 478
GetSections() (ToolChain.Configuration class method),	GetSpecial() (lib.ExtendedConfigParser.ExtendedInterpolation
489	static method), 507
GetSections() (ToolChain.GHDL.Configuration class	GetSynthesizer() (ToolChain.Lattice.Diamond.Diamond
method), 383	method), 428
GetSections() (ToolChain.Git.Configuration class	GetSynthesizer() (ToolChain.Xilinx.Vivado.Vivado
method), 403	method), 478
	GetTclCommand() (ToolChain.Mentor.ModelSim.VHDLCompiler
class method), 400	method), 450  CarTalShall() (TaolChain Altara Quartus Quartus
GetSections() (ToolChain.Intel.Configuration class method), 424	GetTclShell() (ToolChain.Altera.Quartus.Quartus method), 375
GetSections() (ToolChain.Intel.ModelSim.Configuration	
22220000 (200701mmmmount)	Variation Common C

method), 422	GetXSTNetlists() (DataBase.Entity.	StarWildCard
GetTestbenches() (DataBase.Entity.AskWildCard	method), 297	<b>1</b> 1 1 1
method), 298 GetTestbenches() (DataBase.Entity.IPCore method),	GetXSTNetlists() (DataBase.Entity.WildC	ard method),
299	GHDL (Base.Project.Tool attribute), 260	
GetTestbenches() (DataBase.Entity.StarWildCard	GHDL (class in ToolChain.GHDL), 384	
method), 297		class in
GetTestbenches() (DataBase.Entity.WildCard method),	ToolChain.GHDL), 386	
296	GHDL.ArgSourceFile (class in ToolChain	
$GetValue() \ (lib. Extended Config Parser. Extended Interpolarity and the property of the pr$		
method), 507	GHDL.CmdAnalyze (class in ToolChain.	
GetVariables() (Base.Project.Project method), 261	GHDL.CmdElaborate (class in ToolChain	
GetVariables() (DataBase.Config.Board method), 290 GetVariables() (DataBase.Config.Device method), 290	GHDL.CmdRun (class in ToolChain.GHE GHDL.FlagDebug (class in ToolChain.GH	
Get Variables() (DataBase.Colling.Device inethod), 290 Get Variables() (DataBase.Solution.VirtualProject	GHDL.FlagExplicit (class in ToolChain.G	
method), 309		class in
GetVariables() (ToolChain.Altera.Quartus.QuartusProject	•	111
method), 377	GHDL.FlagNoVitalChecks (class	s in
GetVariables() (ToolChain.Xilinx.ISE.ISEProject	ToolChain.GHDL), 385	
method), 474	GHDL.FlagProfileArcs (class in ToolC	hain.GHDL),
GetVariables() (ToolChain.Xilinx.Vivado.VivadoProject	385	
method), 483	GHDL.FlagPSL (class in ToolChain.GHD	
GetVHDLCompiler() (ToolChain.Aldec.ActiveHDL.Acti		hain.GHDL),
method), 351 GetVHDLCompiler() (ToolChain.Aldec.RivieraPRO.Riv	385	hain GUDI )
method), 357	385	nam.GHDL),
GetVHDLCompiler() (ToolChain.Mentor.ModelSim.Mod		hain.GHDL).
method), 447	385	,,
GetVHDLCompiler() (ToolChain.Xilinx.ISE.ISE	GHDL.FlagVerbose (class in ToolChain.C	GHDL), 384
method), 469	GHDL.FlagWarnBinding (class in ToolC	hain.GHDL),
GetVHDLLibraryTool()	385	
(ToolChain.Aldec.ActiveHDL.ActiveHDL		lass in
method), 351	ToolChain.GHDL), 385	
GetVHDLLibraryTool() (ToolChain.Aldec.RivieraPRO.RivieraPRO	GHDL.SwitchCompilerOption (cl ToolChain.GHDL), 385	ass in
method), 357	GHDL.SwitchFastWaveform (cla	ss in
GetVHDLLibraryTool()	ToolChain.GHDL), 386	.55 111
(ToolChain.Mentor.ModelSim.ModelSim		lass in
method), 447	ToolChain.GHDL), 386	
GetVHDLTestbenches()	GHDL.SwitchIEEEAsserts (class	is in
(DataBase.Entity.AskWildCard method),	ToolChain.GHDL), 386	
298	GHDL.SwitchIEEEFlavor (class in ToolC	hain.GHDL),
GetVHDLTestbenches()	385	
(DataBase.Entity.StarWildCard method),	GHDL.SwitchLinkerOption (class	ss in
297 GetVHDLTestbenches() (DataBase.Entity.WildCard	ToolChain.GHDL), 385 GHDL.SwitchStopDelta (class in ToolC	hain GUDI )
method), 296	386	nam.GHDL),
GetVivadoNetlists() (DataBase.Entity.AskWildCard		class in
method), 298	ToolChain.GHDL), 386	
GetVivadoNetlists() (DataBase.Entity.StarWildCard	GHDL.SwitchVCDWaveform (cla	ass in
method), 297	ToolChain.GHDL), 386	
GetVivadoNetlists() (DataBase.Entity.WildCard	GHDL.SwitchVHDLLibrary (cla	ss in
method), 296	ToolChain.GHDL), 386	_
GetWordTokenizer() (lib.Parser.Tokenizer class	GHDL.SwitchVHDLVersion (cla	ss in
method), 515	ToolChain.GHDL), 386	(class in
GetXst() (ToolChain.Xilinx.ISE.ISE method), 469 GetXSTNetlists() (DataBase.Entity.AskWildCard	GHDL.SwitchWaveformOptionFile ToolChain.GHDL), 386	(class in
method), 298	GHDL_GTKWave (Base.Project.ToolCha	ain attribute).
	\ \= \ \= \ \= \ \ \= \ \ \ \ \ \ \ \	

259		GHDLAnalyze.SwitchVHDLVersion (class	in
GHDLAnalyze (class in ToolChain.GHDL), 387		ToolChain.GHDL), 390	
GHDLAnalyze.ArgListLibraryReferences (class	in	GHDLAnalyze.SwitchWaveformOptionFile (class	in
ToolChain.GHDL), 387		ToolChain.GHDL), 390	
GHDLAnalyze.ArgSourceFile (class ToolChain.GHDL), 387	in	GHDLAnalyzeFilter() (in module ToolChain.GHD 397	DL),
GHDLAnalyze.ArgTopLevel (class	in	GHDLElaborate (class in ToolChain.GHDL), 390	
ToolChain.GHDL), 387		GHDLElaborate.ArgListLibraryReferences (class	in
GHDLAnalyze.CmdAnalyze (class	in	ToolChain.GHDL), 390	
ToolChain.GHDL), 387		GHDLElaborate.ArgSourceFile (class	in
GHDLAnalyze.CmdElaborate (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.ArgTopLevel (class	in
GHDLAnalyze.CmdRun (class in ToolChain.GHD	<b>D</b> L),	ToolChain.GHDL), 391	
388		GHDLElaborate.CmdAnalyze (class	in
GHDLAnalyze.FlagDebug (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.CmdElaborate (class	in
GHDLAnalyze.FlagExplicit (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.CmdRun (class in ToolChain.GHD	DL),
GHDLAnalyze.FlagMultiByteComments (class	in	391	
ToolChain.GHDL), 388		GHDLElaborate.FlagDebug (class	in
GHDLAnalyze.FlagNoVitalChecks (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.FlagExplicit (class	in
GHDLAnalyze.FlagProfileArcs (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.FlagMultiByteComments (class	in
GHDLAnalyze.FlagPSL (class in ToolChain.GHD	DL),	ToolChain.GHDL), 391	
388		GHDLElaborate.FlagNoVitalChecks (class	in
GHDLAnalyze.FlagRelaxedRules (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.FlagProfileArcs (class	in
GHDLAnalyze.FlagSynBinding (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 388		GHDLElaborate.FlagPSL (class in ToolChain.GHD	)L),
GHDLAnalyze.FlagTestCoverage (class	in	391	:
ToolChain.GHDL), 388 GHDLAnalyze.FlagVerbose (class	in	GHDLElaborate.FlagRelaxedRules (class ToolChain.GHDL), 391	in
ToolChain.GHDL), 388	111	GHDLElaborate.FlagSynBinding (class	in
GHDLAnalyze.FlagWarnBinding (class	in	ToolChain.GHDL), 391	111
ToolChain.GHDL), 388	111	GHDLElaborate.FlagTestCoverage (class	in
GHDLAnalyze.SwitchAssemblerOption (class	in	ToolChain.GHDL), 391	111
ToolChain.GHDL), 389	***	GHDLElaborate.FlagVerbose (class	in
GHDLAnalyze.SwitchCompilerOption (class	in	ToolChain.GHDL), 391	
ToolChain.GHDL), 389		GHDLElaborate.FlagWarnBinding (class	in
GHDLAnalyze.SwitchFastWaveform (class	in	ToolChain.GHDL), 392	
ToolChain.GHDL), 389		GHDLElaborate.SwitchAssemblerOption (class	in
GHDLAnalyze.SwitchGHDLWaveform (class	in	ToolChain.GHDL), 392	
ToolChain.GHDL), 389		GHDLElaborate.SwitchCompilerOption (class	in
GHDLAnalyze.SwitchIEEEAsserts (class	in	ToolChain.GHDL), 392	
ToolChain.GHDL), 389		GHDLElaborate.SwitchFastWaveform (class	in
GHDLAnalyze.SwitchIEEEFlavor (class	in	ToolChain.GHDL), 393	
ToolChain.GHDL), 390		GHDLElaborate.SwitchGHDLWaveform (class	in
GHDLAnalyze.SwitchLinkerOption (class	in	ToolChain.GHDL), 393	
ToolChain.GHDL), 390		GHDLElaborate.SwitchIEEEAsserts (class	in
GHDLAnalyze.SwitchStopDelta (class	in	ToolChain.GHDL), 393	
ToolChain.GHDL), 390		GHDLElaborate.SwitchIEEEFlavor (class	in
GHDLAnalyze.SwitchVCDGZWaveform (class	in	ToolChain.GHDL), 393	
ToolChain.GHDL), 390	<b>:</b>	GHDLElaborate.SwitchLinkerOption (class	in
GHDLAnalyze.SwitchVCDWaveform (class	in	ToolChain.GHDL), 393	:
ToolChain.GHDL), 390 GHDLAnalyze.SwitchVHDLLibrary (class	in	GHDLElaborate.SwitchStopDelta (class ToolChain.GHDL), 393	in
GHDLAnalyze.SwitchVHDLLibrary (class ToolChain.GHDL), 390	in	GHDLElaborate.SwitchVCDGZWaveform (class	in
1001Cham.OHDL), 370		OTTELLIAUDIANCIONINI (CIASS	111

ToolChain.GHDL), 393			GHDLRun.SwitchLinkerOption (class	in
GHDLE laborate. Switch VCDW aveform	n (class	in	ToolChain.GHDL), 396	
ToolChain.GHDL), 393			GHDLRun.SwitchStopDelta (class	in
GHDLElaborate.SwitchVHDLLibrary	(class	in	ToolChain.GHDL), 396	
ToolChain.GHDL), 393			GHDLRun.SwitchVCDGZWaveform (class	in
GHDLElaborate.SwitchVHDLVersion	(class	in	ToolChain.GHDL), 396	
ToolChain.GHDL), 393			GHDLRun.SwitchVCDWaveform (class	in
$GHDLE laborate. Switch Waveform Option \cite{Amountain} and the control of the $	onFile (clas	ss in	ToolChain.GHDL), 396	
ToolChain.GHDL), 393			GHDLRun.SwitchVHDLLibrary (class	in
GHDLElaborateFilter() (in module Too	olChain.GH	DL),	ToolChain.GHDL), 396	
397			GHDLRun.SwitchVHDLVersion (class	in
GHDLException, 381			ToolChain.GHDL), 396	
GHDLReanalyzeException, 381			GHDLRun.SwitchWaveformOptionFile (class	in
GHDLRun (class in ToolChain.GHDL)	, 393		ToolChain.GHDL), 396	
GHDLRun.ArgListLibraryReferences	(class	in	GHDLRunFilter() (in module ToolChain.GHDL), 3	397
ToolChain.GHDL), 394			Git (class in ToolChain.Git), 405	
GHDLRun.ArgSourceFile (class in Too	olChain.GH	DL),	GitConfig (class in ToolChain.Git), 409	
394		,,	GitConfig.Command (class in ToolChain.Git), 409	
GHDLRun.ArgTopLevel (class in Too	olChain.GH	DL).	GitConfig.Executable (class in ToolChain.Git), 410	)
394		22),	GitConfig.Switch_Version (class in ToolChain.	
GHDLRun.CmdAnalyze (class in Too	olChain GH	DL)	410	ΟI <i>ι</i> ),
394	orenam.err	<i>D</i> <b>L</b> ),	GitConfig.SwitchRemoveSection (class	in
GHDLRun.CmdElaborate (class in Too	olChain GH	DL)	ToolChain.Git), 410	
394	orenam.Gr	DL),	GitConfig.SwitchUnset (class in ToolChain.Git), 40	10
GHDLRun.CmdRun (class in ToolCha	in CHDL)	30/	GitConfig.ValueFilterClean (class in ToolChain.	
GHDLRun.FlagDebug (class in Toolena			410	Gπ),
394	nchain.GH	DL),		in
	dChain GU	DI )	GitConfig.ValueFilterParameters (class ToolChain.Git), 410	in
GHDLRun.FlagExplicit (class in Too 394	iciiaiii.Gn	DL),	GitConfig.ValueFilterSmudge (class in ToolChain.	C:+)
	(-1	:	410	GII),
GHDLRun.FlagMultiByteComments	(class	in		
ToolChain.GHDL), 394	(-1	:	GitDescribe (class in ToolChain.Git), 408	10
GHDLRun.FlagNoVitalChecks	(class	in	GitDescribe.Command (class in ToolChain.Git), 40	
ToolChain.GHDL), 394	.1	•	GitDescribe.Executable (class in ToolChain.Git), 4	
•	class	in	GitDescribe.Switch_Version (class in ToolChain.	Git),
ToolChain.GHDL), 394	GIIDI \	20.4	409	<b>~.</b>
GHDLRun.FlagPSL (class in ToolChai			GitDescribe.SwitchAbbrev (class in ToolChain.	G1t),
e	(class	in	408	
ToolChain.GHDL), 394	_		GitDescribe.SwitchTags (class in ToolChain.Git), 4	108
	class	in	GitException, 402	
ToolChain.GHDL), 395			GitRevList (class in ToolChain.Git), 407	
	(class	in	GitRevList.Command (class in ToolChain.Git), 407	
ToolChain.GHDL), 395			GitRevList.Executable (class in ToolChain.Git), 40	
GHDLRun.FlagVerbose (class in Too	olChain.GH	DL),	GitRevList.Switch_Version (class in ToolChain.	Git),
395			408	
2	(class	in	GitRevList.SwitchMaxCount (class in ToolChain.	Git),
ToolChain.GHDL), 395			407	
GHDLRun.SwitchAssemblerOption	(class	in	GitRevList.SwitchTags (class in ToolChain.Git), 40	)7
ToolChain.GHDL), 395			GitRevParse (class in ToolChain.Git), 406	
GHDLRun.SwitchCompilerOption	(class	in	GitRevParse.Command (class in ToolChain.Git), 40	06
ToolChain.GHDL), 396			GitRevParse.Executable (class in ToolChain.Git), 4	106
GHDLRun.SwitchFastWaveform	(class	in	GitRevParse.Switch_Version (class in ToolChain.	Git),
ToolChain.GHDL), 396			407	
GHDLRun.SwitchGHDLWaveform	(class	in	GitRevParse.SwitchGitDir (class in ToolChain.	Git),
ToolChain.GHDL), 396			406	
GHDLRun.SwitchIEEEAsserts	(class	in	GitRevParse.SwitchInsideWorkingTree (class	in
ToolChain.GHDL), 396	•		ToolChain.Git), 406	
	(class	in	GitRevParse.SwitchShowTopLevel (class	in
ToolChain.GHDL), 396	•		ToolChain.Git), 406	
//			· · · · · · · · · · · · · · · · · · ·	

GitSCM (class in ToolChain.Git), 405	HasErrors (ToolChain.Aldec.RivieraPRO.VHDLCompiler
GitSCM.Executable (class in ToolChain.Git), 405	attribute), 359
GitSCM.Switch_Version (class in ToolChain.Git), 405	HasErrors (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
GlobalAssignments (ToolChain.Altera.Quartus.QuartusSo	
attribute), 378	HasErrors (ToolChain.Aldec.RivieraPRO.VHDLSimulator
GNUException, 397	attribute), 360
GNUMakeQuestaSimFilter() (in module ToolChain.GNU), 398	HasErrors (ToolChain.Altera.Quartus.Map attribute), 375
GreaterThanEqualExpression (class in lib.CodeDOM),	HasErrors (ToolChain.GHDL.GHDL attribute), 386
501	HasErrors (ToolChain.GHDL.GHDLAnalyze at-
GreaterThanExpression (class in lib.CodeDOM), 501	tribute), 389
GreedyMatchingParserResult, 513	HasErrors (ToolChain.GHDL.GHDLElaborate at-
GroupBase (class in DataBase.TestCase), 312	tribute), 392
GroupName (lib.pyAttribute.ArgParseAttributes.Comman	n Has Euro Astri (Theol Chain. GHDL. GHDLRun attribute),
attribute), 516	395
Groups (DataBase.TestCase.GroupBase attribute), 312	HasErrors (ToolChain.GNU.Make attribute), 397
Groups (DataBase.TestCase.SynthesisGroup attribute),	HasErrors (ToolChain.GTKWave.GTKWave attribute),
313	401
Groups (DataBase.TestCase.SynthesisSuite attribute),	HasErrors (ToolChain.Intel.Quartus.Map attribute), 422
314	HasErrors (ToolChain.Lattice.Diamond.Synth at-
Groups (DataBase.TestCase.TestGroup attribute), 312	tribute), 428
Groups (DataBase.TestCase.TestSuite attribute), 313	HasErrors (ToolChain.Mentor.ModelSim.VHDLCompiler
GS (DataBase.Config.AlteraSubTypes attribute), 288	attribute), 450
GT (DataBase.Config.AlteraSubTypes attribute), 288	HasErrors (ToolChain.Mentor.ModelSim.VHDLLibraryTool
GTKwave (Base.Project.Tool attribute), 260	attribute), 447
GTKWave (class in ToolChain.GTKWave), 401 GTKWave.Executable (class in ToolChain.GTKWave),	HasErrors (ToolChain.Mentor.ModelSim.VHDLSimulator attribute), 453
401	HasErrors (ToolChain.Xilinx.ISE.CoreGenerator at-
GTKWave.SwitchDumpFile (class in	tribute), 473
ToolChain.GTKWave), 401	HasErrors (ToolChain.Xilinx.ISE.Fuse attribute), 470
	HasErrors (ToolChain.Xilinx.ISE.ISESimulator at-
ToolChain.GTKWave), 401	tribute), 471
GTKWaveException, 398	HasErrors (ToolChain.Xilinx.ISE.Xst attribute), 472
GTKWaveFilter() (in module ToolChain.GTKWave),	HasErrors (ToolChain.Xilinx.Vivado.Synth attribute),
402	482
GUIRun (Simulator.SimulationResult attribute), 345	HasErrors (ToolChain.Xilinx.Vivado.XElab attribute),
GX (DataBase.Config.AlteraSubTypes attribute), 288	480
GZ (DataBase.Config.AlteraSubTypes attribute), 288	HasErrors (ToolChain.Xilinx.Vivado.XSim attribute),
П	481
Н	HasWarnings (ToolChain.Aldec.ActiveHDL.VHDLCompiler
Handler (lib.pyAttribute.ArgParseAttributes.CommandAt	tribute attribute), 352 HasWarnings (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
attribute), 517	
Handler (lib.pyAttribute.ArgParseAttributes.DefaultAttrib	HasWarnings (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator
attribute), 517	
has_option() (lib.ExtendedConfigParser.ExtendedConfigF method), 511	Has Warnings (Tool Chain. Aldec. Riviera PRO. VHDL Compiler
has_section() (lib.ExtendedConfigParser.ExtendedConfig	1
method), 509	HasWarnings (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
HasAttribute() (lib.pyAttribute.ArgParseAttributes.ArgPa	
static method), 519	HasWarnings (ToolChain.Aldec.RivieraPRO.VHDLSimulator
HasAttribute() (lib.pyAttribute.AttributeHelperMixin	attribute), 360
static method), 519	HasWarnings (ToolChain.Altera.Quartus.Map at-
HasErrors (ToolChain.Aldec.ActiveHDL.VHDLCompile	r tribute), 375
attribute), 352	HasWarnings (ToolChain.GHDL.GHDL attribute), 387
Has Errors  (Tool Chain. Aldec. Active HDL. VHDLL ibrary Translation of the control of the co	CHasWarnings (ToolChain.GHDL.GHDLAnalyze
attribute), 351	attribute), 389
Has Errors  (Tool Chain. Aldec. Active HDL. VHDLS tandalo	riessimaratings (ToolChain.GHDL.GHDLElaborate at-
attribute), 353	tribute), 392

Has Warnings (ToolChain.GHDL.GHDLRun attribute), 395	Host (ToolChain.Aldec.Configuration attribute), 362 Host (ToolChain.Aldec.RivieraPRO.Configuration at-
HasWarnings (ToolChain.GNU.Make attribute), 398	tribute), 356
HasWarnings (ToolChain.GTKWave.GTKWave at-	Host (ToolChain.Altera.Configuration attribute), 380
tribute), 401	Host (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
HasWarnings (ToolChain.Intel.Quartus.Map attribute),	attribute), 367
422	Host (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
HasWarnings (ToolChain.Lattice.Diamond.Synth at-	attribute), 370
tribute), 428	Host (ToolChain.Altera.ModelSim.Configuration at-
HasWarnings (ToolChain.Mentor.ModelSim.VHDLCom	
attribute), 450	Host (ToolChain.Altera.Quartus.Configuration at-
Has Warnings (ToolChain.Mentor.ModelSim.VHDLLibra	
attribute), 447	Host (ToolChain.Configuration attribute), 489
HasWarnings (ToolChain.Mentor.ModelSim.VHDLSimu	
attribute), 453	Host (ToolChain.Git.Configuration attribute), 403
HasWarnings (ToolChain.Xilinx.ISE.CoreGenerator at-	Host (ToolChain.GTKWave.Configuration attribute),
tribute), 473	400
HasWarnings (ToolChain.Xilinx.ISE.Fuse attribute),	Host (ToolChain.Intel.Configuration attribute), 424
470	Host (ToolChain.Intel.ModelSim.Configuration at-
HasWarnings (ToolChain.Xilinx.ISE.ISESimulator at-	tribute), 412
tribute), 471	Host (ToolChain.Intel.ModelSim.IntelEditionConfiguration
HasWarnings (ToolChain.Xilinx.ISE.Xst attribute), 472	attribute), 415
HasWarnings (ToolChain.Xilinx.Vivado.Synth at-	Host (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
tribute), 482	attribute), 417
HasWarnings (ToolChain.Xilinx.Vivado.XElab at-	Host (ToolChain.Intel.Quartus.Configuration attribute),
tribute), 480	420
HasWarnings (ToolChain.Xilinx.Vivado.XSim at-	Host (ToolChain.Lattice.Configuration attribute), 434
tribute), 481	Host (ToolChain.Lattice.Diamond.Configuration
HDLParams (ToolChain.Lattice.Diamond.SynthesisArgu	
attribute), 430	Host (ToolChain.Lattice.Synplify.Configuration at-
Host (Base.Shared.Shared attribute), 265	tribute), 431
Host (Compiler.Compiler attribute), 283	Host (ToolChain.Mentor.Configuration attribute), 458
Host (Compiler.ISECompiler.Compiler attribute), 267	Host (ToolChain.Mentor.ModelSim.Configuration at-
Host (Compiler.LSECompiler.Compiler attribute), 269	tribute), 437
$Host \ (Compiler. Quartus Compiler. Compiler \ attribute),$	Host (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
271	attribute), 440
Host (Compiler.VivadoCompiler.Compiler attribute),	Host (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
273	attribute), 442
Host (Compiler.XCICompiler.Compiler attribute), 275	Host (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
Host (Compiler.XCOCompiler.Compiler attribute), 276	attribute), 444
Host (Compiler.XSTCompiler.Compiler attribute), 278	Host (ToolChain.Mentor.QuestaSim.Configuration at-
Host (DataBase.Query attribute), 316	tribute), 456
Host (Simulator.ActiveHDLSimulator.Simulator	Host (ToolChain.PoC.Configuration attribute), 460
attribute), 332	Host (ToolChain.Synopsys.Configuration attribute),
Host (Simulator.CocotbSimulator.Simulator attribute),	463
334	
	Host (ToolChain VanderConfiguration attribute), 494
Host (Simulator.GHDLSimulator.Simulator attribute),	Host (ToolChain.VendorConfiguration attribute), 491
335	Host (ToolChain.Xilinx.Configuration attribute), 485
Host (Simulator.ISESimulator.Simulator attribute), 337	Host (ToolChain.Xilinx.ISE.Configuration attribute),
Host (Simulator.ModelSimSimulator.Simulator at-	467
tribute), 338	Host (ToolChain.Xilinx.Vivado.Configuration at-
Host (Simulator.QuestaSimulator.Simulator attribute),	tribute), 477
340	HT (DataBase.Config.XilinxSubTypes attribute), 289
Host (Simulator.Simulator attribute), 346	HXT (DataBase.Config.XilinxSubTypes attribute), 289
Host (Simulator.VivadoSimulator.Simulator attribute),	
341	1
Host (ToolChain.Aldec.ActiveHDL.Configuration at-	iCE40 (DataBase.Config.LatticeDevices attribute), 287
tribute), 349	ID (DataBase.Solution.Base attribute), 305
	· · · · · · · · · · · · · · · · · · ·

ID (DataBase.Solution.ISEProject attribute), 307	InternalError (DataBase.TestCase.SimulationStatus at-
ID (DataBase.Solution.LatticeProject attribute), 308	tribute), 311
ID (DataBase.Solution.Project attribute), 307	$interpolate() \ (lib. Extended Config Parser. Extended Interpolation$
ID (DataBase.Solution.QuartusProject attribute), 308	method), 507
ID (DataBase.Solution.Repository attribute), 306	InterpolateLiteral (class in Parser.FilesCodeDOM), 321
ID (DataBase.Solution.Solution attribute), 306	Interpolation (lib.ExtendedConfigParser.ExtendedConfigParser
ID (DataBase.Solution.VivadoProject attribute), 307	attribute), 510
Identifier (class in lib.CodeDOM), 504	IPCore (class in DataBase.Entity), 298
IfClause (Parser.FilesCodeDOM.IfElseIfElseStatement	is_disjoint() (Base.Project.FileTypes method), 258
attribute), 323	is_disjoint() (DataBase.Entity.BaseFlags method), 292 is_disjoint() (DataBase.Entity.NetlistKind method),
IfElseIfElseStatement (class in Parser.FilesCodeDOM), 323	293
IfStatement (class in Parser.FilesCodeDOM), 322	is_disjoint() (DataBase.Entity.TestbenchKind method),
IfThenElseExpressions (class in	293
Parser.FilesCodeDOM), 317	is_disjoint() (Simulator.SimulationSteps method), 344
Host (class in Base), 266	is_member (Base.Project.FileTypes attribute), 258
ILazyLoadable (class in lib.Decorators), 506	is_member (DataBase.Entity.BaseFlags attribute), 292
ILogable (class in Base.Logging), 257	is_member (DataBase.Entity.NetlistKind attribute), 293
IncludeFileMixIn (class in Parser.FilesParser), 324	is_member (DataBase.Entity.TestbenchKind attribute),
Includes (DataBase.Solution.FileListFile attribute), 309	293
Includes (Parser.FilesParser.FilesParserMixIn attribute), 326	is_member (Simulator.SimulationSteps attribute), 344 IsAllPassed (DataBase.TestCase.TestSuite attribute),
IncludeStatement (class in Parser.FilesCodeDOM), 322	313
Indent (Base.Logging.LogEntry attribute), 256	IsAllSuccess (DataBase.TestCase.SynthesisSuite at-
IndentBy() (Base.Logging.LogEntry method), 256	tribute), 314
index() (Base.Executable.CommandLineArgumentList	IsConfigured() (ToolChain.Aldec.ActiveHDL.Configuration
method), 254	method), 349
index() (ToolChain.EditionDescription method), 495	IsConfigured() (ToolChain.Aldec.Configuration
InExpression (class in lib.CodeDOM), 502	method), 362
InFileStatements (class in Parser.RulesCodeDOM), 327	IsConfigured() (ToolChain.Aldec.RivieraPRO.Configuration
Info (Base.Logging.Severity attribute), 256	method), 356
Init (class in lib.Functions), 511	IsConfigured() (ToolChain.Altera.Configuration
init() (lib.Functions.Init class method), 511	method), 380
InitializationTime (DataBase.TestCase.SuiteMixIn at-	$Is Configured () \ (Tool Chain. Altera. Model Sim. Altera Edition Configuration$
tribute), 313	method), 367
InitializationTime (DataBase.TestCase.SynthesisSuite attribute), 314	IsConfigured() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfigurethod), 370
	IsConfigured() (ToolChain.Altera.ModelSim.Configuration
attribute), 313	method), 365
InitializeConfiguration() (ToolChain.Configurator method), 496	IsConfigured() (ToolChain.Altera.Quartus.Configuration method), 373
insert() (Base.Executable.CommandLineArgumentList	
method), 254	IsConfigured() (ToolChain.GHDL.Configuration
IntegerLiteral (class in lib.CodeDOM), 503	method), 383
Intel_ModelSim (Base.Project.ToolChain attribute), 259	IsConfigured() (ToolChain.Git.Configuration method), 403
Intel_Quartus (Base.Project.ToolChain attribute), 259	IsConfigured() (ToolChain.GTKWave.Configuration
IntelEditionConfiguration (class in	method), 400
ToolChain.Intel.ModelSim), 414	IsConfigured() (ToolChain.Intel.Configuration
IntelException, 423	method), 424
IntelModelSimEditions (class in	IsConfigured() (ToolChain.Intel.ModelSim.Configuration
ToolChain.Intel.ModelSim), 411	method), 412
	IsConfigured() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
attribute), 372	method), 415
	$Is Configured () \ (Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration Configuratio$
ToolChain.Intel.ModelSim), 416	method), 417
InternalError (DataBase.TestCase.CompileStatus at-	IsConfigured() (ToolChain.Intel.Quartus.Configuration
tribute), 312	method), 420

```
IsConfigured()
                                                   (ToolChain.Lattice.Configuration IsSupportedPlatform() (ToolChain.Altera.ModelSim.AlteraStarterEdition
                       method), 434
                                                                                                                                                             method), 370
IsConfigured() (ToolChain.Lattice.Diamond.ConfigurationIsSupportedPlatform() (ToolChain.Altera.ModelSim.ConfigurationIsSupportedPlatform() (ToolChain.Altera.ModelSim.ConfigurationIsSuppo
                                                                                                                                                             method), 365
                       method), 427
IsConfigured() (ToolChain.Lattice.Synplify.ConfigurationIsSupportedPlatform() (ToolChain.Altera.Quartus.Configuration
                       method), 431
                                                                                                                                                             method), 373
IsConfigured()
                                                   (ToolChain.Mentor.Configuration IsSupportedPlatform()
                                                                                                                                                                                                          (ToolChain.Configuration
                       method), 458
                                                                                                                                                             method), 489
IsConfigured() (ToolChain.Mentor.ModelSim.ConfigurationsSupportedPlatform() (ToolChain.GHDL.Configuration
                       method), 437
                                                                                                                                                             method), 383
IsConfigured() (ToolChain.Mentor.ModelSim.ModelSimPleScoppingutealtPoatform()
                                                                                                                                                                                                 (ToolChain.Git.Configuration
                       method), 440
                                                                                                                                                             method), 404
IsConfigured() (ToolChain.Mentor.ModelSim.ModelSimSIS326ponfiguredPatatonrm() (ToolChain.GTKWave.Configuration
                       method), 442
                                                                                                                                                             method), 400
IsConfigured() (ToolChain.Mentor.ModelSim.ModelSimSISS446ponfigurPaittonrm() (ToolChain.Intel.Configuration
                       method), 444
                                                                                                                                                             method), 424
IsConfigured() (ToolChain.Mentor.QuestaSim.ConfiguratibsSupportedPlatform() (ToolChain.Intel.ModelSim.Configuration
                       method), 456
                                                                                                                                                             method), 412
IsConfigured()
                                                                                                                                     IsSupportedPlatform() (ToolChain.Intel.ModelSim.IntelEditionConfigura
                                                        (ToolChain.PoC.Configuration
                       method), 460
                                                                                                                                                             method), 415
IsConfigured()
                                            (Tool Chain. Synopsys. Configuration\\
                                                                                                                                     IsSupportedPlatform() (ToolChain.Intel.ModelSim.IntelStarterEditionCon
                                                                                                                                                             method), 417
                       method), 463
IsConfigured() (ToolChain.ToolConfiguration method),
                                                                                                                                     IsSupportedPlatform() (ToolChain.Intel.Quartus.Configuration
                                                                                                                                                             method), 420
IsConfigured()
                                                   (ToolChain.VendorConfiguration
                                                                                                                                     IsSupportedPlatform() (ToolChain.Lattice.Configuration
                       method), 491
                                                                                                                                                             method), 434
IsConfigured()
                                                    (ToolChain.Xilinx.Configuration
                                                                                                                                     IsSupportedPlatform() (ToolChain.Lattice.Diamond.Configuration
                       method), 485
                                                                                                                                                             method), 427
                                         (ToolChain.Xilinx.ISE.Configuration
                                                                                                                                     IsSupportedPlatform() (ToolChain.Lattice.Synplify.Configuration
IsConfigured()
                       method), 467
                                                                                                                                                             method), 431
IsConfigured() (ToolChain.Xilinx.Vivado.Configuration
                                                                                                                                     IsSupportedPlatform() (ToolChain.Mentor.Configuration
                       method), 477
                                                                                                                                                             method), 458
ISE (class in ToolChain.Xilinx.ISE), 469
                                                                                                                                      Is Supported Platform () \ (Tool Chain. Mentor. Model Sim. Configuration
ISEException, 466
                                                                                                                                                             method), 438
ISEProject (class in DataBase.Solution), 307
                                                                                                                                      IsSupportedPlatform() (ToolChain.Mentor.ModelSim.ModelSimPEConfig
ISEProject (class in ToolChain.Xilinx.ISE), 473
                                                                                                                                                             method), 440
ISEProjectFile (class in ToolChain.Xilinx.ISE), 474
                                                                                                                                      IsSupportedPlatform() (ToolChain.Mentor.ModelSim.ModelSimSE32Con
ISESimulator (class in ToolChain.Xilinx.ISE), 470
                                                                                                                                                             method), 442
ISESimulator.Executable
                                                                                     (class
                                                                                                                                     IsSupportedPlatform() (ToolChain.Mentor.ModelSim.ModelSimSE64Con
                                                                                                                           in
                       ToolChain.Xilinx.ISE), 470
                                                                                                                                                             method), 445
ISESimulator.FlagGuiMode
                                                                                                                                     Is Supported Platform () \ (Tool Chain. Mentor. Questa Sim. Configuration
                                                                                        (class
                                                                                                                           in
                       ToolChain.Xilinx.ISE), 470
                                                                                                                                                             method), 456
ISESimulator.SwitchLogFile
                                                                                                                                      IsSupportedPlatform() (ToolChain.PoC.Configuration
                                                                                        (class
                                                                                                                           in
                       ToolChain.Xilinx.ISE), 470
                                                                                                                                                             method), 460
ISESimulator.SwitchTclBatchFile
                                                                                                                                     IsSupportedPlatform() (ToolChain.Synopsys.Configuration
                                                                                              (class
                                                                                                                           in
                       ToolChain.Xilinx.ISE), 470
                                                                                                                                                             method), 463
ISESimulator.SwitchWaveformFile
                                                                                                                                     IsSupportedPlatform()
                                                                                                                                                                                               (ToolChain.ToolConfiguration
                                                                                               (class
                       ToolChain.Xilinx.ISE), 471
                                                                                                                                                             method), 494
Is Supported Platform () \ (Tool Chain. Aldec. Active HDL. Configuration \ Active HDL. \ Active HD
                       method), 349
                                                                                                                                                             method), 491
IsSupportedPlatform() (ToolChain.Aldec.Configuration IsSupportedPlatform() (ToolChain.Xilinx.Configuration
                       method), 362
                                                                                                                                                             method), 485
IsSupportedPlatform() (ToolChain.Aldec.RivieraPRO.ConlisupptiontedPlatform() (ToolChain.Xilinx.ISE.Configuration
                       method), 356
                                                                                                                                                             method), 467
IsSupportedPlatform() (ToolChain.Altera.Configuration IsSupportedPlatform() (ToolChain.Xilinx.Vivado.Configuration
                                                                                                                                                             method), 477
                       method), 380
IsSupportedPlatform() (ToolChain.Altera.ModelSim.Alter Landblatter Landblatter
```

IsVisible (DataBase.Entity.CocoTestbench attribute),

method), 368

KWArgs (lib.pyAttribute.ArgParseAttributes.SwitchArgur	mentAttribute
IsVisible (DataBase.Entity.CoreGeneratorNetlist attribute), 518 attribute), 304	
IsVisible (DataBase.Entity.IPCore attribute), 299	
IsVisible (DataBase.Entity.LatticeNetlist attribute), 303 Lattice	
IsVisible (DataBase.Entity.LazyPathElement attribute), Pre-compilation, 51	
299 Lattice (DataBase.Config.Vendors attribute), 284	
Is Visible (DataBase.Entity.Library attribute), 296  Lattice_Diamond (Base.Project.ToolChain attribute),	
IsVisible (DataBase.Entity.Namespace attribute), 295	
Is Visible (DataBase.Entity.Netlist attribute), 301  Lattice_LSE (Base.Project.Tool attribute), 260	
Is Visible (DataBase.Entity.PathElement attribute), 295  Lattice_Synplify (Base.Project.ToolChain attribute),	
Is Visible (DataBase.Entity.QuartusNetlist attribute), 259	
303 LatticeDesignConstraintFile (class in	
Is Visible (DataBase.Entity.StarWildCard attribute), 297  ToolChain.Lattice), 435	
Is Visible (DataBase.Entity.Testbench attribute), 300  LatticeDevices (class in DataBase.Config), 286	
6),	Editions
	Editions
attribute), 540	
$\mathbf{r}$	
items() (lib.ExtendedConfigParser.ExtendedConfigParser LatticeNetlist (DataBase.Entity.IPCore attribute), 299	
method), 509  LatticeNetlists (DataBase.Entity.AskWildCard at-	
items() (lib.ExtendedConfigParser.ExtendedSectionProxy tribute), 298	
method), 507 LatticeNetlists (DataBase.Entity.StarWildCard at-	
K tribute), 297	
Eattle Civetists (Database. Entity. whice are attribute),	
keys() (lib.ExtendedConfigParser.ExtendedConfigParser 296	
method), 509 LatticeProject (class in DataBase.Solution), 308	
keys() (lib.ExtendedConfigParser.ExtendedSectionProxy LatticeSubTypes (class in DataBase.Config), 288	
method), 507 LazyLoadable_IsLoaded	
Kind (DataBase.Entity.CocoTestbench attribute), 301 (DataBase.Entity.CocoTestbench attribute),	
Kind (DataBase.Entity.CoreGeneratorNetlist attribute), 301	
304 LazyLoadable_IsLoaded	
Kind (DataBase.Entity.LatticeNetlist attribute), 303 (DataBase.Entity.CoreGeneratorNetlist	
Kind (DataBase.Entity.LazyPathElement attribute), 299 attribute), 304	
Kind (DataBase.Entity.Netlist attribute), 301 LazyLoadable_IsLoaded	
Kind (DataBase.Entity.QuartusNetlist attribute), 303 (DataBase.Entity.LatticeNetlist attribute),	
Kind (DataBase.Entity.Testbench attribute), 300 303	
Kind (DataBase.Entity.VHDLTestbench attribute), 300 LazyLoadable_IsLoaded	
Kind (DataBase.Entity.VivadoNetlist attribute), 304 (DataBase.Entity.LazyPathElement at-	
Kind (DataBase.Entity.XstNetlist attribute), 302 tribute), 299	
Kind (DataBase.Solution.Repository attribute), 306 LazyLoadable_IsLoaded (DataBase.Entity.Netlist at-	
Kintex (DataBase.Config.XilinxFamilies attribute), 285 tribute), 301	
Kintex7 (DataBase.Config.XilinxDevices attribute), LazyLoadable_IsLoaded	
(DataBase.Entity.QuartusNetlist attribute),	
KintexUltraScale (DataBase.Config.XilinxDevices at-	
tribute), 287 LazyLoadable_IsLoaded (DataBase.Entity.Testbench	
$oldsymbol{\cdot}$	
KintexUltraScalePlus (DataBase,Config,XilinxDevices attribute), 300	
KintexUltraScalePlus (DataBase.Config.XilinxDevices attribute), 300 attribute), 287 LazyLoadable IsLoaded	
attribute), 287 LazyLoadable_IsLoaded	
attribute), 287 LazyLoadable_IsLoaded KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute),	
attribute), 287 LazyLoadable_IsLoaded KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), attribute), 517 300	
attribute), 287 LazyLoadable_IsLoaded  KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), attribute), 517 300  KWArgs (lib.pyAttribute.ArgParseAttributes.CommandAttributeoadable_IsLoaded	
attribute), 287 LazyLoadable_IsLoaded  KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), 300  KWArgs (lib.pyAttribute.ArgParseAttributes.CommandAttribyteoadable_IsLoaded attribute), 517 (DataBase.Entity.VivadoNetlist attribute),	
Attribute), 287 LazyLoadable_IsLoaded  KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), 517 300  KWArgs (lib.pyAttribute.ArgParseAttributes.CommandAtlribyleoadable_IsLoaded attribute), 517 (DataBase.Entity.VivadoNetlist attribute), 517  KWArgs (lib.pyAttribute.ArgParseAttributes.CommonArgumentAttribute)	
attribute), 287 LazyLoadable_IsLoaded  KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), 310  KWArgs (lib.pyAttribute.ArgParseAttributes.CommandAttribyteoadable_IsLoaded attribute), 517 (DataBase.Entity.VivadoNetlist attribute), 518 LazyLoadable_IsLoaded (DataBase.Entity.XstNetlist	
Attribute), 287 LazyLoadable_IsLoaded  KWArgs (lib.pyAttribute.ArgParseAttributes.ArgumentAttribute (DataBase.Entity.VHDLTestbench attribute), 517 300  KWArgs (lib.pyAttribute.ArgParseAttributes.CommandAtlribyleoadable_IsLoaded attribute), 517 (DataBase.Entity.VivadoNetlist attribute), 517  KWArgs (lib.pyAttribute.ArgParseAttributes.CommonArgumentAttribute)	

LazyLoadable_IsLoaded	Length (lib.Parser.NumberToken attribute), 515
(DataBase.Solution.ISEProject attribute),	Length (lib.Parser.SpaceToken attribute), 515
307	Length (lib.Parser.StartOfDocumentToken attribute),
LazyLoadable_IsLoaded	514
(DataBase.Solution.LatticeProject attribute),	Length (lib.Parser.StringToken attribute), 515
308	Length (lib.Parser.SuperToken attribute), 514
LazyLoadable_IsLoaded (DataBase.Solution.Project attribute), 307	Length (lib.Parser.Token attribute), 514 Length (lib.Parser.ValuedToken attribute), 514
LazyLoadable_IsLoaded	LessThanEqualExpression (class in lib.CodeDOM),
(DataBase.Solution.QuartusProject at-	501
tribute), 308	LessThanExpression (class in lib.CodeDOM), 500
LazyLoadable_IsLoaded	Level (DataBase.Entity.AskWildCard attribute), 298
(DataBase.Solution.Repository attribute),	Level (DataBase.Entity.CocoTestbench attribute), 301
306	Level (DataBase.Entity.CoreGeneratorNetlist at-
LazyLoadable_IsLoaded (DataBase.Solution.Solution	tribute), 304
attribute), 306	Level (DataBase.Entity.IPCore attribute), 299
LazyLoadable_IsLoaded	Level (DataBase.Entity.LatticeNetlist attribute), 303
(DataBase.Solution.VivadoProject attribute), 307	Level (DataBase.Entity.LazyPathElement attribute), 299
LazyLoadable_IsLoaded	Level (DataBase.Entity.Library attribute), 295
(lib.Decorators.ILazyLoadable attribute),	Level (DataBase.Entity.Namespace attribute), 295
506	Level (DataBase.Entity.Netlist attribute), 302
LazyLoadTrigger (class in lib.Decorators), 506 LazyPathElement (class in DataBase.Entity), 299	Level (DataBase.Entity.PathElement attribute), 295 Level (DataBase.Entity.QuartusNetlist attribute), 303
LDCSourceFileMixIn (class in Parser.FilesParser), 325	Level (DataBase.Entity.QuartusNetrist attribute), 303 Level (DataBase.Entity.StarWildCard attribute), 297
LDCStatement (class in Parser.FilesCodeDOM), 320	Level (DataBase.Entity.Testbench attribute), 300
LeftChild (lib.CodeDOM.AndExpression attribute),	Level (DataBase.Entity.VHDLTestbench attribute), 300
502	Level (DataBase.Entity.VivadoNetlist attribute), 304
LeftChild (lib.CodeDOM.BinaryExpression attribute),	Level (DataBase.Entity.WildCard attribute), 297
499	Level (DataBase.Entity.XstNetlist attribute), 302
LeftChild (lib.CodeDOM.CompareExpression at-	lib (module), 497
tribute), 500	lib.CodeDOM (module), 497
LeftChild (lib.CodeDOM.EqualExpression attribute),	lib.Decorators (module), 505
500	lib.ExtendedConfigParser (module), 506
LeftChild (lib.CodeDOM.GreaterThanEqualExpression	lib.Functions (module), 511
attribute), 501 LeftChild (lib.CodeDOM.GreaterThanExpression at-	lib.Parser (module), 512 lib.pyAttribute (module), 516
tribute), 501	lib.pyAttribute (module), 516
LeftChild (lib.CodeDOM.InExpression attribute), 502	lib.SphinxExtensions (module), 516
LeftChild (lib.CodeDOM.LessThanEqualExpression	Libraries (DataBase.Entity.NamespaceRoot attribute),
attribute), 501	294
LeftChild (lib.CodeDOM.LessThanExpression attribute), 501	Libraries (DataBase.Solution.FileListFile attribute), 309
LeftChild (lib.CodeDOM.LogicalExpression attribute),	Libraries (Parser.FilesParser.FilesParserMixIn at-
500	tribute), 326
LeftChild (lib.CodeDOM.NotInExpression attribute),	Library (class in DataBase.Entity), 295
503	Library (Parser.FilesCodeDOM.LibraryStatement at-
LeftChild (lib.CodeDOM.OrExpression attribute), 502	tribute), 322
LeftChild (lib.CodeDOM.UnequalExpression attribute), 500	LibraryName (Base.Project.VHDLSourceFile attribute), 264
LeftChild (lib.CodeDOM.XorExpression attribute), 502	LibraryName (Parser.FilesCodeDOM.VHDLStatement attribute), 319
$Left Child\ (Parser. Files Code DOM. Concatenate Expression Concatenate Expression Concatenate (Parser. Files Code DOM. Code DOM. Code DOM. Code (Parser. Files (Parser. Files (Parser. Files Code (Parser. Files (Parser. Fi$	nLibraryName (Parser.FilesParser.VHDLSourceFileMixI
attribute), 319	attribute), 324
LeftChild (Parser, FilesCodeDOM.SubDirectoryExpression 2018)	
attribute), 318 Length (lib.Parser.CharacterToken attribute), 514	tribute), 294 LibraryStatement (class in Parser.FilesCodeDOM), 322
Length (lib Parser Delimiter Token attribute), 515	Link() (ToolChain Yiliny ISE Fuse method) 460

Link() (ToolChain.Xilinx.Vivado.XElab method), 479	$Log() \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configuration \ Altera Starter Edition \ Altera Starter \ Altera Starter$
List (Parser.FilesCodeDOM.ListConstructorExpression attribute), 318	method), 370 Log() (ToolChain.Altera.ModelSim.Configuration
ListConstructorExpression (class in	method), 365
Parser.FilesCodeDOM), 318	Log() (ToolChain.Altera.Quartus.Configuration
ListElement (class in lib.CodeDOM), 503	method), 373
ListElementExpressions (class in	Log() (ToolChain.Altera.Quartus.Map method), 375
Parser.FilesCodeDOM), 317	Log() (ToolChain.Altera.Quartus.TclShell method),
Literal (class in lib.CodeDOM), 503	376
LM_LICENSE_FILE, 219	Log() (ToolChain.Configuration method), 490
Log() (Base.Executable.Executable method), 255	Log() (ToolChain.Configurator method), 497
Log() (Base.Executable.Executable method), 255 Log() (Base.IHost method), 267	Log() (ToolChain.GHDL.Configuration method), 383
Log() (Base.Logging.ILogable method), 257	Log() (ToolChain.GHDL.GHDL method), 387
Log() (Base.Shared.Shared method), 266	Log() (ToolChain.GHDL.GHDLAnalyze method), 389
Log() (Compiler.Compiler method), 283	Log() (ToolChain.GHDL.GHDLElaborate method),
Log() (Compiler.ISECompiler.Compiler method), 267	392
Log() (Compiler.LSECompiler.Compiler method), 269	Log() (ToolChain.GHDL.GHDLRun method), 395
Log() (Compiler.QuartusCompiler.Compiler method),	Log() (ToolChain.Git.Configuration method), 404
271	Log() (ToolChain.Git.GitConfig method), 410
Log() (Compiler.VivadoCompiler.Compiler method),	Log() (ToolChain.Git.GitDescribe method), 409
273	Log() (ToolChain.Git.GitRevList method), 408
Log() (Compiler.XCICompiler.Compiler method), 275	Log() (ToolChain.Git.GitRevParse method), 406
Log() (Compiler.XCOCompiler.Compiler method), 276	Log() (ToolChain.Git.GitSCM method), 405
Log() (Compiler.XSTCompiler.Compiler method), 278	Log() (ToolChain.GNU.Make method), 398
Log() (Simulator.ActiveHDLSimulator.Simulator	Log() (ToolChain.GTKWave.Configuration method),
method), 332	400
Log() (Simulator.CocotbSimulator.Simulator method),	Log() (ToolChain.GTKWave.GTKWave method), 401
334	Log() (ToolChain.Intel.Configuration method), 424
Log() (Simulator.GHDLSimulator.Simulator method), 336	Log() (ToolChain.Intel.ModelSim.Configuration method), 412
Log() (Simulator.ISESimulator.Simulator method), 337	Log()  (Tool Chain. Intel. Model Sim. Intel Edition Configuration
Log() (Simulator.ModelSimSimulator.Simulator	method), 415
method), 339	Log() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
Log() (Simulator.QuestaSimulator.Simulator method),	method), 417
340	Log() (ToolChain.Intel.Quartus.Configuration method),
Log() (Simulator.Simulator method), 346	420
Log() (Simulator. Vivado Simulator. Simulator method),	Log() (ToolChain.Intel.Quartus.Map method), 422
341	Log() (ToolChain.Lattice.Configuration method), 434
Log() (ToolChain.Aldec.ActiveHDL.Configuration	Log() (ToolChain.Lattice.Diamond.Configuration
method), 349	method), 427
Log() (ToolChain.Aldec.ActiveHDL.VHDLCompiler	Log() (ToolChain.Lattice.Diamond.Synth method), 429
method), 352	Log() (ToolChain.Lattice.Synplify.Configuration
Log() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool	method), 431
method), 351	Log() (ToolChain.Mentor.Configuration method), 458
Log() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneS	
method), 353	method), 438
Log() (ToolChain.Aldec.Configuration method), 362	Log() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
Log() (ToolChain.Aldec.RivieraPRO.Configuration	method), 440
method), 356	Log() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
	method), 442
Log() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359	Log() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
Log() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool	method), 445
method), 358	Log() (ToolChain.Mentor.ModelSim.Selector method),
Log() (ToolChain.Aldec.RivieraPRO.VHDLSimulator	446
method), 360	Log() (ToolChain.Mentor.ModelSim.VHDLCompiler
Log() (ToolChain.Altera.Configuration method), 380	method), 450
	ułatig(t) (ToolChain.Mentor.ModelSim.VHDLLibraryTool
method), 368	method), 447

- Log() (ToolChain.Mentor.ModelSim.VHDLSimulator method), 453
- Log() (ToolChain.Mentor.QuestaSim.Configuration method), 456
- Log() (ToolChain.PoC.Configuration method), 460
- Log() (ToolChain.Synopsys.Configuration method), 463
- Log() (ToolChain.ToolConfiguration method), 494
- Log() (ToolChain.ToolSelector method), 495
- Log() (ToolChain. VendorConfiguration method), 491
- Log() (ToolChain.Windows.Cmd method), 465
- Log() (ToolChain.Xilinx.Configuration method), 485
- Log() (ToolChain.Xilinx.ISE.Configuration method), 467
- Log() (ToolChain.Xilinx.ISE.CoreGenerator method), 473
- Log() (ToolChain.Xilinx.ISE.Fuse method), 470
- Log() (ToolChain.Xilinx.ISE.ISESimulator method),
- Log() (ToolChain.Xilinx.ISE.Xst method), 472
- Log() (ToolChain.Xilinx.Vivado.Configuration method), 477
- Log() (ToolChain.Xilinx.Vivado.Synth method), 482
- Log() (ToolChain.Xilinx.Vivado.XElab method), 480
- Log() (ToolChain.Xilinx.Vivado.XSim method), 481
- LogDebug() (Base.Executable.Executable method), 255
- LogDebug() (Base.IHost method), 267
- LogDebug() (Base.Logging.ILogable method), 257
- LogDebug() (Base.Shared.Shared method), 266
- LogDebug() (Compiler.Compiler method), 283
- LogDebug() (Compiler.ISECompiler.Compiler method), 268
- LogDebug() (Compiler.LSECompiler.Compiler method), 269
- LogDebug() (Compiler.QuartusCompiler.Compiler method), 271
- LogDebug() (Compiler.VivadoCompiler.Compiler method), 273
- LogDebug() (Compiler.XCICompiler.Compiler method), 275
- LogDebug() (Compiler.XCOCompiler.Compiler method), 276
- LogDebug() (Compiler.XSTCompiler.Compiler method), 278
- LogDebug() (Simulator.ActiveHDLSimulator.Simulator method),
- LogDebug() (Simulator.CocotbSimulator.Simulator method), 334
- LogDebug() (Simulator.GHDLSimulator.Simulator method), 336
- LogDebug() (Simulator.ISESimulator.Simulator method), 337
- LogDebug() (Simulator.ModelSimSimulator.Simulator method), 339
- LogDebug() (Simulator.QuestaSimulator.Simulator method), 340

- LogDebug() (Simulator.Simulator method), 346
- LogDebug() (Simulator.VivadoSimulator.Simulator method), 342
- LogDebug() (ToolChain.Aldec.ActiveHDL.Configuration method), 349
- LogDebug() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 353
- LogDebug() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 351
- LogDebug() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 354
- LogDebug() (ToolChain.Aldec.Configuration method), 362
- LogDebug() (ToolChain.Aldec.RivieraPRO.Configuration method), 356
- LogDebug() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359
- LogDebug() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358
- LogDebug() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 360
- LogDebug() (ToolChain.Altera.Configuration method), 380
- LogDebug() (ToolChain.Altera.ModelSim.AlteraEditionConfiguration method), 368
- LogDebug() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguramethod), 370
- LogDebug() (ToolChain.Altera.ModelSim.Configuration method), 365
- LogDebug() (ToolChain.Altera.Quartus.Configuration method), 373
- LogDebug() (ToolChain.Altera.Quartus.Map method),
- LogDebug() (ToolChain.Altera.Quartus.TclShell method), 376
- LogDebug() (ToolChain.Configuration method), 490
- LogDebug() (ToolChain.Configurator method), 497
- LogDebug() (ToolChain.GHDL.Configuration method), 383
- LogDebug() (ToolChain.GHDL.GHDL method), 387
- LogDebug() (ToolChain.GHDL.GHDLAnalyze method), 389
- LogDebug() (ToolChain.GHDL.GHDLElaborate method), 392
- LogDebug() (ToolChain.GHDL.GHDLRun method), 395
- LogDebug() (ToolChain.Git.Configuration method), 404
- $LogDebug()\ (ToolChain.Git.GitConfig\ method),\ 410$
- LogDebug() (ToolChain.Git.GitDescribe method), 409
- LogDebug() (ToolChain.Git.GitRevList method), 408
- LogDebug() (ToolChain.Git.GitRevParse method), 407
- LogDebug() (ToolChain.Git.GitSCM method), 405
- LogDebug() (ToolChain.GNU.Make method), 398
- LogDebug() (ToolChain.GTKWave.Configuration method), 400
- LogDebug() (ToolChain.GTKWave.GTKWave method), 401

```
LogDebug() (ToolChain.Intel.Configuration method),
                                                             method), 471
                                                    LogDebug() (ToolChain.Xilinx.ISE.Xst method), 472
         424
LogDebug() (ToolChain.Intel.ModelSim.Configuration LogDebug() (ToolChain.Xilinx.Vivado.Configuration
         method), 413
                                                             method), 477
LogDebug() (ToolChain.Intel.ModelSim.IntelEditionConflgografichung() (ToolChain.Xilinx.Vivado.Synth method),
         method), 415
LogDebug() (ToolChain.Intel.ModelSim.IntelStarterEditidnogDebug() (ToolChain.Xilinx.Vivado.XElab method),
         method), 417
              (ToolChain.Intel.Quartus.Configuration LogDebug() (ToolChain.Xilinx.Vivado.XSim method),
LogDebug()
         method), 420
                                                             481
LogDebug() (ToolChain.Intel.Quartus.Map method),
                                                    LogDryRun() (Base.Executable.Executable method),
         422
                                                             255
                   (ToolChain.Lattice.Configuration
                                                    LogDryRun() (Base.IHost method), 267
LogDebug()
         method), 434
                                                    LogDryRun() (Base.Logging.ILogable method), 257
                                                    LogDryRun() (Base.Shared.Shared method), 266
LogDebug() (ToolChain.Lattice.Diamond.Configuration
         method), 427
                                                    LogDryRun() (Compiler.Compiler method), 283
LogDebug()
                  (ToolChain.Lattice.Diamond.Synth
                                                    LogDryRun()
                                                                       (Compiler.ISECompiler.Compiler
         method), 429
                                                             method), 268
LogDebug() (ToolChain.Lattice.Synplify.Configuration
                                                                       (Compiler.LSECompiler.Compiler
                                                    LogDryRun()
         method), 431
                                                             method), 269
LogDebug()
                   (ToolChain.Mentor.Configuration
                                                    LogDryRun()
                                                                    (Compiler.QuartusCompiler.Compiler
         method), 458
                                                             method), 271
LogDebug() (ToolChain.Mentor.ModelSim.ConfigurationLogDryRun()
                                                                    (Compiler. Vivado Compiler. Compiler
         method), 438
                                                             method), 273
LogDebug() (ToolChain.Mentor.ModelSim.ModelSimPEConglemyRtion)
                                                                       (Compiler.XCICompiler.Compiler
         method), 440
                                                             method), 275
LogDebug() (ToolChain.Mentor.ModelSim.ModelSimSE32@DafiyRuration
                                                                      (Compiler.XCOCompiler.Compiler
         method), 442
                                                             method), 276
LogDebug() (ToolChain.Mentor.ModelSim.ModelSimSE6462DfrgRuration
                                                                       (Compiler.XSTCompiler.Compiler
         method), 445
                                                             method), 278
              (ToolChain.Mentor.ModelSim.Selector LogDryRun()
LogDebug()
                                                                                              (Simula-
         method), 446
                                                             tor.ActiveHDLSimulator.Simulator method),
Log Debug() \, (Tool Chain. Mentor. Model Sim. VHDL Compiler
                                                             332
         method), 450
                                                    LogDryRun()
                                                                   (Simulator.CocotbSimulator.Simulator
LogDebug() (ToolChain.Mentor.ModelSim.VHDLLibraryTool
                                                             method), 334
                                                                   (Simulator.GHDLSimulator.Simulator
         method), 447
                                                    LogDryRun()
LogDebug() (ToolChain.Mentor.ModelSim.VHDLSimulator
                                                             method), 336
                                                    LogDryRun()
                                                                      (Simulator.ISESimulator.Simulator
         method), 454
LogDebug() (ToolChain.Mentor.QuestaSim.Configuration
                                                             method), 337
         method), 456
                                                    LogDryRun()
                                                                                              (Simula-
                                                             tor.ModelSimSimulator.Simulator method),
LogDebug() (ToolChain.PoC.Configuration method),
                                                             339
         460
                 (ToolChain.Synopsys.Configuration
                                                    LogDryRun()
                                                                   (Simulator.QuestaSimulator.Simulator
LogDebug()
         method), 463
                                                             method), 340
LogDebug() (ToolChain.ToolConfiguration method),
                                                    LogDryRun() (Simulator.Simulator method), 346
                                                    LogDryRun()
                                                                   (Simulator. Vivado Simulator. Simulator
LogDebug() (ToolChain.ToolSelector method), 496
                                                             method), 342
LogDebug() (ToolChain.VendorConfiguration method),
                                                    LogDryRun() (ToolChain.Aldec.ActiveHDL.Configuration
                                                             method), 349
LogDebug() (ToolChain.Windows.Cmd method), 465
                                                    LogDryRun() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
LogDebug() (ToolChain.Xilinx.Configuration method),
                                                             method), 353
         486
                                                    LogDryRun() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
LogDebug()
                (ToolChain.Xilinx.ISE.Configuration
                                                             method), 351
         method), 467
                                                    LogDryRun() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator
               (ToolChain.Xilinx.ISE.CoreGenerator
LogDebug()
                                                             method), 354
         method), 473
                                                    LogDryRun()
                                                                         (ToolChain.Aldec.Configuration
LogDebug() (ToolChain.Xilinx.ISE.Fuse method), 470
                                                             method), 363
LogDebug()
                (ToolChain.Xilinx.ISE.ISESimulator
                                                    LogDryRun() (ToolChain.Aldec.RivieraPRO.Configuration
```

method), 356	LogDryRun() (ToolChain.Lattice.Configuration
LogDryRun() (ToolChain.Aldec.RivieraPRO.VHDLCom	
method), 359	LogDryRun() (ToolChain.Lattice.Diamond.Configuration
LogDryRun() (ToolChain.Aldec.RivieraPRO.VHDLLibra	
method), 358	LogDryRun() (ToolChain.Lattice.Diamond.Synth
LogDryRun() (ToolChain.Aldec.RivieraPRO.VHDLSimu	
method), 360	LogDryRun() (ToolChain.Lattice.Synplify.Configuration
LogDryRun() (ToolChain.Altera.Configuration	method), 431
method), 380	LogDryRun() (ToolChain.Mentor.Configuration
LogDryRun() (ToolChain.Altera.ModelSim.AlteraEdition	
method), 368	LogDryRun() (ToolChain.Mentor.ModelSim.Configuration
LogDryRun() (ToolChain.Altera.ModelSim.AlteraStarter method), 370	LogDryRun() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
LogDryRun() (ToolChain.Altera.ModelSim.Configuration	
method), 365	LogDryRun() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
LogDryRun() (ToolChain.Altera.Quartus.Configuration	method), 442
method), 373	LogDryRun() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
LogDryRun() (ToolChain.Altera.Quartus.Map	method), 445
method), 375	LogDryRun() (ToolChain.Mentor.ModelSim.Selector
LogDryRun() (ToolChain.Altera.Quartus.TclShell	method), 446
method), 376	LogDryRun() (ToolChain.Mentor.ModelSim.VHDLCompiler
LogDryRun() (ToolChain.Configuration method), 490	method), 450
LogDryRun() (ToolChain.Configurator method), 497	LogDryRun() (ToolChain.Mentor.ModelSim.VHDLLibraryTool
LogDryRun() (ToolChain.GHDL.Configuration	method), 447
method), 383	LogDryRun() (ToolChain.Mentor.ModelSim.VHDLSimulator
LogDryRun() (ToolChain.GHDL.GHDL method), 387	method), 454
LogDryRun() (ToolChain.GHDL.GHDLAnalyze	LogDryRun() (ToolChain.Mentor.QuestaSim.Configuration
method), 389	method), 456
LogDryRun() (ToolChain.GHDL.GHDLElaborate	LogDryRun() (ToolChain.PoC.Configuration method),
method), 392	460
LogDryRun() (ToolChain.GHDL.GHDLRun method),	LogDryRun() (ToolChain.Synopsys.Configuration
395	method), 463
LogDryRun() (ToolChain.Git.Configuration method),	LogDryRun() (ToolChain.ToolConfiguration method),
404	494
LogDryRun() (ToolChain.Git.GitConfig method), 410	LogDryRun() (ToolChain.ToolSelector method), 496
LogDryRun() (ToolChain.Git.GitDescribe method),	LogDryRun() (ToolChain.VendorConfiguration
409	method), 491
LogDryRun() (ToolChain.Git.GitRevList method), 408	LogDryRun() (ToolChain.Windows.Cmd method), 465
LogDryRun() (ToolChain.Git.GitRevParse method),	LogDryRun() (ToolChain.Xilinx.Configuration
407	method), 486
LogDryRun() (ToolChain.Git.GitSCM method), 406	LogDryRun() (ToolChain.Xilinx.ISE.Configuration
LogDryRun() (ToolChain.GNU.Make method), 398	method), 467
LogDryRun() (ToolChain.GTKWave.Configuration	LogDryRun() (ToolChain.Xilinx.ISE.CoreGenerator
method), 400	method), 473
LogDryRun() (ToolChain.GTKWave.GTKWave	LogDryRun() (ToolChain.Xilinx.ISE.Fuse method),
method), 401	470
LogDryRun() (ToolChain.Intel.Configuration method),	LogDryRun() (ToolChain.Xilinx.ISE.ISESimulator
424	method), 471
LogDryRun() (ToolChain.Intel.ModelSim.Configuration	• • •
method), 413	LogDryRun() (ToolChain.Xilinx.Vivado.Configuration
LogDryRun() (ToolChain.Intel.ModelSim.IntelEditionCo	
method), 415	LogDryRun() (ToolChain.Xilinx.Vivado.Synth
LogDryRun() (ToolChain.Intel.ModelSim.IntelStarterEdi	
method), 417	LogDryRun() (ToolChain.Xilinx.Vivado.XElab
LogDryRun() (ToolChain.Intel.Quartus.Configuration	method), 480 LogDryPun() (ToolChain Viliny Vivado VSim
method), 420 LogDryRun() (ToolChain.Intel.Quartus.Map method),	LogDryRun() (ToolChain.Xilinx.Vivado.XSim method), 481
LogDrykun() (1001Cnain.Intel.Quartus.Map method),	Inethou), 481 LogEntry (class in Base Logging), 256

LogError() (Base.Executable.Executable method), 255 LogError() (ToolChain.Altera.ModelSim.Configuration LogError() (Base.IHost method), 267 method), 365 LogError() (Base.Logging.ILogable method), 257 LogError() (ToolChain.Altera.Quartus.Configuration LogError() (Base.Shared.Shared method), 266 method), 373 LogError() (Compiler.Compiler method), 283 LogError() (ToolChain.Altera.Quartus.Map method), LogError() (Compiler.ISECompiler.Compiler method), 375 LogError() (ToolChain.Altera.Quartus.TclShell (Compiler.LSECompiler.Compiler method), 376 LogError() method), 269 LogError() (ToolChain.Configuration method), 490 (Compiler.QuartusCompiler.Compiler LogError() (ToolChain.Configurator method), 497 LogError() method), 271 LogError() (ToolChain.GHDL.Configuration method), (Compiler. Vivado Compiler. Compiler LogError() method), 273 LogError() (ToolChain.GHDL.GHDL method), 387 LogError() (Compiler.XCICompiler.Compiler method), LogError() (ToolChain.GHDL.GHDLAnalyze method), 389 275 LogError() (Compiler.XCOCompiler.Compiler LogError() (ToolChain.GHDL.GHDLElaborate method), 276 method), 392 (Compiler.XSTCompiler.Compiler LogError() (ToolChain.GHDL.GHDLRun method), LogError() method), 278 395 LogError() (Simulator.ActiveHDLSimulator.Simulator LogError() (ToolChain.Git.Configuration method), 404 LogError() (ToolChain.Git.GitConfig method), 410 method), 332 (Simulator.CocotbSimulator.Simulator LogError() LogError() (ToolChain.Git.GitDescribe method), 409 method), 334 LogError() (ToolChain.Git.GitRevList method), 408 LogError() (Simulator.GHDLSimulator.Simulator LogError() (ToolChain.Git.GitRevParse method), 407 method), 336 LogError() (ToolChain.Git.GitSCM method), 406 LogError() (ToolChain.GNU.Make method), 398 (Simulator.ISESimulator.Simulator LogError() method), 337 LogError() (ToolChain.GTKWave.Configuration LogError() (Simulator.ModelSimSimulator.Simulator method), 400 method), 339 LogError() (ToolChain.GTKWave.GTKWave method), (Simulator.QuestaSimulator.Simulator LogError() 402 method), 340 LogError() (ToolChain.Intel.Configuration method), LogError() (Simulator.Simulator method), 346 LogError() (Simulator. Vivado Simulator. Simulator LogError() (ToolChain.Intel.ModelSim.Configuration method), 342 method), 413  $LogError() \ (ToolChain.Aldec. Active HDL. Configuration \ LogError() \ (ToolChain.Intel. Model Sim. Intel Edition Configuration \ LogError() \ (ToolChain.Aldec. Active HDL. Configuration \ LogError() \ (ToolChain.Aldec. Aldec. Ald$ method), 349 method), 415 LogError() (ToolChain.Aldec.ActiveHDL.VHDLCompileLogError() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration method), 353 method), 418 LogError() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTbogError() (ToolChain.Intel.Quartus.Configuration method), 351 method), 420 LogError() (ToolChain.Aldec.ActiveHDL.VHDLStandalohesHimrdatt) r (ToolChain.Intel.Quartus.Map method), method), 354 422 LogError() (ToolChain.Aldec.Configuration method), LogError() (ToolChain.Lattice.Configuration method), LogError() (ToolChain.Aldec.RivieraPRO.Configuration LogError() (ToolChain.Lattice.Diamond.Configuration method), 356 method), 427 LogError() (ToolChain.Aldec.RivieraPRO.VHDLCompileLogError() (ToolChain.Lattice.Diamond.Synth method), 359 method), 429 LogError() (ToolChain.Aldec.RivieraPRO.VHDLLibrary TookError() (ToolChain.Lattice.Synplify.Configuration method), 358 method), 431 LogError() (ToolChain.Aldec.RivieraPRO.VHDLSimulatdrogError() (ToolChain.Mentor.Configuration method), method), 361 458 LogError() (ToolChain.Altera.Configuration method), LogError() (ToolChain.Mentor.ModelSim.Configuration method), 438  $LogError() \ (ToolChain. Altera. Model Sim. Altera Edition Cohfig \textit{Erratir}(t) \ (ToolChain. Mentor. Model Sim. Model Sim. PEConfiguration) \ (ToolChain. Mentor. Model Sim. Model Sim.$ method), 368 method), 440

622 Index

method), 370

 $Log Error() \ (Tool Chain. Altera. Model Sim. Altera Starter E di \textbf{\it tiog} \textbf{\it Configuration} \\ Chain. Mentor. Model Sim. Model Sim. SE32 Configuration \\ Chain. Mentor. Model Sim. Model Sim. Model Sim. Mentor. Ment$ 

method), 442

LogError() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuratiothod), 278 method), 445 LogFatal() (Simulator.ActiveHDLSimulator.Simulator LogError() (ToolChain.Mentor.ModelSim.Selector method), 332 method), 446 (Simulator.CocotbSimulator.Simulator LogFatal() LogError() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 334 method), 450 LogFatal() (Simulator.GHDLSimulator.Simulator LogError() (ToolChain.Mentor.ModelSim.VHDLLibraryTool method), 336 LogFatal() method), 447 (Simulator.ISESimulator.Simulator LogError() (ToolChain.Mentor.ModelSim.VHDLSimulator method), 337 (Simulator.ModelSimSimulator.Simulator method), 454 LogFatal() LogError() (ToolChain.Mentor.QuestaSim.Configuration method), 339 (Simulator.QuestaSimulator.Simulator method), 456 LogFatal() LogError() (ToolChain.PoC.Configuration method), method), 340 LogFatal() (Simulator.Simulator method), 346 460 (Simulator.VivadoSimulator.Simulator LogError() (ToolChain.Synopsys.Configuration LogFatal() method), 463 method), 342 LogError() (ToolChain.ToolConfiguration LogFatal() (ToolChain.Aldec.ActiveHDL.Configuration method), method), 349 LogError() (ToolChain.ToolSelector method), 496 LogFatal() (ToolChain.Aldec.ActiveHDL.VHDLCompiler LogError() (ToolChain.VendorConfiguration method), method), 353 LogFatal() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool LogError() (ToolChain.Windows.Cmd method), 465 method), 351 LogError() (ToolChain.Xilinx.Configuration method), LogFatal() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 354 LogFatal() (ToolChain.Aldec.Configuration method), LogError() (ToolChain.Xilinx.ISE.Configuration method), 467 363 LogError() (ToolChain.Xilinx.ISE.CoreGenerator LogFatal() (ToolChain.Aldec.RivieraPRO.Configuration method), 473 method), 356 LogError() (ToolChain.Xilinx.ISE.Fuse method), 470 LogFatal() (ToolChain.Aldec.RivieraPRO.VHDLCompiler (ToolChain.Xilinx.ISE.ISESimulator LogError() method), 359 LogFatal() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 471 LogError() (ToolChain.Xilinx.ISE.Xst method), 472 method), 358 LogError() (Tool Chain. Xilinx. Viva do. Configuration $LogFatal() \, (ToolChain. Aldec. Riviera PRO. VHDLS imulator$ method), 477 method), 361 LogError() (ToolChain.Xilinx.Vivado.Synth method), LogFatal() (ToolChain.Altera.Configuration method), LogError() (ToolChain.Xilinx.Vivado.XElab method), LogFatal() (ToolChain.Altera.ModelSim.AlteraEditionConfiguration method), 368 LogError() (ToolChain.Xilinx.Vivado.XSim method), LogFatal() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration 481 method), 370 LogFatal() (Base.Executable.Executable method), 255 LogFatal() (ToolChain.Altera.ModelSim.Configuration LogFatal() (Base.IHost method), 267 method), 365 LogFatal() (Base.Logging.ILogable method), 257 (ToolChain.Altera.Quartus.Configuration LogFatal() LogFatal() (Base.Shared.Shared method), 266 method), 373 LogFatal() (Compiler.Compiler method), 283 LogFatal() (ToolChain.Altera.Quartus.Map method), LogFatal() (Compiler.ISECompiler.Compiler method), (ToolChain.Altera.Quartus.TclShell LogFatal() LogFatal() (Compiler.LSECompiler.Compiler method), method), 376 LogFatal() (ToolChain.Configuration method), 490 (Compiler.QuartusCompiler.Compiler LogFatal() (ToolChain.Configurator method), 497 LogFatal() method), 271 LogFatal() (ToolChain.GHDL.Configuration method), (Compiler. Vivado Compiler. Compiler LogFatal() method), 273 LogFatal() (ToolChain.GHDL.GHDL method), 387 LogFatal() (Compiler.XCICompiler.Compiler method), LogFatal() (ToolChain.GHDL.GHDLAnalyze method), 389 275 (Compiler.XCOCompiler.Compiler (ToolChain.GHDL.GHDLElaborate LogFatal() LogFatal() method), 276 method), 392

Index 623

LogFatal() (ToolChain.GHDL.GHDLRun

(Compiler.XSTCompiler.Compiler

LogFatal()

395	492
LogFatal() (ToolChain.Git.Configuration method), 404	LogFatal() (ToolChain.Windows.Cmd method), 465
LogFatal() (ToolChain.Git.GitConfig method), 410	LogFatal() (ToolChain.Xilinx.Configuration method),
LogFatal() (ToolChain.Git.GitDescribe method), 409	486
LogFatal() (ToolChain.Git.GitRevList method), 408	LogFatal() (ToolChain.Xilinx.ISE.Configuration
LogFatal() (ToolChain.Git.GitRevParse method), 407	method), 467
LogFatal() (ToolChain.Git.GitSCM method), 406	LogFatal() (ToolChain.Xilinx.ISE.CoreGenerator
LogFatal() (ToolChain.GNU.Make method), 398	method), 473
LogFatal() (ToolChain.GTKWave.Configuration	LogFatal() (ToolChain.Xilinx.ISE.Fuse method), 470
method), 400	LogFatal() (ToolChain.Xilinx.ISE.ISESimulator
$LogFatal() \ (ToolChain.GTKWave.GTKWave \ method),$	method), 471
402	LogFatal() (ToolChain.Xilinx.ISE.Xst method), 472
LogFatal() (ToolChain.Intel.Configuration method),	LogFatal() (ToolChain.Xilinx.Vivado.Configuration
424	method), 477
	LogFatal() (ToolChain.Xilinx.Vivado.Synth method),
method), 413	482
LogFatal() (ToolChain.Intel.ModelSim.IntelEditionConfi	
method), 415	480
LogFatal() (ToolChain.Intel.ModelSim.IntelStarterEdition method), 418	481
LogFatal() (ToolChain.Intel.Quartus.Configuration method), 420	LogFile (ToolChain.Lattice.Diamond.SynthesisArgumentFile attribute), 429
LogFatal() (ToolChain.Intel.Quartus.Map method), 422	Logger (Base.Executable.Executable attribute), 255
LogFatal() (ToolChain.Lattice.Configuration method),	Logger (Base.IHost attribute), 267
434	Logger (Base.Logging.ILogable attribute), 257
LogFatal() (ToolChain.Lattice.Diamond.Configuration	Logger (Base.Shared.Shared attribute), 266
method), 427	Logger (class in Base.Logging), 256
LogFatal() (ToolChain.Lattice.Diamond.Synth	Logger (Compiler.Compiler attribute), 283
method), 429	Logger (Compiler.ISECompiler.Compiler attribute),
LogFatal() (ToolChain.Lattice.Synplify.Configuration	268
method), 431	Logger (Compiler.LSECompiler.Compiler attribute),
LogFatal() (ToolChain.Mentor.Configuration method),	270
458	Logger (Compiler.QuartusCompiler.Compiler at-
LogFatal() (ToolChain.Mentor.ModelSim.Configuration	tribute), 271
method), 438	Logger (Compiler.VivadoCompiler.Compiler attribute),
LogFatal() (ToolChain.Mentor.ModelSim.ModelSimPEC	
method), 440	Logger (Compiler.XCICompiler.Compiler attribute),
LogFatal() (ToolChain.Mentor.ModelSim.ModelSimSE3:	
method), 442	Logger (Compiler.XCOCompiler.Compiler attribute),
LogFatal() (ToolChain.Mentor.ModelSim.ModelSimSE6- method), 445	Logger (Compiler.XSTCompiler.Compiler attribute),
LogFatal() (ToolChain.Mentor.ModelSim.Selector	278
method), 446	Logger (Simulator.ActiveHDLSimulator.Simulator at-
LogFatal() (ToolChain.Mentor.ModelSim.VHDLCompile	
method), 450	Logger (Simulator.CocotbSimulator.Simulator at-
LogFatal() (ToolChain.Mentor.ModelSim.VHDLLibrary	
method), 447	Logger (Simulator.GHDLSimulator.Simulator at-
LogFatal() (ToolChain.Mentor.ModelSim.VHDLSimulate	
method), 454	Logger (Simulator.ISESimulator.Simulator attribute),
LogFatal() (ToolChain.Mentor.QuestaSim.Configuration	337
method), 456	Logger (Simulator.ModelSimSimulator.Simulator at-
LogFatal() (ToolChain.PoC.Configuration method),	tribute), 339
460	Logger (Simulator.QuestaSimulator.Simulator at-
LogFatal() (ToolChain.Synopsys.Configuration	tribute), 340
method), 463	Logger (Simulator.Simulator attribute), 346
LogFatal() (ToolChain.ToolConfiguration method), 494	Logger (Simulator.VivadoSimulator.Simulator at-
LogFatal() (ToolChain.ToolSelector method), 496	tribute), 342
LogFatal() (ToolChain.VendorConfiguration method),	Logger (ToolChain.Aldec.ActiveHDL.Configuration

	attribute), 350	Logger (ToolChain.Intel.Quartus.Map attribute), 422
Logger	(ToolChain.Aldec.ActiveHDL.VHDLCompiler attribute), 353	Logger (ToolChain.Lattice.Configuration attribute), 434
Logger	(ToolChain.Aldec.ActiveHDL.VHDLLibraryToo attribute), 351	ol Logger (ToolChain.Lattice.Diamond.Configuration attribute), 427
Logger		Slinglator (ToolChain.Lattice.Diamond.Synth attribute), 429
Logger	(ToolChain.Aldec.Configuration attribute), 363	Logger (ToolChain.Lattice.Synplify.Configuration at-
Logger		tribute), 431 Logger (ToolChain.Mentor.Configuration attribute),
Logger	(ToolChain.Aldec.RivieraPRO.VHDLCompiler	459
	attribute), 359	Logger (ToolChain.Mentor.ModelSim.Configuration
Logger	(ToolChain.Aldec.RivieraPRO.VHDLLibraryToo attribute), 358	bl attribute), 438 Logger (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
Logger	(ToolChain.Aldec.RivieraPRO.VHDLSimulator	attribute), 440
208801	attribute), 361	Logger (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
Logger	(ToolChain.Altera.Configuration attribute), 380	attribute), 443
Logger	(ToolChain.Altera.ModelSim.AlteraEditionConfiattribute), 368	igluogigem (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration attribute), 445
Logger		nConfigurationolChain.Mentor.ModelSim.Selector at-
	attribute), 370	tribute), 446
Logger	(ToolChain.Altera.ModelSim.Configuration at-	Logger (ToolChain.Mentor.ModelSim.VHDLCompiler
	tribute), 365	attribute), 451
Logger	(ToolChain.Altera.Quartus.Configuration attribute), 374	Logger (ToolChain.Mentor.ModelSim.VHDLLibraryTool attribute), 448
	(ToolChain.Altera.Quartus.Map attribute), 376	Logger (ToolChain.Mentor.ModelSim.VHDLSimulator
Logger	(ToolChain.Altera.Quartus.TclShell attribute),	attribute), 454
•	376	Logger (ToolChain.Mentor.QuestaSim.Configuration
	(ToolChain.Configuration attribute), 490	attribute), 456
	(ToolChain.Configurator attribute), 497	Logger (ToolChain.PoC.Configuration attribute), 461
Logger	383	Logger (ToolChain.Synopsys.Configuration attribute), 463
	(ToolChain.GHDL.GHDL attribute), 387	Logger (ToolChain.ToolConfiguration attribute), 494
Logger	(ToolChain.GHDL.GHDLAnalyze attribute),	Logger (ToolChain.ToolSelector attribute), 496
T	389	Logger (ToolChain. VendorConfiguration attribute), 492
Logger	(ToolChain.GHDL.GHDLElaborate attribute),	Logger (ToolChain.Windows.Cmd attribute), 465
T	392 (TaylChain CHDL CHDL Burn attribute) 205	Logger (ToolChain.Xilinx.Configuration attribute), 486
	(ToolChain.GHDL.GHDLRun attribute), 395 (ToolChain.Git.Configuration attribute), 404	Logger (ToolChain.Xilinx.ISE.Configuration attribute), 468
	(ToolChain.Git.Configuration attribute), 404 (ToolChain.Git.GitConfig attribute), 410	Logger (ToolChain.Xilinx.ISE.CoreGenerator at-
	(ToolChain.Git.GitDescribe attribute), 409	tribute), 473
	(ToolChain.Git.GitRevList attribute), 408	Logger (ToolChain.Xilinx.ISE.Fuse attribute), 470
	(ToolChain.Git.GitRevParse attribute), 407	Logger (ToolChain.Xilinx.ISE.ISESimulator attribute),
	(ToolChain.Git.GitSCM attribute), 406	471
	(ToolChain.GNU.Make attribute), 398	Logger (ToolChain.Xilinx.ISE.Xst attribute), 472
	(ToolChain.GTKWave.Configuration attribute),	Logger (ToolChain.Xilinx.Vivado.Configuration
	400	attribute), 477
Logger	(ToolChain.GTKWave.GTKWave attribute),	Logger (ToolChain.Xilinx.Vivado.Synth attribute), 482
	402	Logger (ToolChain.Xilinx.Vivado.XElab attribute), 480
Logger	(ToolChain.Intel.Configuration attribute), 424	Logger (ToolChain.Xilinx.Vivado.XSim attribute), 481
Logger	(ToolChain.Intel.ModelSim.Configuration at-	LogicalExpression (class in lib.CodeDOM), 499
	tribute), 413	LogInfo() (Base.Executable.Executable method), 255
Logger	(ToolChain.Intel.ModelSim.IntelEditionConfigur	
_	attribute), 415	LogInfo() (Base.Logging.ILogable method), 257
Logger	(ToolChain.Intel.ModelSim.IntelStarterEditionCo	
т.	attribute), 418	LogInfo() (Compiler.Compiler method), 283
Logger	(ToolChain.Intel.Quartus.Configuration attribute), 420	LogInfo() (Compiler.ISECompiler.Compiler method), 268

$LogInfo() \ (Compiler.LSECompiler.Com$	-	method), 376
269		(Info() (ToolChain.Configuration method), 490
LogInfo() (Compiler.QuartusCo		Info() (ToolChain.Configurator method), 497
method), 271	-	Info() (ToolChain.GHDL.Configuration method),
LogInfo() (Compiler. VivadoCo		383
method), 273		Info() (ToolChain.GHDL.GHDL method), 387
LogInfo() (Compiler.XCICompiler.Co 275	ompiler method), Log	Info() (ToolChain.GHDL.GHDLAnalyze method), 389
LogInfo() (Compiler.XCOCompiler.Co	ompiler method), Log	(Info() (ToolChain.GHDL.GHDLElaborate method), 392
LogInfo() (Compiler.XSTCompiler.Co	1	(Info() (ToolChain.GHDL.GHDLRun method), 395 (Info() (ToolChain.Git.Configuration method), 404
LogInfo() (Simulator.ActiveHDLSin method), 332	nulator.Simulator Log	(Info() (ToolChain.Git.GitConfig method), 410 (Info() (ToolChain.Git.GitDescribe method), 409
LogInfo() (Simulator.CocotbSin	-	(Info() (ToolChain.Git.GitRevList method), 408
method), 334	-	(Info() (ToolChain.Git.GitRevParse method), 407
LogInfo() (Simulator.GHDLSin	-	(Info() (ToolChain.Git.GitSCM method), 406
method), 336		(Info() (ToolChain.GNU.Make method), 398
LogInfo() (Simulator.ISESimulator.Sin	_	(Info() (ToolChain.GTKWave.Configuration
337	manator method), Log	method), 400
	nulator.Simulator Los	Info() (ToolChain.GTKWave.GTKWave method),
method), 339		402
LogInfo() (Simulator.QuestaSin	nulator.Simulator Log	Info() (ToolChain.Intel.Configuration method), 424
method), 340		Info() (ToolChain.Intel.ModelSim.Configuration
LogInfo() (Simulator.Simulator metho	-	method), 413
		Info() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
method), 342		method), 415
	OL.Configuration Log	$Info()\ (Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration$
method), 349		method), 418
LogInfo()(ToolChain.Aldec.Active HE	DL.VHDLCompilerLog	(Info() (ToolChain.Intel.Quartus.Configuration
method), 353		method), 420
_		(Info() (ToolChain.Intel.Quartus.Map method), 422
method), 351		Info() (ToolChain.Lattice.Configuration method),
LogInfo()  (ToolChain. Aldec. Active HDA)  (ToolChain. Aldec.		
method), 354		Info() (ToolChain.Lattice.Diamond.Configuration
LogInfo() (ToolChain.Aldec.Configu	ration method).	mathad) 127
363		method), 427
	Log	Info() (ToolChain.Lattice.Diamond.Synth method),
LogInfo() (ToolChain.Aldec.RivieraPF	Log RO.Configuration	Info() (ToolChain.Lattice.Diamond.Synth method), 429
method), 356	Log RO.Configuration Log	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF	Log RO.Configuration Log RO.VHDLCompiler	Info() (ToolChain.Lattice.Diamond.Synth method), 429 (Info() (ToolChain.Lattice.Synplify.Configuration method), 431
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359	Log RO.Configuration Log RO.VHDLCompiler Log	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method),
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method), 459
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method), 459 Info() (ToolChain.Mentor.ModelSim.Configuration
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator	zInfo() (ToolChain.Lattice.Diamond.Synth method), 429 zInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 zInfo() (ToolChain.Mentor.Configuration method), 459 zInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method), 459 Info() (ToolChain.Mentor.ModelSim.Configuration method), 438 Info() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configu	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log uration method),	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method), 459 Info() (ToolChain.Mentor.ModelSim.Configuration method), 438 Info() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configuration 380	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log uration method), Log	RInfo() (ToolChain.Lattice.Diamond.Synth method), 429 RInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 RInfo() (ToolChain.Mentor.Configuration method), 459 RInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 RInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configu 380 LogInfo() (ToolChain.Altera.ModelSin	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log uration method), Log m.AlteraEditionConfiguration	RInfo() (ToolChain.Lattice.Diamond.Synth method), 429 RInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 RInfo() (ToolChain.Mentor.Configuration method), 459 RInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 RInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration trationmethod), 442
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimmethod), 368	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log uration method), Log m.AlteraEditionConfigu	RInfo() (ToolChain.Lattice.Diamond.Synth method), 429 RInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 RInfo() (ToolChain.Mentor.Configuration method), 459 RInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 RInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration trationmethod), 442 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
method), 356 LogInfo() (ToolChain.Aldec.RivieraPImethod), 359 LogInfo() (ToolChain.Aldec.RivieraPImethod), 358 LogInfo() (ToolChain.Aldec.RivieraPImethod), 361 LogInfo() (ToolChain.Altera.Configuration 380) LogInfo() (ToolChain.Altera.ModelSimethod), 368 LogInfo() (ToolChain.Altera.ModelSimethod), 368	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log aration method), Log m.AlteraEditionConfiguration	RInfo() (ToolChain.Lattice.Diamond.Synth method), 429 RInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 RInfo() (ToolChain.Mentor.Configuration method), 459 RInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 RInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration method), 442 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration method), 442 RInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration Configurationd), 445
method), 356 LogInfo() (ToolChain.Aldec.RivieraPImethod), 359 LogInfo() (ToolChain.Aldec.RivieraPImethod), 358 LogInfo() (ToolChain.Aldec.RivieraPImethod), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimethod), 368 LogInfo() (ToolChain.Altera.ModelSimethod), 370	Log RO.Configuration Log RO.VHDLCompiler Log RO.VHDLLibraryTool Log RO.VHDLSimulator Log uration method), Log m.AlteraEditionConfiguration	Info() (ToolChain.Lattice.Diamond.Synth method), 429 Info() (ToolChain.Lattice.Synplify.Configuration method), 431 Info() (ToolChain.Mentor.Configuration method), 459 Info() (ToolChain.Mentor.ModelSim.Configuration method), 438 Info() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 Info() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration method), 442 Info() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration configurationd), 445 Info() (ToolChain.Mentor.ModelSim.Selector
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configu 380 LogInfo() (ToolChain.Altera.ModelSin method), 368 LogInfo() (ToolChain.Altera.ModelSin method), 370 LogInfo() (ToolChain.Altera.ModelSin method), 370 LogInfo() (ToolChain.Altera.ModelSin Method), 370	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log aration method),  Log m.AlteraEditionConfigu  Log m.AlteraStarterEditionConfiguration	Alnfo() (ToolChain.Lattice.Diamond.Synth method), 429 Alnfo() (ToolChain.Lattice.Synplify.Configuration method), 431 Alnfo() (ToolChain.Mentor.Configuration method), 459 Alnfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration method), 442 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration method), 445 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration Configuration), 445 Alnfo() (ToolChain.Mentor.ModelSim.Selector method), 446
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configura880 LogInfo() (ToolChain.Altera.ModelSimmethod), 368 LogInfo() (ToolChain.Altera.ModelSimmethod), 370 LogInfo() (ToolChain.Altera.ModelSimmethod), 365	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log aration method),  Log m.AlteraEditionConfiguration  Log m.AlteraStarterEditionConfiguration  Log m.AlteraStarterEditionConfiguration  Log m.AlteraStarterEditionConfiguration  Log m.Configuration	gInfo() (ToolChain.Lattice.Diamond.Synth method), 429 gInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 gInfo() (ToolChain.Mentor.Configuration method), 459 gInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 gInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration method), 442 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration configurationd), 445 gInfo() (ToolChain.Mentor.ModelSim.Selector method), 446 gInfo() (ToolChain.Mentor.ModelSim.VHDLCompiler
method), 356 LogInfo() (ToolChain.Aldec.RivieraPF method), 359 LogInfo() (ToolChain.Aldec.RivieraPF method), 358 LogInfo() (ToolChain.Aldec.RivieraPF method), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimmethod), 368 LogInfo() (ToolChain.Altera.ModelSimmethod), 370 LogInfo() (ToolChain.Altera.ModelSimmethod), 365 LogInfo() (ToolChain.Altera.Quart	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log aration method),  Log m.AlteraEditionConfiguration  Log im.Configuration  Log tus.Configuration	gInfo() (ToolChain.Lattice.Diamond.Synth method), 429 gInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 gInfo() (ToolChain.Mentor.Configuration method), 459 gInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 gInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration trationmethod), 442 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration configurationd), 445 gInfo() (ToolChain.Mentor.ModelSim.Selector method), 446 gInfo() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 450
method), 356 LogInfo() (ToolChain.Aldec.RivieraPImethod), 359 LogInfo() (ToolChain.Aldec.RivieraPImethod), 358 LogInfo() (ToolChain.Aldec.RivieraPImethod), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimethod), 368 LogInfo() (ToolChain.Altera.ModelSimethod), 370 LogInfo() (ToolChain.Altera.ModelSimethod), 365 LogInfo() (ToolChain.Altera.Quartmethod), 374	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log uration method),  Log m.AlteraEditionConfiguration  Log im.Configuration  Log tus.Configuration  Log tus.Configuration	gInfo() (ToolChain.Lattice.Diamond.Synth method), 429 gInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 gInfo() (ToolChain.Mentor.Configuration method), 459 gInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 gInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration urationmethod), 442 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration Configurationd), 445 gInfo() (ToolChain.Mentor.ModelSim.Selector method), 446 gInfo() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 450 gInfo() (ToolChain.Mentor.ModelSim.VHDLLibraryTool
method), 356 LogInfo() (ToolChain.Aldec.RivieraPImethod), 359 LogInfo() (ToolChain.Aldec.RivieraPImethod), 358 LogInfo() (ToolChain.Aldec.RivieraPImethod), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimethod), 368 LogInfo() (ToolChain.Altera.ModelSimethod), 370 LogInfo() (ToolChain.Altera.ModelSimethod), 365 LogInfo() (ToolChain.Altera.Quartemethod), 374 LogInfo() (ToolChain.Altera.Quartemethod), 374	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log ration method),  Log m.AlteraEditionConfiguration  Log im.Configuration  Log tus.Configuration  Log s.Map method),	Alnfo() (ToolChain.Lattice.Diamond.Synth method), 429 Alnfo() (ToolChain.Lattice.Synplify.Configuration method), 431 Alnfo() (ToolChain.Mentor.Configuration method), 459 Alnfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration method), 442 Alnfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration Configurationd), 445 Alnfo() (ToolChain.Mentor.ModelSim.Selector method), 446 Alnfo() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 440 Alnfo() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 446 Alnfo() (ToolChain.Mentor.ModelSim.VHDLLibraryTool method), 447
method), 356 LogInfo() (ToolChain.Aldec.RivieraPImethod), 359 LogInfo() (ToolChain.Aldec.RivieraPImethod), 358 LogInfo() (ToolChain.Aldec.RivieraPImethod), 361 LogInfo() (ToolChain.Altera.Configuration 380 LogInfo() (ToolChain.Altera.ModelSimethod), 368 LogInfo() (ToolChain.Altera.ModelSimethod), 370 LogInfo() (ToolChain.Altera.ModelSimethod), 365 LogInfo() (ToolChain.Altera.Quartmethod), 374	RO.Configuration  Log RO.VHDLCompiler  Log RO.VHDLLibraryTool  Log RO.VHDLSimulator  Log uration method),  Log m.AlteraEditionConfigu  Log m.AlteraStarterEditionC  Log im.Configuration  Log tus.Configuration  Log s.Map method),	gInfo() (ToolChain.Lattice.Diamond.Synth method), 429 gInfo() (ToolChain.Lattice.Synplify.Configuration method), 431 gInfo() (ToolChain.Mentor.Configuration method), 459 gInfo() (ToolChain.Mentor.ModelSim.Configuration method), 438 gInfo() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration method), 440 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration urationmethod), 442 gInfo() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration Configurationd), 445 gInfo() (ToolChain.Mentor.ModelSim.Selector method), 446 gInfo() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 450 gInfo() (ToolChain.Mentor.ModelSim.VHDLLibraryTool

- LogInfo() (ToolChain.Mentor.QuestaSim.Configuration LogNormal() method), 456 tor.l
- LogInfo() (ToolChain.PoC.Configuration method), 460 LogInfo() (ToolChain.Synopsys.Configuration method), 463
- LogInfo() (ToolChain.ToolConfiguration method), 494 LogInfo() (ToolChain.ToolSelector method), 496
- LogInfo() (ToolChain.VendorConfiguration method), 492
- LogInfo() (ToolChain.Windows.Cmd method), 465
- LogInfo() (ToolChain.Xilinx.Configuration method), 486
- LogInfo() (ToolChain.Xilinx.ISE.Configuration method), 468
- LogInfo() (ToolChain.Xilinx.ISE.CoreGenerator method), 473
- LogInfo() (ToolChain.Xilinx.ISE.Fuse method), 470
- LogInfo() (ToolChain.Xilinx.ISE.ISESimulator method), 471
- LogInfo() (ToolChain.Xilinx.ISE.Xst method), 472
- LogInfo() (ToolChain.Xilinx.Vivado.Configuration method), 477
- LogInfo() (ToolChain.Xilinx.Vivado.Synth method), 482
- LogInfo() (ToolChain.Xilinx.Vivado.XElab method),
- LogInfo() (ToolChain.Xilinx.Vivado.XSim method), 481
- LogLevel (Base.Logging.Logger attribute), 256
- LogNormal() (Base.Executable.Executable method), 255
- LogNormal() (Base.IHost method), 267
- LogNormal() (Base.Logging.ILogable method), 257
- LogNormal() (Base.Shared.Shared method), 266
- LogNormal() (Compiler.Compiler method), 283
- LogNormal() (Compiler.ISECompiler.Compiler method), 268
- LogNormal() (Compiler.LSECompiler.Compiler method), 269
- LogNormal() (Compiler.QuartusCompiler.Compiler method), 271
- LogNormal() (Compiler.VivadoCompiler.Compiler method), 273
- LogNormal() (Compiler.XCICompiler.Compiler method), 275
- LogNormal() (Compiler.XCOCompiler.Compiler method), 276
- LogNormal() (Compiler.XSTCompiler.Compiler method), 278
- LogNormal() (Simulator.ActiveHDLSimulator.Simulator method), 333
- LogNormal() (Simulator.CocotbSimulator.Simulator method), 334
- LogNormal() (Simulator.GHDLSimulator.Simulator method), 336
- LogNormal() (Simulator.ISESimulator.Simulator method), 337

- LogNormal() (Simulator.ModelSimSimulator.Simulator method),
- LogNormal() (Simulator.QuestaSimulator.Simulator method), 340
- LogNormal() (Simulator.Simulator method), 346
- LogNormal() (Simulator.VivadoSimulator.Simulator method), 342
- LogNormal() (ToolChain.Aldec.ActiveHDL.Configuration method), 349
- LogNormal() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 353
- LogNormal() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 351
- LogNormal() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 354
- LogNormal() (ToolChain.Aldec.Configuration method), 363
- LogNormal() (ToolChain.Aldec.RivieraPRO.Configuration method), 356
- LogNormal() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359
- LogNormal() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool method), 358
- LogNormal() (ToolChain.Aldec.RivieraPRO.VHDLSimulator method), 361
- LogNormal() (ToolChain.Altera.Configuration method), 380
- LogNormal() (ToolChain.Altera.ModelSim.AlteraEditionConfiguration method), 368
- LogNormal() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration), 370
- LogNormal() (ToolChain.Altera.ModelSim.Configuration method), 365
- LogNormal() (ToolChain.Altera.Quartus.Configuration method), 374
- LogNormal() (ToolChain.Altera.Quartus.Map method), 376
- LogNormal() (ToolChain.Altera.Quartus.TclShell method), 376
- LogNormal() (ToolChain.Configuration method), 490
- LogNormal() (ToolChain.Configurator method), 497
- LogNormal() (ToolChain.GHDL.Configuration method), 383
- LogNormal() (ToolChain.GHDL.GHDL method), 387
- LogNormal() (ToolChain.GHDL.GHDLAnalyze method), 389
- LogNormal() (ToolChain.GHDL.GHDLElaborate method), 392
- LogNormal() (ToolChain.GHDL.GHDLRun method), 395
- LogNormal() (ToolChain.Git.Configuration method), 404
- LogNormal() (ToolChain.Git.GitConfig method), 410
- LogNormal() (ToolChain.Git.GitDescribe method), 409
- LogNormal() (ToolChain.Git.GitRevList method), 408
- LogNormal() (ToolChain.Git.GitRevParse method), 407

```
LogNormal() (ToolChain.Git.GitSCM method), 406
                                                    LogNormal()
                                                                     (ToolChain.Xilinx.ISE.Configuration
LogNormal() (ToolChain.GNU.Make method), 398
                                                             method), 468
                (ToolChain.GTKWave.Configuration
LogNormal()
                                                   LogNormal()
                                                                    (ToolChain.Xilinx.ISE.CoreGenerator
         method), 400
                                                             method), 473
                   (ToolChain.GTKWave.GTKWave
                                                   LogNormal()
                                                                  (ToolChain.Xilinx.ISE.Fuse method),
LogNormal()
         method), 402
                                                             470
LogNormal() (ToolChain.Intel.Configuration method), LogNormal()
                                                                     (ToolChain.Xilinx.ISE.ISESimulator
                                                             method), 471
LogNormal() (ToolChain.Intel.ModelSim.Configuration LogNormal() (ToolChain.Xilinx.ISE.Xst method), 472
                                                    LogNormal() (ToolChain.Xilinx.Vivado.Configuration
         method), 413
LogNormal() (ToolChain.Intel.ModelSim.IntelEditionConfigurationmethod), 477
         method), 415
                                                    LogNormal()
                                                                         (ToolChain.Xilinx.Vivado.Synth
LogNormal() (ToolChain.Intel.ModelSim.IntelStarterEditionConfigurationd), 482
         method), 418
                                                    LogNormal()
                                                                         (ToolChain.Xilinx.Vivado.XElab
LogNormal() (ToolChain.Intel.Quartus.Configuration
                                                             method), 480
         method), 420
                                                    LogNormal()
                                                                         (ToolChain.Xilinx.Vivado.XSim
LogNormal() (ToolChain.Intel.Quartus.Map method),
                                                             method), 481
                                                    LogQuiet() (Base.Executable.Executable method), 255
LogNormal()
                    (ToolChain.Lattice.Configuration
                                                    LogQuiet() (Base.IHost method), 267
                                                    LogQuiet() (Base.Logging.ILogable method), 257
         method), 434
LogNormal() (ToolChain.Lattice.Diamond.Configuration LogQuiet() (Base.Shared.Shared method), 266
         method), 427
                                                    LogQuiet() (Compiler.Compiler method), 283
                  (ToolChain.Lattice.Diamond.Synth LogQuiet() (Compiler.ISECompiler.Compiler method),
LogNormal()
         method), 429
LogNormal() (ToolChain.Lattice.Synplify.Configuration LogQuiet()
                                                                       (Compiler.LSECompiler.Compiler
         method), 431
                                                             method), 269
LogNormal()
                    (ToolChain.Mentor.Configuration LogQuiet()
                                                                    (Compiler.QuartusCompiler.Compiler
         method), 459
                                                             method), 271
LogNormal() (ToolChain.Mentor.ModelSim.ConfigurationLogQuiet()
                                                                     (Compiler. Vivado Compiler. Compiler
         method), 438
                                                             method), 273
LogNormal() (ToolChain.Mentor.ModelSim.ModelSimPECog(figieta())ion
                                                                       (Compiler.XCICompiler.Compiler
         method), 440
                                                             method), 275
LogNormal() (ToolChain.Mentor.ModelSim.ModelSimSE326Qufeg()ration
                                                                      (Compiler. XCO Compiler. Compiler\\
         method), 442
                                                             method), 276
                                                                       (Compiler.XSTCompiler.Compiler
LogNormal() (ToolChain.Mentor.ModelSim.ModelSimSEl64@Onfeg@ration
         method), 445
                                                             method), 278
LogNormal()
              (ToolChain.Mentor.ModelSim.Selector LogQuiet() (Simulator.ActiveHDLSimulator.Simulator
         method), 446
                                                             method), 333
LogNormal() (ToolChain.Mentor.ModelSim.VHDLCompllegQuiet()
                                                                   (Simulator.CocotbSimulator.Simulator
                                                             method), 334
         method), 450
LogNormal() (ToolChain.Mentor.ModelSim.VHDLLibrarly@Quiet()
                                                                    (Simulator.GHDLSimulator.Simulator
         method), 447
                                                             method), 336
LogNormal() (ToolChain.Mentor.ModelSim.VHDLSimulatogQuiet()
                                                                       (Simulator.ISESimulator.Simulator
         method), 454
                                                             method), 337
LogNormal() (ToolChain.Mentor.QuestaSim.Configuratioh.ogQuiet() (Simulator.ModelSimSimulator.Simulator
                                                             method), 339
         method), 456
LogNormal() (ToolChain.PoC.Configuration method),
                                                                    (Simulator.QuestaSimulator.Simulator
                                                    LogQuiet()
                                                             method), 340
                                                    LogQuiet() (Simulator.Simulator method), 346
LogNormal()
                 (ToolChain.Synopsys.Configuration
         method), 463
                                                                   (Simulator. Vivado Simulator. Simulator
                                                    LogQuiet()
LogNormal() (ToolChain.ToolConfiguration method),
                                                             method), 342
                                                    LogQuiet() (ToolChain.Aldec.ActiveHDL.Configuration
LogNormal() (ToolChain.ToolSelector method), 496
                                                             method), 349
                    (ToolChain.VendorConfiguration
LogNormal()
                                                    LogQuiet() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
         method), 492
                                                             method), 353
LogNormal() (ToolChain.Windows.Cmd method), 465
                                                    LogQuiet() \, (ToolChain. Aldec. Active HDL. VHDLLibrary Tool
                    (ToolChain.Xilinx.Configuration
LogNormal()
                                                             method), 351
         method), 486
                                                    LogQuiet() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator
```

```
method), 354
                                                                                              422
LogQuiet() (ToolChain.Aldec.Configuration method), LogQuiet() (ToolChain.Lattice.Configuration method),
LogQuiet() (ToolChain.Aldec.RivieraPRO.Configuration LogQuiet() (ToolChain.Lattice.Diamond.Configuration
             method), 356
                                                                                              method), 427
LogQuiet() (ToolChain.Aldec.RivieraPRO.VHDLCompildrogQuiet()
                                                                                                            (ToolChain.Lattice.Diamond.Synth
             method), 359
                                                                                              method), 429
LogQuiet() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTongQuiet() (ToolChain.Lattice.Synplify.Configuration
                                                                                              method), 431
             method), 358
LogQuiet() (ToolChain.Aldec.RivieraPRO.VHDLSimulatorgQuiet() (ToolChain.Mentor.Configuration method),
             method), 361
LogQuiet() (ToolChain.Altera.Configuration method), LogQuiet() (ToolChain.Mentor.ModelSim.Configuration
                                                                                              method), 438
LogQuiet() (ToolChain.Altera.ModelSim.AlteraEditionCoInfig@unitit()) (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
             method), 368
                                                                                              method), 440
LogQuiet() \ (ToolChain. Altera. Model Sim. Altera Starter EditiogQuiet() \ (ToolChain. Mentor. Model Sim. Model Sim. SE32 Configuration \ (ToolChain. Altera. Model Sim. Model Sim. Mentor. Model Sim. Model Sim. Mentor. Model Sim. Model Sim. Mentor. Men
             method), 370
                                                                                              method), 442
LogQuiet() (ToolChain.Altera.ModelSim.Configuration LogQuiet() (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration
             method), 365
                                                                                              method), 445
LogQuiet()
                   (ToolChain.Altera.Quartus.Configuration
                                                                                                       (ToolChain.Mentor.ModelSim.Selector
                                                                                LogQuiet()
             method), 374
                                                                                              method), 446
LogQuiet() (ToolChain.Altera.Quartus.Map method),
                                                                                LogQuiet() (ToolChain.Mentor.ModelSim.VHDLCompiler
             376
                                                                                              method), 450
LogQuiet()
                           (ToolChain.Altera.Quartus.TclShell
                                                                                LogQuiet() (ToolChain.Mentor.ModelSim.VHDLLibraryTool
             method), 376
                                                                                              method), 447
LogQuiet() (ToolChain.Configuration method), 490
                                                                                LogQuiet() \, (ToolChain. Mentor. Model Sim. VHDL Simulator
LogQuiet() (ToolChain.Configurator method), 497
                                                                                              method), 454
LogQuiet() (ToolChain.GHDL.Configuration method),
                                                                                LogQuiet() (ToolChain.Mentor.QuestaSim.Configuration
                                                                                              method), 456
LogQuiet() (ToolChain.GHDL.GHDL method), 387
                                                                                LogQuiet() (ToolChain.PoC.Configuration method),
                            (ToolChain.GHDL.GHDLAnalyze
LogQuiet()
                                                                                              461
              method), 389
                                                                                LogQuiet()
                                                                                                           (ToolChain.Synopsys.Configuration
                          (ToolChain.GHDL.GHDLElaborate
                                                                                              method), 463
LogQuiet()
                                                                                LogQuiet() (ToolChain.ToolConfiguration method),
             method), 392
LogQuiet() (ToolChain.GHDL.GHDLRun method),
                                                                                              494
                                                                                LogQuiet() (ToolChain.ToolSelector method), 496
LogQuiet() (ToolChain.Git.Configuration method), 404
                                                                                LogQuiet() (ToolChain.VendorConfiguration method),
LogQuiet() (ToolChain.Git.GitConfig method), 410
LogQuiet() (ToolChain.Git.GitDescribe method), 409
                                                                                LogQuiet() (ToolChain.Windows.Cmd method), 465
LogQuiet() (ToolChain.Git.GitRevList method), 408
                                                                                LogQuiet() (ToolChain.Xilinx.Configuration method),
LogQuiet() (ToolChain.Git.GitRevParse method), 407
                                                                                              486
LogQuiet() (ToolChain.Git.GitSCM method), 406
                                                                                LogQuiet()
                                                                                                          (ToolChain.Xilinx.ISE.Configuration
LogQuiet() (ToolChain.GNU.Make method), 398
                                                                                              method), 468
                                                                                                        (ToolChain.Xilinx.ISE.CoreGenerator
LogQuiet()
                         (ToolChain.GTKWave.Configuration
                                                                                LogQuiet()
                                                                                              method), 473
              method), 400
LogQuiet() (ToolChain.GTKWave.GTKWave method),
                                                                                LogQuiet() (ToolChain.Xilinx.ISE.Fuse method), 470
                                                                                                          (ToolChain.Xilinx.ISE.ISESimulator
                                                                                LogQuiet()
LogQuiet() (ToolChain.Intel.Configuration method),
                                                                                              method), 471
                                                                                LogQuiet() (ToolChain.Xilinx.ISE.Xst method), 472
             424
LogQuiet() (ToolChain.Intel.ModelSim.Configuration
                                                                                                     (ToolChain.Xilinx.Vivado.Configuration
                                                                                LogQuiet()
             method), 413
                                                                                              method), 477
LogQuiet() (ToolChain.Intel.ModelSim.IntelEditionConfiguraQuiet() (ToolChain.Xilinx.Vivado.Synth method),
              method), 415
LogQuiet() (ToolChain.Intel.ModelSim.IntelStarterEditionlCogQigiet@ti@ToolChain.Xilinx.Vivado.XElab method),
             method), 418
                      (ToolChain.Intel.Quartus.Configuration LogQuiet() (ToolChain.Xilinx.Vivado.XSim method),
LogQuiet()
              method), 420
                                                                                              481
```

LogQuiet() (ToolChain.Intel.Quartus.Map method), LogVerbose() (Base.Executable.Executable method),

255	$Log Verbose () \ (Tool Chain. Altera. Model Sim. Altera Starter Edition Configuration Configuratio$
LogVerbose() (Base.IHost method), 267	method), 370
LogVerbose() (Base.Logging.ILogable method), 257	LogVerbose() (ToolChain.Altera.ModelSim.Configuration
LogVerbose() (Base.Shared.Shared method), 266	method), 365
LogVerbose() (Compiler.Compiler method), 283	LogVerbose() (ToolChain.Altera.Quartus.Configuration
LogVerbose() (Compiler.ISECompiler.Compiler	method), 374
method), 268	LogVerbose() (ToolChain.Altera.Quartus.Map
LogVerbose() (Compiler.LSECompiler.Compiler	method), 376
method), 269	LogVerbose() (ToolChain.Altera.Quartus.TclShell
LogVerbose() (Compiler.QuartusCompiler.Compiler	method), 376
method), 271	LogVerbose() (ToolChain.Configuration method), 490
LogVerbose() (Compiler.VivadoCompiler.Compiler	LogVerbose() (ToolChain.Configurator method), 497
method), 273	LogVerbose() (ToolChain.GHDL.Configuration
LogVerbose() (Compiler.XCICompiler.Compiler	method), 383
method), 275	LogVerbose() (ToolChain.GHDL.GHDL method), 387
LogVerbose() (Compiler.XCOCompiler.Compiler	LogVerbose() (ToolChain.GHDL.GHDLAnalyze
method), 277	method), 389
LogVerbose() (Compiler.XSTCompiler.Compiler	LogVerbose() (ToolChain.GHDL.GHDLElaborate
method), 278	method), 392
LogVerbose() (Simula-	LogVerbose() (ToolChain.GHDL.GHDLRun method),
tor.ActiveHDLSimulator.Simulator method),	395
333	LogVerbose() (ToolChain.Git.Configuration method),
LogVerbose() (Simulator.CocotbSimulator.Simulator	404
method), 334	LogVerbose() (ToolChain.Git.GitConfig method), 410
LogVerbose() (Simulator.GHDLSimulator.Simulator	LogVerbose() (ToolChain.Git.GitDescribe method),
method), 336	409
LogVerbose() (Simulator.ISESimulator.Simulator	LogVerbose() (ToolChain.Git.GitRevList method), 408
method), 337	LogVerbose() (ToolChain.Git.GitRevParse method),
LogVerbose() (Simula-	407
tor.ModelSimSimulator.Simulator method),	LogVerbose() (ToolChain.Git.GitSCM method), 406
339	LogVerbose() (ToolChain.GNU.Make method), 398
LogVerbose() (Simulator.QuestaSimulator.Simulator	LogVerbose() (ToolChain.GTKWave.Configuration
method), 340	method), 400
LogVerbose() (Simulator Simulator method), 346	LogVerbose() (ToolChain.GTKWave.GTKWave method), 402
LogVerbose() (Simulator.VivadoSimulator.Simulator method), 342	LogVerbose() (ToolChain.Intel.Configuration method),
LogVerbose() (ToolChain.Aldec.ActiveHDL.Configuration	
method), 349	LogVerbose() (ToolChain.Intel.ModelSim.Configuration
LogVerbose() (ToolChain.Aldec.ActiveHDL.VHDLCom	
method), 353	LogVerbose() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
LogVerbose() (ToolChain.Aldec.ActiveHDL.VHDLLibra	e
method), 351	Log Verbose() (Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration
LogVerbose() (ToolChain.Aldec.ActiveHDL.VHDLStand	
method), 354	LogVerbose() (ToolChain.Intel.Quartus.Configuration
LogVerbose() (ToolChain.Aldec.Configuration	method), 420
method), 363	LogVerbose() (ToolChain.Intel.Quartus.Map method),
LogVerbose() (ToolChain.Aldec.RivieraPRO.Configurati	
method), 356	LogVerbose() (ToolChain.Lattice.Configuration
LogVerbose() (ToolChain.Aldec.RivieraPRO.VHDLCom	•
method), 359	LogVerbose() (ToolChain.Lattice.Diamond.Configuration
LogVerbose() (ToolChain.Aldec.RivieraPRO.VHDLLibration (ToolChain.Aldec.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHDL.RivieraPRO.VHD	
method), 358	LogVerbose() (ToolChain.Lattice.Diamond.Synth
LogVerbose() (ToolChain.Aldec.RivieraPRO.VHDLSimu	
method), 361	LogVerbose() (ToolChain.Lattice.Synplify.Configuration
LogVerbose() (ToolChain.Altera.Configuration	method), 431
method), 380	LogVerbose() (ToolChain.Mentor.Configuration
$Log Verbose () \ (Tool Chain. Altera. Model Sim. Altera Edition and the contraction of $	nConfigurativethod), 459
method), 368	$Log Verbose () \ (Tool Chain. Mentor. Model Sim. Configuration$

method), 438 LogWarning() (Compiler. Vivado Compiler. Compiler LogVerbose() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguratiothod), 273 LogWarning() method), 440 (Compiler.XCICompiler.Compiler LogVerbose() (ToolChain.Mentor.ModelSim.ModelSimSE32Configurathood), 275 LogWarning() (Compiler.XCOCompiler.Compiler method), 443 Log Verbose() (Tool Chain. Mentor. Model Sim. Model Sim SE 64 Configurational), 277 LogWarning() (Compiler.XSTCompiler.Compiler method), 445 LogVerbose() (ToolChain.Mentor.ModelSim.Selector method), 278 LogWarning() method), 446 (Simulator.ActiveHDLSimulator.Simulator method), LogVerbose() (ToolChain.Mentor.ModelSim.VHDLCompiler method), 451 Log Verbose() (ToolChain.Mentor.ModelSim.VHDLLibrarlydg) Warning() (Simulator.CocotbSimulator.Simulator method), 447 method), 334 LogVerbose() (ToolChain.Mentor.ModelSim.VHDLSimulatogWarning() (Simulator.GHDLSimulator.Simulator method), 336 method), 454 LogVerbose() (ToolChain.Mentor.QuestaSim.ConfigurationlogWarning() (Simulator.ISESimulator.Simulator method), 456 method), 337 LogVerbose() (ToolChain.PoC.Configuration method), LogWarning() (Simulator.ModelSimSimulator.Simulator 461 method), LogVerbose() (ToolChain.Synopsys.Configuration method), 463 LogWarning() (Simulator.QuestaSimulator.Simulator LogVerbose() (ToolChain.ToolConfiguration method), method), 340 LogWarning() (Simulator.Simulator method), 346 LogWarning() (Simulator.VivadoSimulator.Simulator LogVerbose() (ToolChain.ToolSelector method), 496 LogVerbose() (ToolChain.VendorConfiguration method), 342 LogWarning() (ToolChain.Aldec.ActiveHDL.Configuration method), 492 LogVerbose() (ToolChain.Windows.Cmd method), 465 method), 350 (ToolChain.Xilinx.Configuration LogWarning() (ToolChain.Aldec.ActiveHDL.VHDLCompiler LogVerbose() method), 486 method), 353 (ToolChain.Xilinx.ISE.Configuration LogWarning() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool LogVerbose() method), 468 method), 351 LogVerbose() (ToolChain.Xilinx.ISE.CoreGenerator LogWarning() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulator method), 354 method), 473 (ToolChain.Xilinx.ISE.Fuse method), LogWarning() (ToolChain.Aldec.Configuration LogVerbose() method), 363 LogVerbose() (ToolChain.Xilinx.ISE.ISESimulator  $LogWarning() \, (ToolChain. Aldec. Riviera PRO. Configuration$ method), 471 method), 356 LogVerbose() (ToolChain.Xilinx.ISE.Xst method), 472 LogWarning() (ToolChain.Aldec.RivieraPRO.VHDLCompiler LogVerbose() (ToolChain.Xilinx.Vivado.Configuration method), 359 method), 477 LogWarning() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool LogVerbose() (ToolChain.Xilinx.Vivado.Synth method), 358 method), 482 LogWarning() (ToolChain.Aldec.RivieraPRO.VHDLSimulator (ToolChain.Xilinx.Vivado.XElab method), 361 LogVerbose() method), 480 LogWarning() (ToolChain.Altera.Configuration LogVerbose() (ToolChain.Xilinx.Vivado.XSim method), 380  $LogWarning() \ (ToolChain. Altera. ModelSim. Altera Edition Configuration$ method), 481 LogWarning() (Base.Executable.Executable method), method), 368 LogWarning() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration method), 370 LogWarning() (Base.IHost method), 267 LogWarning() (Base.Logging.ILogable method), 257 LogWarning() (ToolChain.Altera.ModelSim.Configuration LogWarning() (Base.Shared.Shared method), 266 method), 365 LogWarning() (Compiler.Compiler method), 283 LogWarning() (ToolChain.Altera.Quartus.Configuration LogWarning() (Compiler.ISECompiler.Compiler method), 374 method), 268 LogWarning() (ToolChain.Altera.Quartus.Map (Compiler.LSECompiler.Compiler method), 376 LogWarning() method), 269 LogWarning() (ToolChain.Altera.Quartus.TclShell (Compiler.QuartusCompiler.Compiler LogWarning() method), 376

Index 631

LogWarning() (ToolChain.Configuration method), 490

method), 271

LogWarning() (ToolChain.Configurator method), 497	$LogWarning() \ (ToolChain. Mentor. Model Sim. VHDLL ibrary Tool$
LogWarning() (ToolChain.GHDL.Configuration	method), 447
method), 383	LogWarning() (ToolChain.Mentor.ModelSim.VHDLSimulator
LogWarning() (ToolChain.GHDL.GHDL method), 387	method), 454
LogWarning() (ToolChain.GHDL.GHDLAnalyze method), 389	LogWarning() (ToolChain.Mentor.QuestaSim.Configuration method), 456
LogWarning() (ToolChain.GHDL.GHDLElaborate	LogWarning() (ToolChain.PoC.Configuration method),
method), 392	461
LogWarning() (ToolChain.GHDL.GHDLRun method),	LogWarning() (ToolChain.Synopsys.Configuration
395	method), 463
LogWarning() (ToolChain.Git.Configuration method), 404	LogWarning() (ToolChain.ToolConfiguration method), 494
LogWarning() (ToolChain.Git.GitConfig method), 410	LogWarning() (ToolChain.ToolSelector method), 496
LogWarning() (ToolChain.Git.GitDescribe method), 409	LogWarning() (ToolChain.VendorConfiguration method), 492
LogWarning() (ToolChain.Git.GitRevList method), 408	LogWarning() (ToolChain.Windows.Cmd method), 465
LogWarning() (ToolChain.Git.GitRevParse method), 407	LogWarning() (ToolChain.Xilinx.Configuration method), 486
LogWarning() (ToolChain.Git.GitSCM method), 406	LogWarning() (ToolChain.Xilinx.ISE.Configuration
LogWarning() (ToolChain.GNU.Make method), 398	method), 468
LogWarning() (ToolChain.GTKWave.Configuration	LogWarning() (ToolChain.Xilinx.ISE.CoreGenerator
method), 400	method), 473
LogWarning() (ToolChain.GTKWave.GTKWave method), 402	LogWarning() (ToolChain.Xilinx.ISE.Fuse method), 470
LogWarning() (ToolChain.Intel.Configuration method), 424	LogWarning() (ToolChain.Xilinx.ISE.ISESimulator method), 471
LogWarning() (ToolChain.Intel.ModelSim.Configuration method), 413	
LogWarning() (ToolChain.Intel.ModelSim.IntelEditionCo	
method), 415	LogWarning() (ToolChain.Xilinx.Vivado.Synth
LogWarning() (ToolChain.Intel.ModelSim.IntelStarterEd	
method), 418	LogWarning() (ToolChain.Xilinx.Vivado.XElab
LogWarning() (ToolChain.Intel.Quartus.Configuration	method), 480
method), 420	LogWarning() (ToolChain.Xilinx.Vivado.XSim
LogWarning() (ToolChain.Intel.Quartus.Map method),	method), 481
422	LongCommandArgument (class in Base.Executable),
LogWarning() (ToolChain.Lattice.Configuration	246
method), 434	LongFlagArgument (class in Base.Executable), 248
LogWarning() (ToolChain.Lattice.Diamond.Configuration	
method), 427	Long Valued Flag Argument (class in Base. Executable),
LogWarning() (ToolChain.Lattice.Diamond.Synth	250
method), 429	Long Valued Flag List Argument (class in
LogWarning() (ToolChain.Lattice.Synplify.Configuration	
method), 431 LogWarning() (ToolChain.Mentor.Configuration	LS (DataBase.Config.AlteraSubTypes attribute), 288 LX (DataBase.Config.XilinxSubTypes attribute), 289
method), 459	LXT (DataBase.Config.XillinxSubTypes attribute), 289
LogWarning() (ToolChain.Mentor.ModelSim.Configurati method), 438	• • • • • • • • • • • • • • • • • • • •
LogWarning() (ToolChain.Mentor.ModelSim.ModelSimI	
method), 440	MachXO (DataBase.Config.LatticeDevices attribute),
$LogWarning () \ (ToolChain. Mentor. Model Sim. Model $	SE32Configuration
method), 443 LogWarning() (ToolChain.Mentor.ModelSim.ModelSimS	
method), 445	MachXO3 (DataBase.Config.LatticeDevices attribute),
LogWarning() (ToolChain.Mentor.ModelSim.Selector	287
method), 446 LogWarning() (ToolChain.Mentor.ModelSim.VHDLCom	MainParser (lib.pyAttribute.ArgParseAttributes.ArgParseMixin
method), 451	npiler attribute), 519 Make (class in ToolChain GNII), 397
1110011001, 721	IVIARE ICIASS IN TOOLUNAIN CINTT 49/

Make.Executable (class in ToolChain.GNU), 397	ModelSimAlteraStarterEdition
Make.SwitchGui (class in ToolChain.GNU), 397	(Tool Chain. Mentor. Model Sim. Model Sim Editions
Map (class in ToolChain.Altera.Quartus), 375	attribute), 436
Map (class in ToolChain.Intel.Quartus), 422	Model SimDE  (Tool Chain. Mentor. Model Sim. Model SimEditions
Map.ArgProjectName (class in	attribute), 436
ToolChain.Altera.Quartus), 375	ModelSimEditions (class in
Map.ArgProjectName (class in	ToolChain.Mentor.ModelSim), 436
ToolChain.Intel.Quartus), 422	ModelSimException, 364, 411, 436
Map.Executable (class in ToolChain.Altera.Quartus),	$Model Sim Intel Edition \ (Tool Chain. Intel. Model Sim. Intel Model Sim Edition \ (Tool Chain. Intel Model Sim. Intel Model Sim Edition \ (Tool Chain. Intel Model Sim. Intel Model Sim Edition \ (Tool Chain. Intel Model Sim. Intel Model Sim Edition \ (Tool Chain. Intel Model Sim. Intel Model Sim Edition \ (Tool Chain. Intel Model Sim. Intel M$
375	attribute), 411
Map.Executable (class in ToolChain.Intel.Quartus), 422	Model Sim Intel Edition  (Tool Chain. Mentor. Model Sim. Model Sim Editions)  and  tool Chain. Mentor. Model Sim. Model Sim Editions  and  tool Chain. Mentor. Model Sim.
Map.SwitchArgumentFile (class in	attribute), 436
ToolChain.Altera.Quartus), 375	ModelSimIntelStarterEdition
Map.SwitchArgumentFile (class in	(ToolChain.Intel.ModelSim.IntelModelSimEditions
ToolChain.Intel.Quartus), 422	attribute), 411
Map.SwitchDeviceFamily (class in	ModelSimIntelStarterEdition
ToolChain.Altera.Quartus), 375	(ToolChain.Mentor.ModelSim.ModelSimEditions
Map.SwitchDeviceFamily (class in	attribute), 436
ToolChain.Intel.Quartus), 422	ModelSimPE (ToolChain.Mentor.ModelSim.MentorModelSimPEEdition
Map.SwitchDevicePart (class in	attribute), 436
ToolChain.Altera.Quartus), 375	ModelSimPE (ToolChain.Mentor.ModelSim.ModelSimEditions
Map.SwitchDevicePart (class in	attribute), 436
ToolChain.Intel.Quartus), 423	ModelSimPEConfiguration (class in
MapFilter() (in module ToolChain.Altera.Quartus), 378	ToolChain.Mentor.ModelSim), 439
MapFilter() (in module ToolChain.Lattice.Diamond),	ModelSimPEEducation
430	(ToolChain.Mentor.ModelSim.MentorModelSimPEEditions
MatchingParserResult, 513	attribute), 436
Max (DataBase.Config.AlteraFamilies attribute), 285	ModelSimSE32 (ToolChain.Mentor.ModelSim.ModelSimEditions
Max10 (DataBase.Config.AlteraDevices attribute), 286	attribute), 436
Max2 (DataBase.Config.AlteraDevices attribute), 286	ModelSimSE32Configuration (class in
Max4 (DataBase.Config.AlteraDevices attribute), 286	ToolChain.Mentor.ModelSim), 441
Max5 (DataBase.Config.AlteraDevices attribute), 286	ModelSimSE64 (ToolChain.Mentor.ModelSim.ModelSimEditions
Mentor_ModelSim (Base.Project.ToolChain attribute),	attribute), 436
259	ModelSimSE64Configuration (class in
Mentor_QuestaSim (Base.Project.ToolChain attribute),	ToolChain.Mentor.ModelSim), 444
259	
Mentor_vSim (Base.Project.Tool attribute), 260	tribute), 301
MentorException, 457	ModuleName (DataBase.Entity.CoreGeneratorNetlist
MentorModelSimPEEditions (class in	attribute), 304
ToolChain.Mentor.ModelSim), 436	ModuleName (DataBase.Entity.LatticeNetlist at-
merge() (in module lib.Functions), 512	tribute), 303
merge_with() (in module lib.Functions), 512	ModuleName (DataBase.Entity.Netlist attribute), 301
Message (Base.Logging.LogEntry attribute), 256	ModuleName (DataBase.Entity.QuartusNetlist at-
Message (Parser.FilesCodeDOM.ReportStatement at-	tribute), 303
tribute), 322	ModuleName (DataBase.Entity.Testbench attribute),
MethodAlias (class in lib.Decorators), 506	300
MicroSemi (DataBase.Config.Vendors attribute), 284	ModuleName (DataBase.Entity.VHDLTestbench
MismatchingParserResult, 512	attribute), 300
ModelSim (class in ToolChain.Mentor.ModelSim), 447	ModuleName (DataBase.Entity.VivadoNetlist at-
ModelSimAlteraEdition	tribute), 304
	EMiloidunkeName (DataBase.Entity.XstNetlist attribute),
attribute), 364	302
ModelSimAlteraEdition	mro() (Base.Executable.CommandArgument method),
(ToolChain.Mentor.ModelSim.ModelSimEdition)	
attribute), 436	mro() (Base.Executable.CommandLineArgument
ModelSimAlteraStarterEdition	method), 245
	Bolito(n)(Base.Executable.ExecutableArgument method),
attribute) 364	245

mro() (Base.Executable.FlagArgument method), 248 Name (Base.Executable.LongValuedFlagListArgument (Base.Executable.LongCommandArgument attribute), 252 mro() Name (Base.Executable.NamedCommandLineArgument method), 246 mro() (Base.Executable.LongFlagArgument method), attribute), 245 Name (Base.Executable.ShortCommandArgument atmro() (Base.Executable.LongTupleArgument method), tribute), 246 Name (Base.Executable.ShortFlagArgument attribute), mro() (Base.Executable.LongValuedFlagArgument method), 250 Name (Base.Executable.ShortTupleArgument mro() (Base.Executable.LongValuedFlagListArgument tribute), 253 method), 252 Name (Base.Executable.ShortValuedFlagArgument atmro() (Base.Executable.NamedCommandLineArgument tribute), 250 Name (Base.Executable.ShortValuedFlagListArgument method), 245 mro() (Base.Executable.PathArgument method), 248 attribute), 251 Name (Base.Executable.TupleArgument attribute), 253 (Base.Executable.ShortCommandArgument mro() method), 246 (Base.Executable.ValuedFlagArgument mro() (Base.Executable.ShortFlagArgument method), tribute), 250 Name (Base.Executable.ValuedFlagListArgument atmro() (Base.Executable.ShortTupleArgument method), tribute), 251 Name (Base.Executable.WindowsCommandArgument mro() (Base. Executable. Short Valued Flag Argumentattribute), 247 method), 250 Name (Base.Executable.WindowsFlagArgument mro() (Base.Executable.ShortValuedFlagListArgument attribute), 249 method), 252 Name (Base.Executable.WindowsTupleArgument atmro() (Base.Executable.StringArgument method), 247 tribute), 254 mro() (Base.Executable.StringListArgument method), Name (Base.Executable.WindowsValuedFlagArgument 247 attribute), 251 mro() (Base.Executable.TupleArgument method), 253 Name (Base.Executable.WindowsValuedFlagListArgument mro() (Base.Executable.ValuedFlagArgument method), attribute), 252 Name (Base.Project.FileSet attribute), 261 250 (Base.Executable.ValuedFlagListArgument name (Base.Project.FileTypes attribute), 258 mro() method), 251 Name (Base.Project.Project attribute), 260 mro() (Base.Executable.WindowsCommandArgument Name (Base.Project.VHDLLibrary attribute), 261 Name (DataBase.Config.Board attribute), 290 method), 247 (Base.Executable.WindowsFlagArgument Name (DataBase.Config.Device attribute), 290 mro() Name (DataBase.Entity.AskWildCard attribute), 298 method), 249 name (DataBase.Entity.BaseFlags attribute), 292 mro() (Base.Executable.WindowsTupleArgument method), 254 Name (DataBase.Entity.CocoTestbench attribute), 301 mro() (Base.Executable.WindowsValuedFlagArgument Name (DataBase.Entity.CoreGeneratorNetlist method), 251 tribute), 304 mro() (Base.Executable.WindowsValuedFlagListArgumenName (DataBase.Entity.IPCore attribute), 299 method), 252 Name (DataBase.Entity.LatticeNetlist attribute), 303 mro() (lib.CodeDOM.CodeDOMMeta method), 498 Name (DataBase.Entity.LazyPathElement attribute), MultiLine (Parser.RulesCodeDOM.ReplaceStatement attribute), 328 Name (DataBase.Entity.Library attribute), 296 Name (DataBase.Entity.Namespace attribute), 295 Ν Name (DataBase.Entity.Netlist attribute), 302 name (DataBase.Entity.NetlistKind attribute), 294 Name (Base. Executable. Command Argument attribute), Name (DataBase.Entity.PathElement attribute), 294 246 Name (DataBase.Entity.QuartusNetlist attribute), 303 Name (Base.Executable.FlagArgument attribute), 248 Name (DataBase.Entity.StarWildCard attribute), 297 Name (Base.Executable.LongCommandArgument at-Name (DataBase.Entity.Testbench attribute), 300 tribute), 246 name (DataBase.Entity.TestbenchKind attribute), 293

634 Index

Name (DataBase.Entity.VHDLTestbench attribute), 300 Name (DataBase.Entity.VivadoNetlist attribute), 304

Name (DataBase.Entity.WildCard attribute), 297

Name (DataBase.Entity.XstNetlist attribute), 302

Name (DataBase.Solution.ISEProject attribute), 307

Name (Base.Executable.LongFlagArgument attribute),

Name (Base.Executable.LongValuedFlagArgument at-

tribute), 253

tribute), 250

(Base.Executable.LongTupleArgument

Name

Name (DataBase.Solution.LatticeProject attribute), 308	NoCleanUp (Compiler.QuartusCompiler.Compiler at-
Name (DataBase.Solution.Project attribute), 307	tribute), 271
Name (DataBase.Solution.QuartusProject attribute),	NoCleanUp (Compiler.VivadoCompiler.Compiler at-
308	tribute), 273
Name (DataBase.Solution.Solution attribute), 306	NoCleanUp (Compiler.XCICompiler.Compiler at-
Name (DataBase.Solution.VirtualProject attribute), 309	tribute), 275
Name (DataBase.Solution.VivadoProject attribute), 307	NoCleanUp (Compiler.XCOCompiler.Compiler at-
Name (DataBase.TestCase.ElementBase attribute), 312	tribute), 277
Name (DataBase.TestCase.GroupBase attribute), 312	NoCleanUp (Compiler.XSTCompiler.Compiler at-
Name (DataBase.TestCase.Synthesis attribute), 315	tribute), 278
Name (DataBase.TestCase.SynthesisGroup attribute), 313	NONSPACECRE (lib.ExtendedConfigParser.ExtendedConfigParser attribute), 508
Name (DataBase.TestCase.SynthesisSuite attribute), 314	Normal (Base.Logging.Severity attribute), 256 NoSubType (DataBase.Config.AlteraSubTypes at-
Name (DataBase.TestCase.TestBase attribute), 315	tribute), 288
Name (DataBase.TestCase.TestCase attribute), 315	NoSubType (DataBase.Config.GenericSubTypes
Name (DataBase.TestCase.TestGroup attribute), 312	attribute), 288
Name (DataBase.TestCase.TestSuite attribute), 313 Name (lib.CodeDOM.Identifier attribute), 504	NoSubType (DataBase.Config.LatticeSubTypes attribute), 288
name (lib.ExtendedConfigParser.ExtendedSectionProxy	NoSubType (DataBase.Config.XilinxSubTypes at-
attribute), 507	tribute), 288
Name (Parser.FilesParser.VHDLLibraryReference at-	NotConfiguredException, 242
tribute), 326	NotExpression (class in lib.CodeDOM), 499
name (Simulator.SimulationSteps attribute), 344	NotInExpression (class in lib.CodeDOM), 502
Name (ToolChain.Altera.Quartus.QuartusProject at-	NotRun (Compiler.CompileResult attribute), 282
tribute), 377	NotRun (Simulator.SimulationResult attribute), 345
Name (ToolChain.EditionDescription attribute), 495	Number (DataBase.Config.Device attribute), 290
Name (ToolChain.Xilinx.ISE.ISEProject attribute), 474	NumberChars (lib.Parser.Tokenizer.TokenKind at-
Name (ToolChain.Xilinx.Vivado.VivadoProject at-	tribute), 515
tribute), 483	NumberToken (class in lib.Parser), 515
NamedCommandLineArgument (class in	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Base.Executable), 245	0
Namespace (class in DataBase.Entity), 295	Open() (Base.Project.CocotbSourceFile method), 265
NamespaceNames (DataBase.Entity.Library attribute),	Open() (Base.Project.ConstraintFile method), 262
296	Open() (Base.Project.File method), 262
NamespaceNames (DataBase.Entity.Namespace	Open() (Base.Project.ProjectFile method), 262
attribute), 295	Open() (Base.Project.PythonSourceFile method), 264
NamespaceRoot (class in DataBase.Entity), 294	Open() (Base.Project.SettingsFile method), 263
Namespaces (DataBase.Entity.Library attribute), 296	Open() (Base.Project.SourceFile method), 263
Namespaces (DataBase.Entity.Namespace attribute),	Open() (Base.Project.VerilogSourceFile method), 264
295	Open() (Base.Project.VHDLSourceFile method), 264
Netlist (class in DataBase.Entity), 301	Open() (DataBase.Solution.FileListFile method), 309
NetList (DataBase.Entity.EntityTypes attribute), 291	Open() (DataBase.Solution.RulesFile method), 310
Netlist (DataBase.TestCase.Synthesis attribute), 315	Open() (ToolChain.Altera.Quartus.QuartusProject
NetlistKind (class in DataBase.Entity), 293	method), 377
Netlists (DataBase.Entity.AskWildCard attribute), 298	Open() (ToolChain.Altera.Quartus.QuartusProjectFile
Netlists (DataBase.Entity.StarWildCard attribute), 297	method), 378
Netlists (DataBase.Entity.WildCard attribute), 296	Open() (ToolChain.Altera.Quartus.QuartusSettings
NoAsserts (Simulator.SimulationResult attribute), 345	method), 378
NoAssertsCount (DataBase.TestCase.TestGroup	Open() (ToolChain.Lattice.Diamond.SynthesisArgumentFile
attribute), 312	method), 429
NoAssertsCount (DataBase.TestCase.TestSuite attribute), 313	Open()(Tool Chain. Lattice. Lattice Design Constraint File
NoCleanUp (Compiler.Compiler attribute), 282	method), 435
NoCleanUp (Compiler.ISECompiler.Compiler at-	Open() (ToolChain.Synopsys.SynopsysDesignConstraintFile method), 464
tribute), 268	
NoCleanUp (Compiler.LSECompiler.Compiler at-	Open() (ToolChain.Xilinx.ISE.ISEProjectFile method), 474
tribute), 270	+/+

Open() (ToolChain.Xilinx.ISE.UserConstraintFile method), 475	Parameters (ToolChain.Altera.Quartus.TclShell attribute), 376
	Parameters (ToolChain.GHDL.GHDL attribute), 386
method), 484	Parameters (ToolChain.GHDL.GHDLAnalyze at-
Open() (ToolChain.Xilinx.Vivado.XilinxDesignConstrain	
method), 484	Parameters (ToolChain.GHDL.GHDLElaborate attribute), 392
OPTCRE (lib.ExtendedConfigParser.ExtendedConfigPars attribute), 508	Parameters (ToolChain.GHDL.GHDLRun attribute),
OPTCRE_NV (lib.ExtendedConfigParser.ExtendedConfig	
attribute), 508	Parameters (ToolChain.Git.GitConfig attribute), 410
Optimize (Simulator.SimulationState attribute), 345	Parameters (ToolChain.Git.GitDescribe attribute), 409
OptionName (Parser.FilesCodeDOM.InterpolateLiteral	Parameters (ToolChain.Git.GitRevList attribute), 408
attribute), 321	Parameters (ToolChain.Git.GitRevParse attribute), 407
options() (lib.ExtendedConfigParser.ExtendedConfigParser method), 509	Parameters (ToolChain.GNU.Make attribute), 397
optionxform() (lib.ExtendedConfigParser.ExtendedConfig	
method), 509	tribute), 401
OrExpression (class in lib.CodeDOM), 502 OSVVM	Parameters (ToolChain.Intel.Quartus.Map attribute), 422
Pre-compilation, 54	Parameters (ToolChain.Lattice.Diamond.Synth at-
Third-Party Libraries, 203	tribute), 428
	Parameters (ToolChain.Mentor.ModelSim.VHDLCompiler
515 OverallRunTime (DataBase.TestCase.SuiteMixIn at-	attribute), 450 Parameters (ToolChain.Mentor.ModelSim.VHDLLibraryTool
tribute), 313	attribute), 447
	Parameters (ToolChain.Mentor.ModelSim.VHDLSimulator
tribute), 315	attribute), 453
OverallRunTime (DataBase.TestCase.SynthesisSuite	Parameters (ToolChain.Windows.Cmd attribute), 465
attribute), 314	Parameters (ToolChain.Xilinx.ISE.CoreGenerator at-
OverallRunTime (DataBase.TestCase.TestBase attribute), 314	tribute), 473 Parameters (ToolChain.Xilinx.ISE.Fuse attribute), 469
	Parameters (ToolChain.Xilinx.ISE.ISESimulator
tribute), 315	attribute), 471
	Parameters (ToolChain.Xilinx.ISE.Xst attribute), 472
tribute), 313	Parameters (ToolChain.Xilinx.Vivado.Synth attribute),
P	482 Parameters (ToolChain.Xilinx.Vivado.XElab attribute),
•	479
Package (DataBase.Config.Device attribute), 290 Package (ToolChain.Lattice.Diamond.SynthesisArgumen	
attribute), 429	481
Packages (class in DataBase.Config), 289	Parent (DataBase.Entity.AskWildCard attribute), 298
Parameters (ToolChain.Aldec.ActiveHDL.VHDLCompile	Parent (DataBase.Entity.CocoTestbench attribute), 301
attribute), 352	Parent (DataBase.Entity.CoreGeneratorNetlist attribute), 304
Parameters (ToolChain.Aldec.ActiveHDL.VHDLLibrary' attribute), 351	Parent (DataBase.Entity.IPCore attribute), 299
Parameters (ToolChain.Aldec.ActiveHDL.VHDLStandal	
attribute), 353	Parent (DataBase.Entity.LazyPathElement attribute),
Parameters (ToolChain.Aldec.RivieraPRO.VHDLCompil	
attribute), 359	Parent (DataBase.Entity.Library attribute), 296
Parameters (ToolChain.Aldec.RivieraPRO.VHDLLibrary	Parent (DataBase.Entity.Namespace attribute), 295 Parent (DataBase.Entity.Netlist attribute), 302
attribute), 358 Parameters (ToolChain.Aldec.RivieraPRO.VHDLSimulat	
attribute), 360	Parent (DataBase.Entity.QuartusNetlist attribute), 303
Parameters (ToolChain.Altera.Quartus.Map attribute),	Parent (DataBase.Entity.StarWildCard attribute), 297
375	Parent (DataBase.Entity.Testbench attribute), 300
Parameters (ToolChain.Altera.Quartus.QuartusSettings	Parent (DataBase.Entity.VHDLTestbench attribute), 300
attribute), 378	Parent (Data Race Entity Vivado Natlict attribute) 304

- Parent (DataBase.Entity.WildCard attribute), 297
- Parent (DataBase.Entity.XstNetlist attribute), 302
- Parent (DataBase.Solution.Base attribute), 305
- Parent (DataBase.Solution.ISEProject attribute), 307
- Parent (DataBase.Solution.LatticeProject attribute), 308
- Parent (DataBase.Solution.Project attribute), 307
- Parent (DataBase.Solution.QuartusProject attribute), 308
- Parent (DataBase.Solution.Repository attribute), 306
- Parent (DataBase.Solution.Solution attribute), 306
- Parent (DataBase.Solution.VivadoProject attribute), 307
- Parent (DataBase.TestCase.ElementBase attribute), 312
- Parent (DataBase.TestCase.GroupBase attribute), 312
- Parent (DataBase.TestCase.Synthesis attribute), 315
- Parent (DataBase.TestCase.SynthesisGroup attribute), 313
- Parent (DataBase.TestCase.SynthesisSuite attribute),
- Parent (DataBase.TestCase.TestBase attribute), 314
- Parent (DataBase.TestCase.TestCase attribute), 315
- Parent (DataBase.TestCase.TestGroup attribute), 312
- Parent (DataBase.TestCase.TestSuite attribute), 314
- Parse() (Base.Project.VHDLSourceFile method), 263
- Parse() (DataBase.Solution.FileListFile method), 309
- Parse() (DataBase.Solution.RulesFile method), 310
- Parse() (lib.CodeDOM.AndExpression class method), 502.
- Parse() (lib.CodeDOM.BinaryExpression class method), 499
- Parse() (lib.CodeDOM.BlockedStatement class method), 505
- Parse() (lib.CodeDOM.BlockStatement class method),
- parse() (lib.CodeDOM.CodeDOMMeta method), 498
- Parse() (lib.CodeDOM.CodeDOMObject class method), 499
- Parse() (lib.CodeDOM.CommentLine class method), 505
- Parse() (lib.CodeDOM.CompareExpression class method), 500
- Parse() (lib.CodeDOM.ConditionalBlockStatement class method), 504
- Parse() (lib.CodeDOM.EmptyLine class method), 505
- Parse() (lib.CodeDOM.EqualExpression class method), 500
- Parse() (lib.CodeDOM.Expression class method), 499
- Parse() (lib.CodeDOM.ExpressionChoice class method), 505
- Parse() (lib.CodeDOM.Function class method), 503
- Parse() (lib.CodeDOM.GreaterThanEqualExpression class method), 501
- Parse() (lib.CodeDOM.GreaterThanExpression class method), 501
- Parse() (lib.CodeDOM.Identifier class method), 504
- Parse() (lib.CodeDOM.InExpression class method), 502

- Parse() (lib.CodeDOM.IntegerLiteral class method), 504
- Parse() (lib.CodeDOM.LessThanEqualExpression class method), 501
- Parse() (lib.CodeDOM.LessThanExpression class method), 501
- Parse() (lib.CodeDOM.ListElement class method), 503
- Parse() (lib.CodeDOM.Literal class method), 503
- Parse() (lib.CodeDOM.LogicalExpression class method), 500
- Parse() (lib.CodeDOM.NotExpression class method), 499
- Parse() (lib.CodeDOM.NotInExpression class method), 503
- Parse() (lib.CodeDOM.OrExpression class method), 502
- Parse() (lib.CodeDOM.Statement class method), 504
- Parse() (lib.CodeDOM.StringLiteral class method), 503
- Parse() (lib.CodeDOM.UnaryExpression class method), 499
- Parse() (lib.CodeDOM.UnequalExpression class method), 500
- Parse() (lib.CodeDOM.XorExpression class method), 502
- Parse() (Parser.FilesCodeDOM.BlockedStatement class method), 317
- Parse() (Parser.FilesCodeDOM.CocotbStatement class method), 320
- Parse() (Parser.FilesCodeDOM.ConcatenateExpression class method), 319
- Parse() (Parser.FilesCodeDOM.ConstraintStatement class method), 320
- Parse() (Parser.FilesCodeDOM.Document class method), 323
- Parse() (Parser.FilesCodeDOM.ElseIfStatement class method), 323
- Parse() (Parser.FilesCodeDOM.ElseStatement class method), 323
- Parse() (Parser.FilesCodeDOM.ExistsFunction class method), 319
- Parse() (Parser.FilesCodeDOM.IfElseIfElseStatement class method), 323
- Parse() (Parser.FilesCodeDOM.IfStatement class method), 322
- Parse() (Parser.FilesCodeDOM.IfThenElseExpressions class method), 317
- Parse() (Parser.FilesCodeDOM.IncludeStatement class method), 322
- Parse() (Parser.FilesCodeDOM.InterpolateLiteral class method), 321
- Parse() (Parser.FilesCodeDOM.LDCStatement class method), 320
- Parse() (Parser.FilesCodeDOM.LibraryStatement class method), 322
- Parse() (Parser.FilesCodeDOM.ListConstructorExpression class method), 318
- Parse() (Parser.FilesCodeDOM.ListElementExpressions class method), 318

Parse()	(Parser.FilesCodeDOM.PathExpressions comethod), 318	lass	Path (Base.Project.CocotbSourceFile attribute), 265 Path (Base.Project.ConstraintFile attribute), 262
Parse()	(Parser.FilesCodeDOM.PathStatement c	lass	Path (Base.Project.File attribute), 262
	method), 321		Path (Base.Project.ProjectFile attribute), 262
Parse()	(Parser.FilesCodeDOM.ReportStatement c	lass	Path (Base.Project.PythonSourceFile attribute), 264
	method), 322		Path (Base.Project.SettingsFile attribute), 263
Parse()	(Parser.FilesCodeDOM.SDCStatement c	lass	Path (Base.Project.SourceFile attribute), 263
	method), 320		Path (Base.Project.VerilogSourceFile attribute), 264
Parse()		ssion	Path (Base.Project.VHDLSourceFile attribute), 264
	class method), 318		Path (DataBase.Entity.AskWildCard attribute), 298
Parse()	(Parser.FilesCodeDOM.UCFStatement c	lass	Path (DataBase.Entity.CocoTestbench attribute), 301
	method), 321		Path (DataBase.Entity.CoreGeneratorNetlist attribute),
Parse()	(Parser.FilesCodeDOM.VerilogStatement c	lass	304
	method), 319		Path (DataBase.Entity.IPCore attribute), 299
Parse()	(Parser.FilesCodeDOM.VHDLStatement c	lass	Path (DataBase.Entity.LatticeNetlist attribute), 303
	method), 319		Path (DataBase.Entity.LazyPathElement attribute), 299
Parse()	(Parser.FilesCodeDOM.XDCStatement c	lass	Path (DataBase.Entity.Library attribute), 296
	method), 321		Path (DataBase.Entity.Namespace attribute), 295
Parse()	(Parser.RulesCodeDOM.AppendLineStatem	nent	Path (DataBase.Entity.Netlist attribute), 302
	class method), 329		Path (DataBase.Entity.PathElement attribute), 295
Parse()		lass	Path (DataBase.Entity.QuartusNetlist attribute), 303
· ·	method), 328		Path (DataBase.Entity.StarWildCard attribute), 297
Parse()	(Parser.RulesCodeDOM.DeleteStatement c	lass	Path (DataBase.Entity.Testbench attribute), 300
· ·	method), 328		Path (DataBase.Entity.VHDLTestbench attribute), 301
Parse()		lass	Path (DataBase.Entity.VivadoNetlist attribute), 304
	method), 330		Path (DataBase.Entity.WildCard attribute), 297
Parse()	(Parser.RulesCodeDOM.DocumentStateme	ents	Path (DataBase.Entity.XstNetlist attribute), 302
r urse()	class method), 328	CIICS	Path (DataBase.Solution.FileListFile attribute), 309
Parse()	(Parser.RulesCodeDOM.FileStatement c	lass	Path (DataBase.Solution.RulesFile attribute), 310
r urse()	method), 329	rass.	Path (DataBase.Solution.Solution attribute), 306
Parse()	(Parser.RulesCodeDOM.InFileStatements c	lass	Path (Parser.FilesParser.VHDLLibraryReference
1 4150()	method), 327	<b>I</b>	attribute), 326
Parse() (		tatem	ePath (ToolChain.Aldec.ActiveHDL.VHDLCompiler at-
1 4130()	class method), 330		tribute), 353
Parse() (		ents	Path (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
T disc() (	class method), 327	CIICS	attribute), 352
Parse()		ateme	enRath (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSimulato
T anse() (	class method), 329	истис	attribute), 354
Parse()	(Parser.RulesCodeDOM.PreProcessStateme	ents	
Tarse()	class method), 327	CIIIS	attribute), 359
Parse()		State	n <b>Path</b> (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
T disc() (	class method), 329	State	attribute), 358
Parse()	(Parser.RulesCodeDOM.ReplaceStatem	nent	
i aisc()	class method), 328	iciit	attribute), 361
narcar (1		rovv	Path (ToolChain.Altera.Quartus.Map attribute), 376
parser (1	attribute), 507	тоху	Path (ToolChain.Altera.Quartus.QuartusProjectFile at-
Dorgor (			tribute), 378
	module), 316		
	FilesCodeDOM (module), 316		
	FilesParser (module), 324		attribute), 378  Path (Tayl Chain Altera Quentus TalShall attribute), 376
	RulesCodeDOM (module), 326		Path (ToolChain Altera Quartus TelShell attribute), 376
	RulesParser (module), 330		Path (ToolChain.GHDL.GHDL attribute), 387
	xception, 512		Path (ToolChain.GHDL.GHDLAnalyze attribute), 389
	(Simulator.SimulationResult attribute), 345	-4-)	Path (ToolChain.GHDL.GHDLElaborate attribute),
rassedC	Count (DataBase.TestCase.TestGroup attribu	ite),	392
D 10	312		Path (ToolChain.GHDL.GHDLRun attribute), 395
Passed(	Count (DataBase.TestCase.TestSuite attribu	ite),	Path (ToolChain.Git.GitConfig attribute), 410
n	314		Path (ToolChain.Git.GitDescribe attribute), 409
Path (Ba	ase.Executable.Executable attribute), 255		Path (ToolChain.Git.GitRevList attribute), 408

Path (ToolChain.Git.GitRevParse attribute), 407 Path (ToolChain.Git.GitSCM attribute), 406	PathExpression (Parser.FilesCodeDOM.XDCStatement attribute), 321
Path (ToolChain.GNU.Make attribute), 398	PathExpressions (class in Parser.FilesCodeDOM), 318
Path (ToolChain.GTKWave.GTKWave attribute), 402	PathStatement (class in Parser.FilesCodeDOM), 321
Path (ToolChain.Intel.Quartus.Map attribute), 422	PinCount (DataBase.Config.Device attribute), 290
Path (ToolChain.Lattice.Diamond.Synth attribute), 429	Platform (Base.IHost attribute), 266
Path (ToolChain.Lattice.Diamond.SynthesisArgumentFile	
attribute), 429	PlatformNotSupportedException, 242
Path (ToolChain.Lattice.LatticeDesignConstraintFile	PoC (module), 237
attribute), 435	poc.ps1 command line option
Path (ToolChain.Mentor.ModelSim.VHDLCompiler at-	-D, 219
tribute), 451	poc.sh command line option
Path (ToolChain.Mentor.ModelSim.VHDLLibraryTool	-D, 220
attribute), 448	PoCConfig (Base.IHost attribute), 266
Path (ToolChain.Mentor.ModelSim.VHDLSimulator	PoCConfig (DataBase.Query attribute), 316
attribute), 454	PoCProject (Base.Shared.Shared attribute), 265
$Path \ (Tool Chain. Synopsys. Synopsys Design Constraint File \ (Tool Chain. Synopsys D$	
attribute), 464	PoCProject (Compiler.ISECompiler.Compiler at-
Path (ToolChain.Windows.Cmd attribute), 465	tribute), 268
Path (ToolChain.Xilinx.ISE.CoreGenerator attribute),	PoCProject (Compiler.LSECompiler.Compiler at-
473	tribute), 270
Path (ToolChain.Xilinx.ISE.Fuse attribute), 470	PoCProject (Compiler.QuartusCompiler.Compiler at-
Path (ToolChain.Xilinx.ISE.ISEProjectFile attribute),	tribute), 271
474	PoCProject (Compiler.VivadoCompiler.Compiler at-
Path (ToolChain.Xilinx.ISE.ISESimulator attribute),	tribute), 273
471	PoCProject (Compiler.XCICompiler.Compiler at-
Path (ToolChain.Xilinx.ISE.UserConstraintFile at-	tribute), 275
tribute), 475	PoCProject (Compiler.XCOCompiler.Compiler at-
Path (ToolChain.Xilinx.ISE.Xst attribute), 472	tribute), 277
Path (ToolChain.Xilinx.Vivado.Synth attribute), 482	PoCProject (Compiler.XSTCompiler.Compiler at-
Path (ToolChain.Xilinx.Vivado.VivadoProjectFile at-	tribute), 278
tribute), 484	PoCProject (Simulator.ActiveHDLSimulator.Simulator
Path (ToolChain.Xilinx.Vivado.XElab attribute), 480	attribute), 333
Path (ToolChain.Xilinx.Vivado.XilinxDesignConstraintFi	
attribute), 484	tribute), 334
Path (ToolChain.Xilinx.Vivado.XSim attribute), 481	PoCProject (Simulator.GHDLSimulator.Simulator at-
PathArgument (class in Base.Executable), 247	tribute), 336
PathElement (class in DataBase.Entity), 294	PoCProject (Simulator.ISESimulator.Simulator at-
PathExpression (Parser.FilesCodeDOM.CocotbStatement	tribute), 337
attribute), 320	PoCProject (Simulator.ModelSimSimulator.Simulator
PathExpression (Parser.FilesCodeDOM.ConstraintStatem	
attribute), 320	PoCProject (Simulator.QuestaSimulator.Simulator at-
PathExpression (Parser.FilesCodeDOM.IncludeStatement	
attribute), 322	PoCProject (Simulator.Simulator attribute), 346
PathExpression (Parser.FilesCodeDOM.LDCStatement	· ·
attribute), 320	tribute), 342
$Path Expression \ (Parser. Files Code DOM. Library Statement Code DOM. Library State$	
attribute), 322	PoCSimulationResultFilter() (in module Simulator),
PathExpression (Parser.FilesCodeDOM.PathStatement	347
attribute), 321	PoCSimulationResultNotFoundException, 343
PathExpression (Parser.FilesCodeDOM.SDCStatement	pop() (Base.Executable.CommandLineArgumentList
attribute), 320	method), 254
PathExpression (Parser.FilesCodeDOM.UCFStatement	pop() (lib.ExtendedConfigParser.ExtendedConfigParser
attribute), 321	method), 509
Path Expression  (Parser. Files Code DOM. Verilog Statement Path Expression  (Parser. File	
attribute), 319	method), 507
$Path Expression \ (Parser. Files Code DOM. VHDL Statement$	$popitem() \ (lib. Extended Config Parser. Extended Config Parser$
attribute), 319	method), 509

	oPyepareOptions() (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
method), 507	method), 368
PostCopy (Compiler.CompileState attribute), 281	PrepareOptions() (ToolChain.Altera.ModelSim.AlteraStarterEditionConfi
PostDelete (Compiler.CompileState attribute), 281	method), 370
PostPatch (Compiler.CompileState attribute), 281	PrepareOptions() (ToolChain.Altera.ModelSim.Configuration
PostProcessRules (DataBase.Solution.RulesFile at-	method), 365
tribute), 310	PrepareOptions() (ToolChain.Altera.Quartus.Configuration
PostProcessRules (Parser.RulesParser.RulesParserMixIn	method), 374
attribute), 332	PrepareOptions() (ToolChain.Configuration method),
PostProcessRulesStatement (class in	489
Parser.RulesCodeDOM), 330	PrepareOptions() (ToolChain.GHDL.Configuration
PostProcessStatements (class in	method), 383
Parser.RulesCodeDOM), 327	PrepareOptions() (ToolChain.Git.Configuration method), 404
pprint() (Base.Project.Project method), 261	PrepareOptions() (ToolChain.GTKWave.Configuration
pprint() (DataBase.Entity.CocoTestbench method), 301	
pprint() (DataBase.Entity.CoreGeneratorNetlist	method), 400  Propose Options (CoalChain Intel Configuration
method), 304	PrepareOptions() (ToolChain.Intel.Configuration
pprint() (DataBase.Entity.IPCore method), 299	method), 424
pprint() (DataBase.Entity.LatticeNetlist method), 303	PrepareOptions() (ToolChain.Intel.ModelSim.Configuration
pprint() (DataBase.Entity.Library method), 296	method), 413
pprint() (DataBase.Entity.Namespace method), 295	PrepareOptions() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
pprint() (DataBase.Entity.QuartusNetlist method), 303	method), 415
pprint() (DataBase.Entity.Testbench method), 300 pprint() (DataBase.Entity.VHDLTestbench method),	PrepareOptions() (ToolChain.Intel.ModelSim.IntelStarterEditionConfigure method), 418
300 (Database.Entity.VHDLTestoench method),	
	PrepareOptions() (ToolChain.Intel.Quartus.Configuration method), 420
pprint() (DataBase.Entity.VivadoNetlist method), 304 pprint() (DataBase.Entity.XstNetlist method), 302	PrepareOptions() (ToolChain.Lattice.Configuration
pprint() (DataBase.Entity.Astrectist method), 502 pprint() (DataBase.Solution.VirtualProject method),	method), 434
309	PrepareOptions() (ToolChain.Lattice.Diamond.Configuration
pprint() (ToolChain.Altera.Quartus.QuartusProject	method), 427
method), 378	PrepareOptions() (ToolChain.Lattice.Synplify.Configuration
pprint() (ToolChain.Xilinx.ISE.ISEProject method),	method), 431
474	PrepareOptions() (ToolChain.Mentor.Configuration
pprint() (ToolChain.Xilinx.Vivado.VivadoProject	method), 459
method), 483	PrepareOptions() (ToolChain.Mentor.ModelSim.Configuration
Pre-compilation, 49	method), 438
Altera, 50	PrepareOptions() (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration)
Cocotb, 55	method), 440
Lattice, 51	PrepareOptions() (ToolChain.Mentor.ModelSim.ModelSimSE32Configur
OSVVM, 54	method), 443
Simulator Adapters, 55	PrepareOptions() (ToolChain.Mentor.ModelSim.ModelSimSE64Configur
Supported Simulators, 50	method), 445
Third-Party Libraries, 53	PrepareOptions() (ToolChain.Mentor.QuestaSim.Configuration
UVVM, 54	method), 456
Vendor Primitives, 50	PrepareOptions() (ToolChain.PoC.Configuration
Xilinx ISE, 52	method), 461
Xilinx Vivado, 53	PrepareOptions() (ToolChain.Synopsys.Configuration
PreCopy (Compiler.CompileState attribute), 281	method), 463
Prepare (Compiler.CompileState attribute), 281	PrepareOptions() (ToolChain.ToolConfiguration
Prepare (Simulator.SimulationState attribute), 345	method), 494
PrepareOptions() (ToolChain.Aldec.ActiveHDL.Configur	
method), 350	method), 492
PrepareOptions() (ToolChain.Aldec.Configuration	
method), 363	method), 486
PrepareOptions() (ToolChain.Aldec.RivieraPRO.Configu	
method), 356	method), 468
PrepareOptions() (ToolChain.Altera.Configuration	PrepareOptions() (ToolChain.Xilinx.Vivado.Configuration
method), 380	method), 477

```
PrepareSections() (ToolChain.Aldec.ActiveHDL.ConfigurRhippareSections()
                                                                                                                     (ToolChain.VendorConfiguration
              method), 350
                                                                                                   method), 492
PrepareSections()
                                 (ToolChain.Aldec.Configuration PrepareSections()
                                                                                                                     (ToolChain.Xilinx.Configuration
              method), 363
                                                                                                   method), 486
PrepareSections() (ToolChain.Aldec.RivieraPRO.Configuration (ToolChain.Xilinx.ISE.Configuration
              method), 356
                                                                                                   method), 468
PrepareSections()
                                 (ToolChain.Altera.Configuration PrepareSections() (ToolChain.Xilinx.Vivado.Configuration
                                                                                                   method), 477
              method), 380
PrepareSections() (ToolChain.Altera.ModelSim.AlteraEdiPrepareSections()
                                                                                                   (ToolChain.Aldec.ActiveHDL.Configuration
              method), 368
Prepare Sections () \ (Tool Chain. Altera. Model Sim. Altera Starter Edition \textbf{Outhfightration} \\
              method), 370
                                                                                    PrepareVersionedSections()
PrepareSections() (ToolChain.Altera.ModelSim.Configuration
                                                                                                   (ToolChain.Aldec.RivieraPRO.Configuration
              method), 366
                                                                                                   method), 356
Prepare Sections () \ (Tool Chain. Altera. Quartus. Configuratio \ref{prepare} Versioned Sections ()
              method), 374
                                                                                                  (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
PrepareSections() (ToolChain.Configuration method),
                                                                                                   method), 368
                                                                                    PrepareVersionedSections()
              489
PrepareSections()
                                (ToolChain.GHDL.Configuration
                                                                                                  (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
              method), 383
                                                                                                   method), 370
PrepareSections()
                                     (ToolChain.Git.Configuration
                                                                                    PrepareVersionedSections()
              method), 404
                                                                                                   (ToolChain.Altera.ModelSim.Configuration
PrepareSections() (ToolChain.GTKWave.Configuration
                                                                                                   method), 366
              method), 400
                                                                                    PrepareVersionedSections()
PrepareSections()
                                   (ToolChain.Intel.Configuration
                                                                                                  (ToolChain.Altera.Quartus.Configuration
              method), 424
                                                                                                  method), 374
PrepareSections() (ToolChain.Intel.ModelSim.ConfiguratiBrepareVersionedSections()
              method), 413
                                                                                                   (ToolChain.GHDL.Configuration
                                                                                                                                                        method).
PrepareSections() (ToolChain.Intel.ModelSim.IntelEditionConfiguration
              method), 415
                                                                                    PrepareVersionedSections()
PrepareSections() (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
                                                                                                                                                        method),
              method), 418
Prepare Sections () \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections () \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Sections ()) \ (Tool Chain. Intel. Quartus. Configuration Prepare Versioned Section Prepare Version Pr
              method), 421
                                                                                                   (ToolChain.GTKWave.Configuration
PrepareSections()
                                (ToolChain.Lattice.Configuration
                                                                                                   method), 400
                                                                                    PrepareVersionedSections()
              method), 434
                                                                                                   (ToolChain.Intel.ModelSim.Configuration
PrepareSections() (ToolChain.Lattice.Diamond.Configuration
              method), 427
                                                                                                   method), 413
PrepareSections() (ToolChain.Lattice.Synplify.ConfiguratiPrepareVersionedSections()
              method), 431
                                                                                                  (Tool Chain. Intel. Model Sim. Intel Edition Configuration\\
PrepareSections()
                               (ToolChain.Mentor.Configuration
                                                                                                  method), 415
              method), 459
                                                                                    PrepareVersionedSections()
PrepareSections() (ToolChain.Mentor.ModelSim.Configuration
                                                                                                   (Tool Chain. Intel. Model Sim. Intel Starter Edition Configuration\\
              method), 438
                                                                                                   method), 418
PrepareSections() (ToolChain.Mentor.ModelSim.ModelSimPExceNfiguratedSections()
              method), 440
                                                                                                   (ToolChain.Intel.Quartus.Configuration
PrepareSections() (ToolChain.Mentor.ModelSim.ModelSimSE32Comfegluod)jot21
              method), 443
                                                                                    PrepareVersionedSections()
PrepareSections() (ToolChain.Mentor.ModelSim.ModelSimSE64Cofffgul@hiain.Lattice.Diamond.Configuration
              method), 445
                                                                                                   method), 427
PrepareSections() (ToolChain.Mentor.QuestaSim.ConfigurateopareVersionedSections()
              method), 456
                                                                                                   (ToolChain.Lattice.Synplify.Configuration
PrepareSections()
                                   (ToolChain.PoC.Configuration
                                                                                                   method), 431
              method), 461
                                                                                    PrepareVersionedSections()
PrepareSections() (ToolChain.Synopsys.Configuration
                                                                                                   (ToolChain.Mentor.ModelSim.Configuration
              method), 463
                                                                                                   method), 438
PrepareSections()
                                    (ToolChain.ToolConfiguration
                                                                                   PrepareVersionedSections()
              method), 494
                                                                                                  (Tool Chain. Mentor. Model Sim. Model Sim PEC on figuration\\
```

method), 440	270	
PrepareVersionedSections()	PrintCompileReportLine()	(Com-
(ToolChain.Mentor.ModelSim.ModelSimSE32		method).
method), 443	271	,
PrepareVersionedSections()	PrintCompileReportLine()	(Com-
(ToolChain.Mentor.ModelSim.ModelSimSE64 method), 445		method).
PrepareVersionedSections() (ToolChain.Mentor.QuestaSim.Configuration	PrintCompileReportLine() piler.XCICompiler.Compiler	(Commethod),
method), 456	275	<b>(</b> C
PrepareVersionedSections() (ToolChain.PoC.Configuration method), 461	PrintCompileReportLine() piler.XCOCompiler.Compiler 277	(Commethod)
PrepareVersionedSections() (ToolChain.ToolConfiguration method), 493	PrintCompileReportLine() piler.XSTCompiler.Compiler 278	(Commethod),
PrepareVersionedSections() (ToolChain.Xilinx.ISE.Configuration	printEnvironmentException() (lib.Functions.l method), 512	Exit class
method), 468 PrepareVersionedSections()	printException() (lib.Functions.Exit class met printExceptionBase() (lib.Functions.Exit class	
(ToolChain.Xilinx.Vivado.Configuration method), 477	printNotConfiguredException() (lib.Func	tions.Exit
PreparseEnvironment() (ToolChain.Lattice.Diamond.Diamond	class method), 512 printNotImplementedError() (lib.Functions.E	Exit class
method), 428 PreparseEnvironment() (ToolChain.Xilinx.ISE.ISE	method), 511 PrintOverallCompileReport() (Compiler	.Compile:
method), 469	method), 283	
PreparseEnvironment()	PrintOverallCompileReport()	(Com-
(ToolChain.Xilinx.Vivado.Vivado method), 478	piler.ISECompiler.Compiler 268	method),
PrePatch (Compiler.CompileState attribute), 281 PreProcessRules (DataBase.Solution.RulesFile attribute), 310	PrintOverallCompileReport() piler.LSECompiler.Compiler 270	(Commethod),
PreProcessRules (Parser.RulesParser.RulesParserMixIn attribute), 332	PrintOverallCompileReport() piler.QuartusCompiler.Compiler	(Com- method),
PreProcessRulesStatement (class in	271	
Parser.RulesCodeDOM), 329 PreProcessStatements (class in	PrintOverallCompileReport() piler.VivadoCompiler.Compiler	(Com- method),
Parser.RulesCodeDOM), 327	273	
PreviousToken (lib.Parser.CharacterToken attribute), 514	PrintOverallCompileReport() piler.XCICompiler.Compiler	(Com- method),
PreviousToken (lib.Parser.DelimiterToken attribute),	275	<b>4</b>
515	PrintOverallCompileReport()	(Com-
Previous Token (lib.Parser.NumberToken attribute), 515	piler.XCOCompiler.Compiler	method),
PreviousToken (lib.Parser.SpaceToken attribute), 515 PreviousToken (lib.Parser.StartOfDocumentToken at-	277 PrintOverallCommilePerant()	(Com
tribute), 514	PrintOverallCompileReport() piler.XSTCompiler.Compiler	(Commethod),
Previous Token (lib.Parser.String Token attribute), 515	278	(C: 1
Previous Token (lib.Parser.SuperToken attribute), 514	PrintOverallSimulationReport()	(Simula-
Previous Token (lib.Parser.Token attribute), 514	tor.ActiveHDLSimulator.Simulator	method),
Previous Token (lib. Parser, Valued Token attribute), 514	333 DrintOverallSimulationPenant()	(Cimula
PrintCompileReportLine() (Compiler.Compiler method), 283	PrintOverallSimulationReport() tor.CocotbSimulator.Simulator	(Simula-
PrintCompileReportLine() (Com-	334	method),
piler.ISECompiler.Compiler method),	PrintOverallSimulationReport()	(Simula-
268	tor.GHDLSimulator.Simulator	method),
PrintCompileReportLine() (Com-	336	-1100100)
piler.LSECompiler.Compiler method),	PrintOverallSimulationReport()	(Simula-

tor.ISESimulator.Simulator method)	, 337	Project (ToolChain.Altera.Quartus.QuartusSettings at-
PrintOverallSimulationReport()	(Simula-	tribute), 378
	method),	Project (ToolChain.Lattice.Diamond.SynthesisArgumentFile
339		attribute), 429
PrintOverallSimulationReport()	(Simula-	Project (ToolChain.Lattice.LatticeDesignConstraintFile
~	method),	attribute), 435
340		Project (ToolChain.Synopsys.SynopsysDesignConstraintFile
PrintOverallSimulationReport() (Simulator.S	Simulator	attribute), 464
method), 346		Project (ToolChain.Xilinx.ISE.ISEProjectFile at-
PrintOverallSimulationReport()	(Simula-	tribute), 474
tor. Vivado Simulator. Simulator 342	method),	Project (ToolChain.Xilinx.ISE.UserConstraintFile attribute), 475
printPlatformNotSupportedException()		Project (ToolChain.Xilinx.Vivado.VivadoProjectFile
(lib.Functions.Exit class method), 51		attribute), 484
PrintSimulationReportLine()	(Simula-	Project  (Tool Chain. Xilinx. Vivado. Xilinx Design Constraint File
tor.ActiveHDLSimulator.Simulator	method),	attribute), 484
333		ProjectFile (class in Base.Project), 262
PrintSimulationReportLine()	(Simula-	ProjectNames (DataBase.Solution.Solution attribute),
	method),	306
334		Projects (DataBase.Solution.Solution attribute), 306
PrintSimulationReportLine()	(Simula-	properties (Base.Project.FileTypes attribute), 258
	method),	properties (DataBase.Entity.BaseFlags attribute), 292
336		properties (DataBase.Entity.NetlistKind attribute), 294
PrintSimulationReportLine()	(Simula-	properties (DataBase.Entity.TestbenchKind attribute),
tor.ISESimulator.Simulator method)	, 337	293
PrintSimulationReportLine()	(Simula-	properties (Simulator.SimulationSteps attribute), 344
tor.ModelSimSimulator.Simulator	method),	Public (DataBase.Entity.Visibility attribute), 294
339		PythonSourceFile (class in Base.Project), 264
PrintSimulationReportLine()	(Simula-	
tor.QuestaSimulator.Simulator	method),	Q
340		Q (DataBase.Config.Packages attribute), 289
PrintSimulationReportLine() (Simulator.S	Simulator	QsfFile (DataBase.Entity.QuartusNetlist attribute), 302
method), 346		
		Quartus (class in ToolChain.Altera.Quartus), 375
PrintSimulationReportLine()	(Simula-	Quartus (class in ToolChain.Altera.Quartus), 375 Quartus (class in ToolChain.Intel.Quartus), 421
PrintSimulationReportLine() tor.VivadoSimulator.Simulator	(Simula- method),	Quartus (class in ToolChain.Intel.Quartus), 421
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342	method),	
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342 Private (DataBase.Entity.Visibility attribute), 2	method),	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342 Private (DataBase.Entity.Visibility attribute), 2 PrjFile (DataBase.Entity.LatticeNetlist attribute)	method), 294 te), 303	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute)  PrjFile (DataBase.Entity.XstNetlist attribute),	method), 294 te), 303	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute)  PrjFile (DataBase.Entity.XstNetlist attribute),  ProcessRulesBlockStatement (class	method), 294 te), 303	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329	method), 294 te), 303 302 in	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute)	method), 294 te), 303 302 in ute), 265	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard at-
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute)  PrjFile (DataBase.Entity.XstNetlist attribute),  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute),  Project (Base.Project.ConstraintFile attribute),	method), 294 te), 303 302 in ute), 265	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute)  PrjFile (DataBase.Entity.XstNetlist attribute),  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute),  Project (Base.Project.ConstraintFile attribute),  Project (Base.Project.File attribute), 262	method), 294 te), 303 302 in ute), 265	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard at-
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute)  PrjFile (DataBase.Entity.XstNetlist attribute),  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute)  Project (Base.Project.ConstraintFile attribute),  Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261	method), 294 te), 303 302 in ute), 265 , 262	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), 2  Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.ProjectFile attribute), 261	method), 294 te), 303 302 in ute), 265 , 262	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), 2  Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.ProjectFile attribute), 261  Project (Base.Project.PythonSourceFile attribute), 261	method), 294 te), 303 302 in ute), 265 , 262	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute) PrjFile (DataBase.Entity.XstNetlist attribute), ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), Project (Base.Project.ConstraintFile attribute), Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.ProjectFile attribute), 267  Project (Base.Project.SettingsFile attribute), 267	method), 294 te), 303 302 in ute), 265 , 262	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute) PrjFile (DataBase.Entity.XstNetlist attribute), ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), Project (Base.Project.ConstraintFile attribute), Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.PythonSourceFile attribute), 26  Project (Base.Project.SettingsFile attribute), 26  Project (Base.Project.SettingsFile attribute), 26	method), 294 te), 303 302 in ute), 265 , 262 52 ute), 264 63 3	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus),
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute) PrjFile (DataBase.Entity.XstNetlist attribute), ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), Project (Base.Project.ConstraintFile attribute), Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.PythonSourceFile attribute), 26  Project (Base.Project.SettingsFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.SourceFile attribute), 26	method), 294 te), 303 302 in ute), 265 , 262 32 ute), 264 63 33 ute), 264	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProjectsRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), 2  Project (Base.Project.ConstraintFile attribute), 262  Project (Base.Project.File attribute), 261  Project (Base.Project.PythonSourceFile attribute), 261  Project (Base.Project.SettingsFile attribute), 261	method), 294 te), 303 302 in ute), 265 , 262 32 ute), 264 63 33 ute), 264 , 261	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus),
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute) PrjFile (DataBase.Entity.XstNetlist attribute), ProcessRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), Project (Base.Project.ConstraintFile attribute), Project (Base.Project.File attribute), 262  Project (Base.Project.FileSet attribute), 261  Project (Base.Project.PythonSourceFile attribute), 26  Project (Base.Project.SettingsFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.VerilogSourceFile attribute), 26	method), 294 te), 303 302 in ute), 265 , 262 32 ute), 264 63 33 ute), 264 , 261	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378
PrintSimulationReportLine() tor. VivadoSimulator. Simulator 342  Private (DataBase. Entity. Visibility attribute), 2  PrjFile (DataBase. Entity. LatticeNetlist attribute), 1  PrjFile (DataBase. Entity. LatticeNetlist attribute), 2  Projetle (DataBase. Entity. LatticeNetlist attribute), 2  ProcessRulesBlockStatement (class Parser. RulesCodeDOM), 329  Project (Base. Project. CocotbSourceFile attribute), 262  Project (Base. Project. File attribute), 262  Project (Base. Project. File attribute), 261  Project (Base. Project. ProjectFile attribute), 261  Project (Base. Project. SettingsFile attribute), 261  Project (Base. Project. SettingsFile attribute), 261  Project (Base. Project. SourceFile attribute), 261  Project (Base. Project. Verilog SourceFile attribute), 261  Project (Base. Project. VHDL Library attribute), 261  Project (Base. Project. VHDL SourceFile attribute), 261  Project (Base. Project. VHDL SourceFile attribute), 261	method), 294 te), 303 302 in ute), 265 , 262 32 ute), 264 63 33 ute), 264 , 261	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378 QuartusSession (class in ToolChain.Altera.Quartus),
PrintSimulationReportLine() tor. VivadoSimulator. Simulator 342  Private (DataBase. Entity. Visibility attribute), 2  PrjFile (DataBase. Entity. LatticeNetlist attribute) PrjFile (DataBase. Entity. LatticeNetlist attribute), ProcessRulesBlockStatement (class Parser. RulesCodeDOM), 329  Project (Base. Project. CocotbSourceFile attribute), Project (Base. Project. ConstraintFile attribute), Project (Base. Project. File attribute), 262  Project (Base. Project. File Set attribute), 261  Project (Base. Project. ProjectFile attribute), 26  Project (Base. Project. SettingsFile attribute), 26  Project (Base. Project. SourceFile attribute), 26  Project (Base. Project. VerilogSourceFile attribute) Project (Base. Project. VHDL Library attribute) Project (Base. Project. VHDL SourceFile attribute) Project (class in Base. Project), 260  Project (class in DataBase. Solution), 306	method), 294 te), 303 302 in ute), 265 , 262 32 ute), 264 63 33 ute), 264 , 261 ute), 264	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378 QuartusSession (class in ToolChain.Altera.Quartus), 377
PrintSimulationReportLine() tor. VivadoSimulator. Simulator 342  Private (DataBase. Entity. Visibility attribute), 2  PrjFile (DataBase. Entity. LatticeNetlist attribute) PrjFile (DataBase. Entity. LatticeNetlist attribute), ProcessRulesBlockStatement (class Parser. RulesCodeDOM), 329  Project (Base. Project. CocotbSourceFile attribute), Project (Base. Project. ConstraintFile attribute), Project (Base. Project. File attribute), 262  Project (Base. Project. File Set attribute), 261  Project (Base. Project. ProjectFile attribute), 26  Project (Base. Project. SettingsFile attribute), 26  Project (Base. Project. SourceFile attribute), 26  Project (Base. Project. VerilogSourceFile attribute), 26  Project (Base. Project. VHDLL ibrary attribute), 26  Project (Base. Project. VHDL SourceFile attribute), 260  Project (class in Base. Project), 260  Project (Class in DataBase. Solution), 306  Project (DataBase. Solution. File ListFile attribute)	method),  294 te), 303 302 in  ute), 265 , 262  62 ute), 264 63 3 ute), 264 , 261 ute), 264 ute), 264	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378 QuartusSession (class in ToolChain.Altera.Quartus), 377 QuartusSession (class in ToolChain.Altera.Quartus), 377 QuartusSestings (class in ToolChain.Altera.Quartus),
PrintSimulationReportLine() tor.VivadoSimulator.Simulator 342  Private (DataBase.Entity.Visibility attribute), 2  PrjFile (DataBase.Entity.LatticeNetlist attribute), 2  PrjFile (DataBase.Entity.XstNetlist attribute), 2  ProjectsRulesBlockStatement (class Parser.RulesCodeDOM), 329  Project (Base.Project.CocotbSourceFile attribute), 2  Project (Base.Project.ConstraintFile attribute), 262  Project (Base.Project.File attribute), 261  Project (Base.Project.ProjectFile attribute), 261  Project (Base.Project.PythonSourceFile attribute), 261  Project (Base.Project.SettingsFile attribute), 26  Project (Base.Project.SourceFile attribute), 26  Project (Base.Project.VerilogSourceFile attribute), 26  Project (Base.Project.VHDLLibrary attribute), 26  Project (Class in Base.Project), 260  Project (class in DataBase.Solution), 306  Project (DataBase.Solution.FileListFile attribute), 260  Project (DataBase.Solution.RulesFile attribute)	method),  294 te), 303 302 in  ute), 265 , 262  32 ute), 264 63 33 ute), 264 , 261 ute), 264  ate), 309 e), 310	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378 QuartusSession (class in ToolChain.Altera.Quartus), 377 QuartusSestings (class in ToolChain.Altera.Quartus), 377
PrintSimulationReportLine() tor. VivadoSimulator. Simulator 342  Private (DataBase. Entity. Visibility attribute), 2  PrjFile (DataBase. Entity. LatticeNetlist attribute) PrjFile (DataBase. Entity. LatticeNetlist attribute), ProcessRulesBlockStatement (class Parser. RulesCodeDOM), 329  Project (Base. Project. CocotbSourceFile attribute), Project (Base. Project. ConstraintFile attribute), Project (Base. Project. File attribute), 262  Project (Base. Project. File Set attribute), 261  Project (Base. Project. ProjectFile attribute), 26  Project (Base. Project. SettingsFile attribute), 26  Project (Base. Project. SourceFile attribute), 26  Project (Base. Project. VerilogSourceFile attribute), 26  Project (Base. Project. VHDLL ibrary attribute), 26  Project (Base. Project. VHDL SourceFile attribute), 260  Project (class in Base. Project), 260  Project (Class in DataBase. Solution), 306  Project (DataBase. Solution. File ListFile attribute)	method),  294 te), 303 302 in  ute), 265 , 262  32 ute), 264 63 33 ute), 264 , 261 ute), 264  ate), 309 e), 310	Quartus (class in ToolChain.Intel.Quartus), 421 QuartusEditions (class in ToolChain.Altera.Quartus), 372 QuartusException, 372, 419 QuartusNetlist (class in DataBase.Entity), 302 QuartusNetlist (DataBase.Entity.IPCore attribute), 299 QuartusNetlists (DataBase.Entity.AskWildCard attribute), 298 QuartusNetlists (DataBase.Entity.StarWildCard attribute), 297 QuartusNetlists (DataBase.Entity.WildCard attribute), 296 QuartusProject (class in DataBase.Solution), 307 QuartusProject (class in ToolChain.Altera.Quartus), 377 QuartusProjectFile (class in ToolChain.Altera.Quartus), 378 QuartusSetsing (class in ToolChain.Altera.Quartus), 378 QuartusSettings (class in ToolChain.Altera.Quartus), 378 Query (class in DataBase), 316

QuestaSimException, 454 Quiet (Base.Logging.Severity attribute), 256	ReadUntilBoundary() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneSi method), 354
R	ReadUntilBoundary() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 359
RB (DataBase.Config.Packages attribute), 289	ReadUntilBoundary() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
RBG (DataBase.Config.Packages attribute), 289	method), 358
$read () \ (lib. Extended Config Parser. Extended Config Parser$	ReadUntilBoundary() (ToolChain.Aldec.RivieraPRO.VHDLSimulator
method), 510	method), 361 ReadUntilBoundary() (ToolChain.Altera.Quartus.Map
Read() (ToolChain.Altera.Quartus.QuartusProject method), 377	method), 376
read dict() (lib.ExtendedConfigParser.ExtendedConfigPa	arReadUntilBoundary() (ToolChain.Altera.Quartus.TclShell
method), 510	method), 376
$read\_file() \ (lib. Extended Config Parser. Extended$	rseadUntilBoundary() (ToolChain.GHDL.GHDL
method), 510	method), 387  PResedUntilBoundary() (ToolChain.GHDL.GHDLAnalyze
method), 510	method), 389
ReadFile() (Base.Project.CocotbSourceFile method),	ReadUntilBoundary() (ToolChain.GHDL.GHDLElaborate
265	method), 392
ReadFile() (Base.Project.ConstraintFile method), 262	ReadUntilBoundary() (ToolChain.GHDL.GHDLRun
ReadFile() (Base.Project.File method), 262	method), 395 ReadUntilBoundary() (ToolChain.Git.GitConfig
ReadFile() (Base.Project.ProjectFile method), 262 ReadFile() (Base.Project.PythonSourceFile method),	method), 410
264	ReadUntilBoundary() (ToolChain.Git.GitDescribe
ReadFile() (Base.Project.SettingsFile method), 263	method), 409
ReadFile() (Base.Project.SourceFile method), 263	ReadUntilBoundary() (ToolChain.Git.GitRevList
ReadFile() (Base.Project.VerilogSourceFile method),	method), 408 ReadUntilBoundary() (ToolChain.Git.GitRevParse
264 ReadFile() (Base.Project.VHDLSourceFile method),	ReadUntilBoundary() (ToolChain.Git.GitRevParse method), 407
264	ReadUntilBoundary() (ToolChain.Git.GitSCM
ReadFile() (DataBase.Solution.FileListFile method),	method), 406
309	ReadUntilBoundary() (ToolChain.GNU.Make method),
ReadFile() (DataBase.Solution.RulesFile method), 310	398  Pand Until Roundary () (Tool Chain GTK Waya GTK Waya
method), 378	e ReadUntilBoundary() (ToolChain.GTKWave.GTKWave method), 402
ReadFile() (ToolChain.Altera.Quartus.QuartusSettings	ReadUntilBoundary() (ToolChain.Intel.Quartus.Map
method), 378	method), 422
$ReadFile () \ (Tool Chain. Lattice. Diamond. Synthesis Argundation (Chain. Lattice) and the state of the st$	neRead[UntilBoundary() (ToolChain.Lattice.Diamond.Synth
method), 429	method), 429
ReadFile() (ToolChain.Lattice.LatticeDesignConstraintFile(), 435	il Read Until Boundary () (Tool Chain. Mentor. Model Sim. VHDL Compiler method), 451
ReadFile() (ToolChain, Synopsys, Synopsys DesignConstr	aReput Until Boundary () (Tool Chain. Mentor. Model Sim. VHDLLibrary Tool
method), 464	method), 448
ReadFile() (ToolChain.Xilinx.ISE.ISEProjectFile	ReadUntilBoundary() (ToolChain.Mentor.ModelSim.VHDLSimulator
method), 474	method), 454 ReadUntilBoundary() (ToolChain.Windows.Cmd
ReadFile() (ToolChain.Xilinx.ISE.UserConstraintFile method), 475	ReadUntilBoundary() (ToolChain.Windows.Cmd method), 465
ReadFile() (ToolChain.Xilinx.Vivado.VivadoProjectFile	ReadUntilBoundary() (ToolChain.Xilinx.ISE.CoreGenerator
method), 484	method), 473
ReadFile()  (Tool Chain. Xilinx. Vivado. Xilinx Design Constant Chain. Xilinx Chain	tr Read Mattil Boundary() (Tool Chain. Xilinx. ISE. Fuse
method), 484	method), 470 grReadUntilBoundary() (ToolChain.Xilinx.ISE.ISESimulator
method), 510	method), 471
ReadUntilBoundary() (Base.Executable.Executable	ReadUntilBoundary() (ToolChain.Xilinx.ISE.Xst
method), 255	method), 472
ReadUntilBoundary() (ToolChain.Aldec.ActiveHDL.VH	DYGaghhptuBoundary() (ToolChain.Xilinx.Vivado.Synth
method), 353 ReadUntilBoundary() (ToolChain.Aldec.ActiveHDL.VH	method), 482
method), 352	method), 480
// =	

ReadUntilBoundary() (ToolChain.Xilinx.Vivado.XSim	attribute), 501
method), 481	RightChild (lib.CodeDOM.GreaterThanExpression at-
RegExpOption_CaseInsensitive (Com-	tribute), 501
piler.ReplaceTask attribute), 281	RightChild (lib.CodeDOM.InExpression attribute), 502
RegExpOption_CaseInsensitive	RightChild (lib.CodeDOM.LessThanEqualExpression
(Parser.RulesParser.ReplaceRuleMixIn	attribute), 501
attribute), 331	RightChild (lib.CodeDOM.LessThanExpression
RegExpOption_DotAll (Compiler.ReplaceTask at-	attribute), 501
tribute), 281	RightChild (lib.CodeDOM.LogicalExpression at-
RegExpOption_DotAll	tribute), 500
(Parser.RulesParser.ReplaceRuleMixIn attribute), 331	RightChild (lib.CodeDOM.NotInExpression attribute), 503
RegExpOption_MultiLine (Compiler.ReplaceTask at-	RightChild (lib.CodeDOM.OrExpression attribute),
tribute), 281	502
RegExpOption_MultiLine	RightChild (lib.CodeDOM.UnequalExpression at-
(Parser.RulesParser.ReplaceRuleMixIn	tribute), 500
attribute), 331	RightChild (lib.CodeDOM.XorExpression attribute),
Register() (DataBase.Solution.Solution method), 306	502
Relocated() (ToolChain.Configurator method), 497	RightChild (Parser.FilesCodeDOM.ConcatenateExpression
remove()  (Base. Executable. Command Line Argument List	attribute), 319
method), 254	$Right Child\ (Parser. Files Code DOM. SubDirectory Expression$
$remove\_option() \ (lib. Extended Config Parser. Exte$	afigParser attribute), 318
method), 510	RivieraPRO (class in ToolChain.Aldec.RivieraPRO),
$remove\_section()  (lib.ExtendedConfigParser.ExtendedCo$	nfigParser 357
method), 510	RivieraPROException, 355
RemoveSolution() (DataBase.Solution.Repository	Root() (DataBase.Entity.FQN method), 305
method), 306	RootDirectory (Base.Project.Project attribute), 260
ReplacePattern (Compiler.ReplaceTask attribute), 281	RootDirectory (DataBase.Solution.VirtualProject at-
ReplacePattern (Parser.RulesCodeDOM.ReplaceStatemen	nt tribute), 309
attribute), 328	RootDirectory (ToolChain.Altera.Quartus.QuartusProject
ReplacePattern (Parser.RulesParser.ReplaceRuleMixIn	attribute), 377
attribute), 331	RootDirectory (ToolChain.Xilinx.ISE.ISEProject at-
ReplaceRuleMixIn (class in Parser.RulesParser), 331	tribute), 474
ReplaceStatement (class in Parser.RulesCodeDOM),	RootDirectory (ToolChain.Xilinx.Vivado.VivadoProject
328	attribute), 483
ReplaceTask (class in Compiler), 280	RS (DataBase.Config.Packages attribute), 289
ReportStatement (class in Parser.FilesCodeDOM), 321	Rule (class in Parser.RulesParser), 330
Repository (class in DataBase.Solution), 305	RulesFile (class in DataBase.Solution), 310
Result (DataBase.Entity.CocoTestbench attribute), 301	RulesFile (DataBase.Entity.CoreGeneratorNetlist at-
Result (DataBase.Entity.Testbench attribute), 300	tribute), 304
Result (DataBase.Entity.VHDLTestbench attribute), 301	RulesFile (DataBase.Entity.LatticeNetlist attribute), 303
reverse()  (Base. Executable. Command Line Argument List	RulesFile (DataBase.Entity.Netlist attribute), 301
method), 254	RulesFile (DataBase.Entity.QuartusNetlist attribute),
RevListParameters (ToolChain.Git.GitRevList at-	303
tribute), 407	RulesFile (DataBase.Entity.VivadoNetlist attribute),
RevParseParameters (ToolChain.Git.GitRevParse at-	304
tribute), 406	RulesFile (DataBase.Entity.XstNetlist attribute), 302
RF (DataBase.Config.Packages attribute), 289	RulesParserMixIn (class in Parser.RulesParser), 331
RightChild (lib.CodeDOM.AndExpression attribute),	Run() (Compiler.Compiler method), 282
502	Run() (Compiler.ISECompiler.Compiler method), 267
RightChild (lib.CodeDOM.BinaryExpression at-	Run() (Compiler.LSECompiler.Compiler method), 269
tribute), 499	Run() (Compiler.QuartusCompiler.Compiler method),
RightChild (lib.CodeDOM.CompareExpression at-	271
tribute), 500	Run() (Compiler.VivadoCompiler.Compiler method),
RightChild (lib.CodeDOM.EqualExpression attribute),	273
500	Run() (Compiler.XCICompiler.Compiler method), 274
$Right Child \ (lib. Code DOM. Greater Than Equal Expression$	

276	method), 350
Run() (Compiler.XSTCompiler.Compiler method), 278	
Run() (lib.pyAttribute.ArgParseAttributes.ArgParseMixir	
method), 519	363
Run() (Simulator.ActiveHDLSimulator.Simulator	RunPostConfigurationTasks()
method), 333	(ToolChain.Aldec.RivieraPRO.Configuration
Run() (Simulator.CocotbSimulator.Simulator method),	method), 356
334	RunPostConfigurationTasks()
Run() (Simulator.GHDLSimulator.Simulator method),	(ToolChain.Altera.Configuration method),
335	380
Run() (Simulator.ISESimulator.Simulator method), 337	RunPostConfigurationTasks()
Run() (Simulator.ModelSimSimulator.Simulator	(ToolChain.Altera.ModelSim.AlteraEditionConfiguration
method), 338	method), 368
Run() (Simulator.QuestaSimulator.Simulator method),	RunPostConfigurationTasks()
340	(ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
Run() (Simulator.Simulator method), 346	method), 370
Run() (Simulator.VivadoSimulator.Simulator method),	RunPostConfigurationTasks()
342	(ToolChain.Altera.ModelSim.Configuration
Run() (ToolChain.GHDL.GHDLRun method), 394	method), 366
RunAll() (Compiler.ISECompiler.Compiler method),	RunPostConfigurationTasks()
267	(ToolChain.Altera.Quartus.Configuration
RunAll() (Compiler.LSECompiler.Compiler method),	method), 374
269	RunPostConfigurationTasks()
RunAll() (Compiler.QuartusCompiler.Compiler	(ToolChain.Configuration method), 490
method), 271	RunPostConfigurationTasks()
RunAll() (Compiler. Vivado Compiler. Compiler	(ToolChain.GHDL.Configuration method),
method), 273	383
RunAll() (Compiler.XCICompiler.Compiler method),	RunPostConfigurationTasks()
274	(ToolChain.Git.Configuration method),
RunAll() (Compiler.XCOCompiler.Compiler method),	403
276	RunPostConfigurationTasks()
RunAll() (Compiler.XSTCompiler.Compiler method),	(ToolChain.GTKWave.Configuration
278	method), 400
	RunPostConfigurationTasks()
method), 333	(ToolChain.Intel.Configuration method),
RunAll() (Simulator.CocotbSimulator.Simulator	424
method), 334	RunPostConfigurationTasks()
RunAll() (Simulator.GHDLSimulator.Simulator	(ToolChain.Intel.ModelSim.Configuration
method), 336	method), 413
RunAll() (Simulator.ISESimulator.Simulator method),	RunPostConfigurationTasks()
337	(ToolChain.Intel.ModelSim.IntelEditionConfiguration
RunAll() (Simulator.ModelSimSimulator.Simulator	method), 415
method), 339	RunPostConfigurationTasks()
RunAll() (Simulator.QuestaSimulator.Simulator	(ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
method), 340	method), 418
RunAll() (Simulator.Simulator method), 346	RunPostConfigurationTasks()
RunAll() (Simulator.VivadoSimulator.Simulator	(ToolChain.Intel.Quartus.Configuration
method), 342	method), 421
RunCocotb() (ToolChain.GNU.Make method), 397	RunPostConfigurationTasks()
RunOptions (ToolChain.GHDL.GHDL attribute), 386	(ToolChain.Lattice.Configuration method),
RunOptions (ToolChain.GHDL.GHDLAnalyze at-	434
tribute), 389	RunPostConfigurationTasks()
RunOptions (ToolChain.GHDL.GHDLElaborate	(ToolChain.Lattice.Diamond.Configuration
attribute), 392	method), 427
RunOptions (ToolChain.GHDL.GHDLRun attribute),	RunPostConfigurationTasks()
395	(ToolChain.Lattice.Synplify.Configuration
RunPostConfigurationTasks()	method), 431
(ToolChain Aldec Active HDI Configuration	

(ToolChain.Mentor.Configuration method), 459	
RunPostConfigurationTasks()	tribute), 363 SectionName (ToolChain.Aldec.RivieraPRO.Configuration
(ToolChain.Mentor.ModelSim.Configuration	attribute), 356
method), 437	SectionName (ToolChain.Altera.Configuration at-
RunPostConfigurationTasks()	tribute), 380
	on Street in Manual (Tool Chain. Altera. Model Sim. Altera Edition Configuration
method), 440	attribute), 368
RunPostConfigurationTasks()	SectionName (ToolChain.Altera.ModelSim.AlteraStarterEditionConfigur
(ToolChain.Mentor.ModelSim.ModelSimSE32	
method), 443	SectionName (ToolChain.Altera.ModelSim.Configuration
RunPostConfigurationTasks()	attribute), 366
	ConcligualName (ToolChain.Altera.Quartus.Configuration
method), 445	attribute), 374
RunPostConfigurationTasks()	SectionName (ToolChain.Configuration attribute), 489
(ToolChain.Mentor.QuestaSim.Configuration	SectionName (ToolChain.GHDL.Configuration at-
method), 456	tribute), 383
RunPostConfigurationTasks()	SectionName (ToolChain.Git.Configuration attribute),
(ToolChain.PoC.Configuration method), 460	404 SectionName (TealChain CTVWays Configuration at
RunPostConfigurationTasks()	SectionName (ToolChain.GTKWave.Configuration attribute), 400
(ToolChain.Synopsys.Configuration	SectionName (ToolChain.Intel.Configuration attribute),
method), 463	424
RunPostConfigurationTasks()	SectionName (ToolChain.Intel.ModelSim.Configuration
(ToolChain.ToolConfiguration method),	attribute), 413
494	SectionName (ToolChain.Intel.ModelSim.IntelEditionConfiguration
RunPostConfigurationTasks()	attribute), 415
(ToolChain.VendorConfiguration method),	SectionName (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
492	attribute), 418
RunPostConfigurationTasks()	SectionName (ToolChain.Intel.Quartus.Configuration
(ToolChain.Xilinx.Configuration method),	attribute), 421
486	SectionName (ToolChain.Lattice.Configuration at-
RunPostConfigurationTasks()	tribute), 434
(ToolChain.Xilinx.ISE.Configuration	SectionName (ToolChain.Lattice.Diamond.Configuration
method), 468 RunPostConfigurationTasks()	attribute), 427 SectionName (ToolChain.Lattice.Synplify.Configuration
(ToolChain.Xilinx.Vivado.Configuration	attribute), 431
method), 477	SectionName (ToolChain.Mentor.Configuration at-
method), 477	tribute), 459
S	SectionName (ToolChain.Mentor.ModelSim.Configuration
Save() (ToolChain.Altera.Quartus.QuartusProject	attribute), 438
method), 377	SectionName (ToolChain.Mentor.ModelSim.ModelSimPEConfiguration
SaveAndReloadPoCConfiguration() (Base.IHost	attribute), 440
method), 266	$Section Name\ (Tool Chain. Mentor. Model Sim. Model SimSE 32 Configuration and the configuration of the configur$
SDCSourceFileMixIn (class in Parser.FilesParser), 325	attribute), 443
SDCStatement (class in Parser.FilesCodeDOM), 320	SectionName (ToolChain.Mentor.ModelSim.ModelSimSE64Configuration)
SearchPattern (Compiler.ReplaceTask attribute), 281	attribute), 445
$Search Pattern\ (Parser. Rules Code DOM. Replace Statemen$	t SectionName (ToolChain.Mentor.QuestaSim.Configuration
attribute), 328	attribute), 456
SearchPattern (Parser.RulesParser.ReplaceRuleMixIn	SectionName (ToolChain.PoC.Configuration attribute),
attribute), 331	461 SectionName (TealChain Supergray Configuration at
SECTCRE (lib.ExtendedConfigParser.ExtendedConfigPa	tribute), 463
attribute), 508	SectionName (ToolChain.ToolConfiguration attribute),
Section (ToolChain.EditionDescription attribute), 495 SectionName (Parser.FilesCodeDOM.InterpolateLiteral	494
attribute), 321	SectionName (ToolChain.VendorConfiguration at-
SectionName (ToolChain.Aldec.ActiveHDL.Configuration	
attribute), 350	SectionName (ToolChain.Xilinx.Configuration at-

tribute), 486	SendBoundary() (Base.Executable.Executable
SectionName (ToolChain.Xilinx.ISE.Configuration at-	method), 255
tribute), 468 SectionName (ToolChain.Xilinx.Vivado.Configuration	SendBoundary() (ToolChain.Aldec.ActiveHDL.VHDLCompiler method), 353
attribute), 477	SendBoundary() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
sections() (lib.ExtendedConfigParser.ExtendedConfigPar	
method), 510	$Send Boundary () \ (Tool Chain. Aldec. Active HDL. VHDL Standal one Simulator Chain. Aldec. Active HDL Standal one Simulator Chain. Aldec. Active Chain. $
Select() (ToolChain.Mentor.ModelSim.Selector	method), 354
method), 446 Selector (class in ToolChain.Mentor.ModelSim), 446	SendBoundary() (ToolChain.Aldec.RivieraPRO.VHDLCompiler method), 360
Send() (Base.Executable.Executable method), 255	SendBoundary() (ToolChain.Aldec.RivieraPRO.VHDLLibraryTool
Send() (ToolChain.Aldec.ActiveHDL.VHDLCompiler	method), 358
method), 353	SendBoundary() (ToolChain.Aldec.RivieraPRO.VHDLSimulator
Send() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool method), 352	method), 361 SendBoundary() (ToolChain.Altera.Quartus.Map
Send() (ToolChain.Aldec.ActiveHDL.VHDLStandaloneS	• "
method), 354	SendBoundary() (ToolChain.Altera.Quartus.TclShell
Send() (ToolChain.Aldec.RivieraPRO.VHDLCompiler	method), 377
method), 360 Send() (ToolChain.Aldec.RivieraPRO.VHDLLibraryToo	SendBoundary() (ToolChain.GHDL.GHDL method),  387
method), 358	SendBoundary() (ToolChain.GHDL.GHDLAnalyze
Send() (ToolChain.Aldec.RivieraPRO.VHDLSimulator	method), 389
method), 361	SendBoundary() (ToolChain.GHDL.GHDLElaborate
Send() (ToolChain.Altera.Quartus.Map method), 376 Send() (ToolChain.Altera.Quartus.TclShell method),	method), 392 SendBoundary() (ToolChain.GHDL.GHDLRun
377	method), 395
Send() (ToolChain.GHDL.GHDL method), 387	SendBoundary() (ToolChain.Git.GitConfig method),
Send() (ToolChain.GHDL.GHDLAnalyze method),	410
389 Send() (ToolChain.GHDL.GHDLElaborate method),	SendBoundary() (ToolChain.Git.GitDescribe method), 409
392	SendBoundary() (ToolChain.Git.GitRevList method),
Send() (ToolChain.GHDL.GHDLRun method), 395	408
Send() (ToolChain.Git.GitConfig method), 410	SendBoundary() (ToolChain.Git.GitRevParse method),
Send() (ToolChain.Git.GitDescribe method), 409 Send() (ToolChain.Git.GitRevList method), 408	407 Sand David arriv (Tagli Chain Cit Cit SCM mathed) 406
Send() (ToolChain.Git.GitRevList method), 408 Send() (ToolChain.Git.GitRevParse method), 407	SendBoundary() (ToolChain.Git.GitSCM method), 406 SendBoundary() (ToolChain.GNU.Make method), 398
Send() (ToolChain.Git.GitSCM method), 406	SendBoundary() (ToolChain.GTKWave.GTKWave
Send() (ToolChain.GNU.Make method), 398	method), 402
Send() (ToolChain.GTKWave.GTKWave method), 402	SendBoundary() (ToolChain.Intel.Quartus.Map
Send() (ToolChain.Intel.Quartus.Map method), 422 Send() (ToolChain.Lattice.Diamond.Synth method),	method), 422 SendBoundary() (ToolChain.Lattice.Diamond.Synth
429	method), 429
$Send () \ \ (Tool Chain. Mentor. Model Sim. VHDL Compiler$	$Send Boundary () \ (Tool Chain. Mentor. Model Sim. VHDL Compiler$
method), 451	method), 451
method), 448	SendBoundary() (ToolChain.Mentor.ModelSim.VHDLLibraryTool method), 448
Send() (ToolChain.Mentor.ModelSim.VHDLSimulator	SendBoundary() (ToolChain.Mentor.ModelSim.VHDLSimulator
method), 454	method), 454
Send() (ToolChain.Windows.Cmd method), 465	SendBoundary() (ToolChain.Windows.Cmd method),
Send() (ToolChain.Xilinx.ISE.CoreGenerator method), 473	465 SendBoundary() (ToolChain.Xilinx.ISE.CoreGenerator
Send() (ToolChain.Xilinx.ISE.Fuse method), 470	method), 473
Send() (ToolChain.Xilinx.ISE.ISESimulator method),	SendBoundary() (ToolChain.Xilinx.ISE.Fuse method),
471	470
Send() (ToolChain.Xilinx.ISE.Xst method), 472 Send() (ToolChain.Xilinx.Vivado.Synth method), 482	SendBoundary() (ToolChain.Xilinx.ISE.ISESimulator method), 471
Send() (ToolChain.Xilinx.Vivado.XElab method), 482	SendBoundary() (ToolChain.Xilinx.ISE.Xst method),
Send() (ToolChain.Xilinx.Vivado.XSim method), 481	472

• •	Simulator (class in Simulator.ModelSimSimulator), 338
method), 482 SendBoundary() (ToolChain.Xilinx.Vivado.XElab	Simulator (class in Simulator.QuestaSimulator), 340
• "	Simulator (class in Simulator. Vivado Simulator), 341
method), 480 SendBoundary() (ToolChain.Xilinx.Vivado.XSim	
• "	Simulator (module), 332
method), 481	Simulator Adapters  Pro compilation 55
Series (DataBase.Config.Device attribute), 290	Pre-compilation, 55
set() (lib.ExtendedConfigParser.ExtendedConfigParser	Simulator.ActiveHDLSimulator (module), 332
method), 510	Simulator.CocotbSimulator (module), 333
setdefault() (lib.ExtendedConfigParser.ExtendedConf	
method), 510	Simulator.ISESimulator (module), 337
setdefault() (lib.ExtendedConfigParser.ExtendedSectionF method), 507	
SettingsFile (class in Base.Project), 263	Simulator.QuestaSimulator (module), 340 Simulator.RivieraPROSimulator (module), 341
Severity (Base.Logging.LogEntry attribute), 256	Simulator.VivadoSimulator (module), 341
Severity (class in Base.Logging), 256	SimulatorException, 343
Shared (class in Base.Shared), 265	SimulatorException, 343 SimulatorFilter() (in module ToolChain.Xilinx.ISE),
ShortCommandArgument (class in Base.Executable),	475
246	SimulatorFilter() (in module ToolChain.Xilinx.Vivado),
ShortFlagArgument (class in Base.Executable), 248	484
ShortName (DataBase.Config.Device attribute), 290	SkipableCommonException, 243
ShortTupleArgument (class in Base.Executable), 253	SkipableCompilerException, 280
ShortValuedFlagArgument (class in Base.Executable), 253	SkipableException, 243
250	SkipableSimulatorException, 343
ShortValuedFlagListArgument (class in	SkipConfigurationException, 488
Base.Executable), 251	Solution (class in DataBase.Solution), 306
Simulate (Simulator.SimulationState attribute), 345	SolutionNames (DataBase.Solution, 300  SolutionNames (DataBase.Solution.Repository at-
Simulate() (ToolChain.Aldec.ActiveHDL.VHDLStandale	•
method), 353	Solutions (DataBase.Solution.Repository attribute),
Simulate() (ToolChain.Aldec.RivieraPRO.VHDLSimulat	
method), 360	sort() (Base.Executable.CommandLineArgumentList
Simulate() (ToolChain.Mentor.ModelSim.VHDLSimulat	· · · · · · · · · · · · · · · · · · ·
method), 453	Source (DataBase.Entity.EntityTypes attribute), 291
Simulate() (ToolChain.Xilinx.ISE.ISESimulator	SourceCodePosition (class in lib.Parser), 513
method), 471	SourceFile (class in Base.Project), 263
Simulate() (ToolChain.Xilinx.Vivado.XSim method),	SourcePath (Compiler.CopyTask attribute), 280
481	SourcePath (Parser.RulesCodeDOM.CopyStatement at-
Simulation (Base.Project.Environment attribute), 259	tribute), 328
SimulationError (DataBase.TestCase.SimulationStatus	SourcePath (Parser.RulesParser.CopyRuleMixIn
attribute), 311	attribute), 331
SimulationFailed (DataBase.TestCase.SimulationStatus	SpaceChars (lib.Parser.Tokenizer.TokenKind attribute),
attribute), 311	515
SimulationGUIRun (DataBase.TestCase.SimulationStatu	sSpaceToken (class in lib.Parser), 514
attribute), 311	Spartan (DataBase.Config.XilinxFamilies attribute),
SimulationNoAsserts (DataBase.TestCase.SimulationSta	· ·
attribute), 311	Spartan3 (DataBase.Config.XilinxDevices attribute),
SimulationResult (class in Simulator), 345	287
SimulationState (class in Simulator), 344	Spartan6 (DataBase.Config.XilinxDevices attribute),
SimulationStatus (class in DataBase.TestCase), 311	287
SimulationSteps (class in Simulator), 344	SpeedGrade (DataBase.Config.Device attribute), 290
$Simulation Success \ (Data Base. Test Case. Simulation Status S$	SpeedGrade (ToolChain.Lattice.Diamond.SynthesisArgumentFile
attribute), 311	attribute), 429
Simulator (class in Simulator), 345	ST (DataBase.Config.AlteraSubTypes attribute), 288
Simulator (class in Simulator.ActiveHDLSimulator),	StandardEdition (ToolChain.Aldec.ActiveHDL.ActiveHDLEditions
332	
	attribute), 348
Simulator (class in Simulator.CocotbSimulator), 333	attribute), 348 StandardEdition (ToolChain.Aldec.ActiveHDL.AldecActiveHDLEditions
Simulator (class in Simulator.CocotbSimulator), 333 Simulator (class in Simulator.GHDLSimulator), 335 Simulator (class in Simulator.ISESimulator), 337	attribute), 348

```
StartProcess() (Base.Executable.Executable method),
                                                                method), 481
                                                       StartTime (DataBase.TestCase.SuiteMixIn attribute),
StartProcess() (ToolChain.Aldec.ActiveHDL.VHDLCompiler
                                                                313
         method), 353
                                                       StartTime
                                                                    (DataBase.TestCase.SynthesisSuite
StartProcess() (ToolChain.Aldec.ActiveHDL.VHDLLibraryTool
                                                                tribute), 314
         method), 352
                                                       StartTime (DataBase.TestCase.TestSuite attribute), 314
StartProcess() \ (ToolChain.Aldec.Active HDL.VHDLS tand \textbf{Shart} \textbf{ASinculation} \ at a Base. Test Case. Suite MixIn method), \\
         method), 354
                                                                313
StartProcess() (ToolChain.Aldec.RivieraPRO.VHDLComplantTimer() (DataBase.TestCase.Synthesis method),
         method), 360
                                                                315
StartProcess() \ (ToolChain.Aldec.RivieraPRO.VHDLLibra \textbf{Sydio} \textbf{Toller}()
                                                                          (DataBase.TestCase.SynthesisSuite
                                                                method), 314
         method), 358
StartProcess() (ToolChain.Aldec.RivieraPRO.VHDLSimuStartTimer()
                                                                    (DataBase.TestCase.TestBase method),
                                                                314
         method), 361
                                                      StartTimer() (DataBase.TestCase TestCase method),
StartProcess()
                      (ToolChain.Altera.Quartus.Map
         method), 376
                                                                315
StartProcess()
                  (ToolChain.Altera.Quartus.TclShell
                                                       StartTimer() (DataBase.TestCase.TestSuite method),
         method), 377
                                                                314
StartProcess() (ToolChain.GHDL.GHDL method), 387
                                                       StarWildCard (class in DataBase.Entity), 297
                                                       State (ToolChain.Aldec.ActiveHDL.Configuration at-
StartProcess()
                   (ToolChain.GHDL.GHDLAnalyze
         method), 389
                                                                tribute), 350
StartProcess()
                                                       State (ToolChain.Aldec.Configuration attribute), 363
                  (ToolChain.GHDL.GHDLElaborate
         method), 392
                                                       State (ToolChain.Aldec.RivieraPRO.Configuration at-
StartProcess() (ToolChain.GHDL.GHDLRun method),
                                                                tribute), 356
         395
                                                       State (ToolChain.Altera.Configuration attribute), 380
StartProcess() (ToolChain.Git.GitConfig method), 410
                                                       State (ToolChain.Altera.ModelSim.AlteraEditionConfiguration
StartProcess() (ToolChain.Git.GitDescribe method),
                                                                attribute), 368
                                                       State (ToolChain.Altera.ModelSim.AlteraStarterEditionConfiguration
StartProcess() (ToolChain.Git.GitRevList method), 408
                                                                attribute), 371
StartProcess() (ToolChain.Git.GitRevParse method),
                                                       State (ToolChain.Altera.ModelSim.Configuration at-
         407
                                                                tribute), 366
StartProcess() (ToolChain.Git.GitSCM method), 406
                                                       State
                                                               (ToolChain.Altera.Quartus.Configuration
StartProcess() (ToolChain.GNU.Make method), 398
                                                                tribute), 374
StartProcess()
                    (ToolChain.GTKWave.GTKWave
                                                       State (ToolChain.Configuration attribute), 489
                                                       State (ToolChain.GHDL.Configuration attribute), 383
StartProcess() (ToolChain.Intel.Quartus.Map method),
                                                       State (ToolChain.Git.Configuration attribute), 404
         422
                                                       State (ToolChain.GTKWave.Configuration attribute),
StartProcess()
                                                                 400
                   (ToolChain.Lattice.Diamond.Synth
         method), 429
                                                       State (ToolChain.Intel.Configuration attribute), 425
StartProcess() (ToolChain.Mentor.ModelSim.VHDLCompState
                                                              (ToolChain.Intel.ModelSim.Configuration at-
         method), 451
                                                                tribute), 413
StartProcess() (ToolChain.Mentor.ModelSim.VHDLLibraStateo(ToolChain.Intel.ModelSim.IntelEditionConfiguration
                                                                attribute), 415
         method), 448
StartProcess() (ToolChain.Mentor.ModelSim.VHDLSimuSutatte (ToolChain.Intel.ModelSim.IntelStarterEditionConfiguration
         method), 454
                                                                attribute), 418
StartProcess() (ToolChain.Windows.Cmd method), 465
                                                       State (ToolChain.Intel.Quartus.Configuration attribute),
                (ToolChain.Xilinx.ISE.CoreGenerator
StartProcess()
         method), 473
                                                       State (ToolChain.Lattice.Configuration attribute), 434
StartProcess() (ToolChain.Xilinx.ISE.Fuse method),
                                                       State (ToolChain.Lattice.Diamond.Configuration at-
         470
                                                                tribute), 427
StartProcess()
                 (ToolChain.Xilinx.ISE.ISESimulator
                                                                   (ToolChain.Lattice.Synplify.Configuration
                                                       State
         method), 471
                                                                attribute), 431
StartProcess() (ToolChain.Xilinx.ISE.Xst method), 472
                                                       State (ToolChain.Mentor.Configuration attribute), 459
StartProcess()
                     (ToolChain.Xilinx.Vivado.Synth
                                                       State (ToolChain.Mentor.ModelSim.Configuration at-
         method), 483
                                                                tribute), 438
                     (ToolChain.Xilinx.Vivado.XElab
StartProcess()
                                                       State \ (Tool Chain. Mentor. Model Sim. Model Sim PEC on figuration
         method), 480
                                                                attribute), 440
StartProcess()
                     (ToolChain.Xilinx.Vivado.XSim
                                                       State (ToolChain.Mentor.ModelSim.ModelSimSE32Configuration
```

attribute), 443	Stratix4 (DataBase.Config.AlteraDevices attribute),
$State \ (Tool Chain. Mentor. Model Sim. Model Sim SE 64 Confidence of the Confiden$	
attribute), 445	Stratix5 (DataBase.Config.AlteraDevices attribute),
State (ToolChain.Mentor.QuestaSim.Configuration at-	286
tribute), 456 State (ToolChain.PoC.Configuration attribute), 461	StringArgument (class in Base.Executable), 247 StringListArgument (class in Base.Executable), 247
State (ToolChain.Foc.Configuration attribute), 401 State (ToolChain.Synopsys.Configuration attribute),	StringListArgument (class in Base.Executable), 247 StringLiteral (class in lib.CodeDOM), 503
463	StringToken (class in lib.Parser), 515
State (ToolChain.ToolConfiguration attribute), 494	StudentEdition (ToolChain.Aldec.ActiveHDL.AldecActiveHDLEditions
State (ToolChain. VendorConfiguration attribute), 492	attribute), 348
State (ToolChain.Xilinx.Configuration attribute), 486	SubDirectoryExpression (class in
State (ToolChain.Xilinx.ISE.Configuration attribute),	Parser.FilesCodeDOM), 318
468	$Sub Parsers \ (lib.py Attribute. Arg Parse Attributes. Arg Parse Mixin$
State (ToolChain.Xilinx.Vivado.Configuration at-	attribute), 519
tribute), 477	SubTypes (class in DataBase.Config), 287
Statement (class in lib.CodeDOM), 504	Success (Compiler.CompileResult attribute), 282
Statements (lib.CodeDOM.BlockStatement attribute),	SuccessCount (DataBase.TestCase.SynthesisGroup at-
504	tribute), 313
Statements (lib.CodeDOM.ConditionalBlockStatement attribute), 504	SuccessCount (DataBase.TestCase.SynthesisSuite attribute), 314
Statements (Parser.FilesCodeDOM.Document at-	SuiteMixIn (class in DataBase.TestCase), 313
tribute), 323	SuperToken (class in lib.Parser), 514
Statements (Parser.FilesCodeDOM.ElseIfStatement attribute), 323	Supported Simulators  Programmilation 50
Statements (Parser.FilesCodeDOM.ElseStatement at-	Pre-compilation, 50 SwitchArgumentAttribute (class in
tribute), 323	lib.pyAttribute.ArgParseAttributes), 518
Statements (Parser.FilesCodeDOM.IfStatement at-	SX (DataBase.Config.AlteraSubTypes attribute), 288
tribute), 322	SXT (DataBase.Config.XilinxSubTypes attribute), 289
Statements (Parser.RulesCodeDOM.Document at-	SynopsysDesignConstraintFile (class in
tribute), 330	ToolChain.Synopsys), 464
Statements (Parser.RulesCodeDOM.FileStatement at-	SynopsysException, 462
tribute), 329	SynplifyException, 430
Statements (Parser.RulesCodeDOM.PostProcessRulesSta	
attribute), 330	Synth (class in ToolChain.Xilinx.Vivado), 481
Statements (Parser.RulesCodeDOM.PreProcessRulesState attribute), 329	teSnyenth.Executable (class in ToolChain.Lattice.Diamond), 428
Statements (Parser.RulesCodeDOM.ProcessRulesBlockS	
	482
Status (DataBase.TestCase.Synthesis attribute), 315	Synth.SwitchLogFile (class in
Status (DataBase.TestCase.TestBase attribute), 314	ToolChain.Xilinx.Vivado), 482
Status (DataBase.TestCase.TestCase attribute), 315	Synth.SwitchMode (class in ToolChain.Xilinx.Vivado),
StopTimer() (DataBase.TestCase.SuiteMixIn method),	482
313	Synth.SwitchProjectFile (class in
StopTimer() (DataBase.TestCase.Synthesis method),	ToolChain.Lattice.Diamond), 428
315	Synth.SwitchSourceFile (class in
StopTimer() (DataBase.TestCase.SynthesisSuite	ToolChain.Xilinx.Vivado), 482
method), 314	Synthesis (Base.Project.Environment attribute), 259
StopTimer() (DataBase.TestCase.TestBase method), 314	Synthesis (class in DataBase.TestCase), 315 SynthesisArgumentFile (class in
StopTimer() (DataBase.TestCase.TestCase method),	ToolChain.Lattice.Diamond), 429
315	Synthesises (DataBase.TestCase.SynthesisGroup at-
StopTimer() (DataBase.TestCase.TestSuite method),	tribute), 313
314	Synthesises (DataBase.TestCase.SynthesisSuite at-
Stratix (DataBase.Config.AlteraFamilies attribute), 285	tribute), 314
Stratix10 (DataBase.Config.AlteraDevices attribute),	SynthesisGroup (class in DataBase.TestCase), 312
286	SynthesisSuite (class in DataBase.TestCase), 314
Stratix2 (DataBase.Config.AlteraDevices attribute),	SystemError (DataBase.TestCase.CompileStatus
286	attribute), 311

SystemError (DataBase.TestCase.SimulationStatus at-	Terminate() (ToolChain.Xilinx.ISE.ISESimulator
tribute), 311	method), 471
Т	Terminate() (ToolChain.Xilinx.ISE.Xst method), 472
	Terminate() (ToolChain.Xilinx.Vivado.Synth method), 483
T (DataBase.Config.XilinxSubTypes attribute), 289	Terminate() (ToolChain.Xilinx.Vivado.XElab method),
T_SORTNET_IMPL (C type), 188	480
TclFile (DataBase.Entity.VivadoNetlist attribute), 304	Terminate() (ToolChain.Xilinx.Vivado.XSim method),
TclShell (class in ToolChain.Altera.Quartus), 376	481
TclShell.Executable (class in	
ToolChain.Altera.Quartus), 376	TestBase (class in DataBase TestCase), 314
TclShell.SwitchShell (class in	Testbench (class in DataBase.Entity), 300
ToolChain.Altera.Quartus), 376	Testbench (DataBase.Entity.EntityTypes attribute), 291
Terminate() (Base.Executable.Executable method), 255	Testbench (DataBase.TestCase.TestCase attribute), 315
Terminate() (ToolChain.Aldec.ActiveHDL.VHDLCompi	letestbenches (Database.Entity.AskwildCard attribute),
method), 353	298
Terminate() (ToolChain.Aldec.ActiveHDL.VHDLLibrar	
method), 352	297
Terminate() (ToolChain.Aldec.ActiveHDL.VHDLStanda	Ides then class (DataBase. Entity. WildCard attribute), 296
method), 354	TestbenchKind (class in DataBase.Entity), 292
Terminate() (ToolChain.Aldec.RivieraPRO.VHDLComp	ilestCase (class in DataBase.TestCase), 315
method), 360	TestCases (DataBase.TestCase.TestGroup attribute),
$Terminate() \ (Tool Chain. Aldec. Riviera PRO. VHDLL ibrar$	
method), 358	TestCases (DataBase.TestCase.TestSuite attribute), 314
Terminate() (ToolChain.Aldec.RivieraPRO.VHDLSimulation of the Control of the Cont	atTestGroup (class in DataBase.TestCase), 312
method), 361	TestGroup (DataBase.TestCase.Synthesis attribute),
Terminate() (ToolChain.Altera.Quartus.Map method),	315
376	TestGroup (DataBase.TestCase.TestBase attribute), 314
Terminate() (ToolChain.Altera.Quartus.TclShell	TestGroup (DataBase.TestCase.TestCase attribute), 315
method), 377	TestSuite (class in DataBase.TestCase), 313
Terminate() (ToolChain.GHDL.GHDL method), 387	TestSuite (Simulator.ActiveHDLSimulator.Simulator
Terminate() (ToolChain.GHDL.GHDLAnalyze	attribute), 333
method), 390	TestSuite (Simulator.CocotbSimulator.Simulator
Terminate() (ToolChain.GHDL.GHDLElaborate	attribute), 334
method), 393	TestSuite (Simulator.GHDLSimulator.Simulator
Terminate() (ToolChain.GHDL.GHDLRun method),	attribute), 336
396	TestSuite (Simulator.ISESimulator.Simulator attribute),
Terminate() (ToolChain.Git.GitConfig method), 410	337
Terminate() (ToolChain.Git.GitDescribe method), 409	TestSuite (Simulator.ModelSimSimulator.Simulator at-
Terminate() (ToolChain.Git.GitBescribe method), 408	tribute), 339
Terminate() (ToolChain.Git.GitRevParse method), 407	TestSuite (Simulator.QuestaSimulator.Simulator
Terminate() (ToolChain.Git.GitSCM method), 406	attribute), 340
Terminate() (ToolChain.GNU.Make method), 398	TestSuite (Simulator.Simulator attribute), 345
Terminate() (ToolChain.GTKWave.GTKWave	TestSuite (Simulator.VivadoSimulator.Simulator
method), 402	attribute), 342
Terminate() (ToolChain.Intel.Quartus.Map method),	Text (lib.CodeDOM.CommentLine attribute), 505
423	Third-Party Libraries, 202
Terminate() (ToolChain.Lattice.Diamond.Synth	Cocotb, 203
· · · · · · · · · · · · · · · · · · ·	OSVVM, 203
method), 429	
Terminate() (ToolChain.Mentor.ModelSim.VHDLCompi	UVVM, 203
method), 451	
Terminate() (ToolChain.Mentor.ModelSim.VHDLLibrar	y 1001 V Olit, 204  to simple str() (Rose Project File Types method) 250
method), 448	to_simple_str() (Base.Project.FileTypes method), 259
Terminate() (ToolChain.Mentor.ModelSim.VHDLSimula	ntor_simple_su() (Database.Entity.Daseriags inethod),
method), 454	292 to cimple str() (DataPass Entity NotlictVind method)
Terminate() (ToolChain.Windows.Cmd method), 465	to_simple_str() (DataBase.Entity.NetlistKind method),
Terminate() (ToolChain.Xilinx.ISE.CoreGenerator	294  (Data Paga Fration Tageth on all Vind
method), 473	to_simple_str() (DataBase.Entity.TestbenchKind
Terminate() (ToolChain.Xilinx.ISE.Fuse method), 470	method), 293

to_simple_str() (Simulator.SimulationSteps method), 344	tribute), 274 TOOL_CHAIN (Compiler.XCOCompiler.Compiler at-
to_time() (in module Base.Shared), 266	tribute), 276
ToArgumentList() (Base.Executable.CommandLineArgumethod), 254	tribute), 278
Token (class in lib.Parser), 514	TOOL_CHAIN (Simula-
Tokenizer (class in lib.Parser), 515	tor.ActiveHDLSimulator.Simulator at-
Tokenizer.TokenKind (class in lib.Parser), 515	tribute), 332
Tool (Base.Project.Project attribute), 261	TOOL_CHAIN (Simulator.CocotbSimulator.Simulator
TOOL (Base.Shared.Shared attribute), 265	attribute), 334
Tool (class in Base.Project), 259	TOOL_CHAIN (Simulator.GHDLSimulator.Simulator
TOOL (Compiler.Compiler attribute), 283	attribute), 335
TOOL (Compiler.ISECompiler.Compiler attribute), 267	TOOL_CHAIN (Simulator.ISESimulator.Simulator attribute), 337
TOOL (Compiler.LSECompiler.Compiler attribute),	TOOL_CHAIN (Simula-
269	tor.ModelSimSimulator.Simulator attribute),
TOOL(Compiler. Quartus Compiler. Compiler attribute),	338
271	$TOOL\_CHAIN\ (Simulator.QuestaSimulator.Simulator$
TOOL (Compiler.VivadoCompiler.Compiler attribute),	attribute), 340
272	TOOL_CHAIN (Simulator.Simulator attribute), 346
TOOL (Compiler.XCICompiler.Compiler attribute), 274	TOOL_CHAIN (Simulator.VivadoSimulator.Simulator attribute), 341
TOOL (Compiler.XCOCompiler.Compiler attribute),	ToolChain (Base.Project.Project attribute), 260
276	ToolChain (class in Base.Project), 259
TOOL (Compiler.XSTCompiler.Compiler attribute), 278	ToolChain (DataBase.Solution.VirtualProject attribute), 309
Tool (DataBase.Solution.VirtualProject attribute), 309	ToolChain (module), 347
TOOL (Simulator.ActiveHDLSimulator.Simulator at-	ToolChain (ToolChain.Altera.Quartus.QuartusProject
tribute), 332	attribute), 378
TOOL (Simulator.CocotbSimulator.Simulator attribute), 334	ToolChain (ToolChain.Xilinx.ISE.ISEProject attribute), 474
TOOL (Simulator.GHDLSimulator.Simulator attribute), 335	ToolChain (ToolChain.Xilinx.Vivado.VivadoProject attribute), 483
TOOL (Simulator.ISESimulator.Simulator attribute),	ToolChain.Aldec (module), 347
337	ToolChain.Aldec.ActiveHDL (module), 347
TOOL (Simulator.ModelSimSimulator.Simulator at-	ToolChain.Aldec.RivieraPRO (module), 354
tribute), 338	ToolChain.Altera (module), 363
TOOL (Simulator.QuestaSimulator.Simulator at-	ToolChain.Altera.ModelSim (module), 364
tribute), 340	ToolChain.Altera.Quartus (module), 372
TOOL (Simulator.Simulator attribute), 346	ToolChain.GHDL (module), 381
TOOL (Simulator.VivadoSimulator.Simulator at-	ToolChain.Git (module), 402
tribute), 341	ToolChain.GNU (module), 397
Tool (ToolChain.Altera.Quartus.QuartusProject at-	ToolChain.GTKWave (module), 398
tribute), 378	ToolChain.Intel (module), 411
Tool (ToolChain.Xilinx.ISE.ISEProject attribute), 474	ToolChain.Intel.ModelSim (module), 411
Tool (ToolChain.Xilinx.Vivado.VivadoProject at-	ToolChain.Intel.Quartus (module), 419
tribute), 483	ToolChain.Lattice (module), 425
TOOL_CHAIN (Base.Shared.Shared attribute), 265	ToolChain.Lattice.ActiveHDL (module), 425
TOOL_CHAIN (Compiler.Compiler attribute), 283	ToolChain.Lattice.Diamond (module), 425
TOOL_CHAIN (Compiler.ISECompiler.Compiler at-	ToolChain.Lattice.Synplify (module), 430
tribute), 267	ToolChain.Mentor (module), 435
TOOL_CHAIN (Compiler.LSECompiler.Compiler at-	ToolChain.Mentor.ModelSim (module), 435
tribute), 269	ToolChain.Mentor.QuestaSim (module), 454
TOOL_CHAIN (Compiler.QuartusCompiler.Compiler	ToolChain.PoC (module), 459
attribute), 271	ToolChain.Synopsys (module), 462
TOOL_CHAIN (Compiler.VivadoCompiler.Compiler	ToolChain.Windows (module), 464
attribute), 272	ToolChain.Xilinx (module), 466
TOOL CHAIN (Compiler XCICompiler Compiler at-	LOOK DAIN XIIINX INE (MODIIIE) 466

ToolChain.Xilinx.Vivado (module), 475	UnequalExpression (class in lib.CodeDOM), 500
ToolChainException, 487	Unknown (DataBase.Config.GenericDevices attribute),
ToolConfiguration (class in ToolChain), 492 ToolMixIn (class in ToolChain), 488	286 Unknown (DataBase.Config.GenericFamilies at-
ToolMixIn (class in ToolChain,Xilinx,Vivado), 478	tribute), 285
ToolName (ToolChain.Mentor.ModelSim.Selector at-	Unknown (DataBase.Config.GenericSubTypes at-
tribute), 446	tribute), 288
ToolName (ToolChain.ToolSelector attribute), 495	Unknown (DataBase.Config.Packages attribute), 289
ToolSelector (class in ToolChain), 495	Unknown (DataBase.Config.Vendors attribute), 284
TopLevel (DataBase.Entity.CocoTestbench attribute),	Unknown (DataBase.Entity.EntityTypes attribute), 291
301	Unknown (DataBase.Entity.Visibility attribute), 294
TopLevel (ToolChain.Lattice.Diamond.SynthesisArgume	
attribute), 429 TQG (DataBase.Config.Packages attribute), 289	tribute), 311 Unknown (DataBase.TestCase.SimulationStatus
TryRun() (Compiler.Compiler method), 282	attribute), 311
TryRun() (Compiler.ISECompiler.Compiler method),	Unregister() (DataBase.Solution.Solution method), 306
268	update() (lib.ExtendedConfigParser.ExtendedConfigParser
TryRun() (Compiler.LSECompiler.Compiler method),	method), 510
270	$update() \ (lib. Extended Config Parser. Extended Section Proxy$
TryRun() (Compiler.QuartusCompiler.Compiler	method), 507
method), 271	UpdateCache() (lib.ExtendedConfigParser.ExtendedInterpolation
TryRun() (Compiler.VivadoCompiler.Compiler	method), 507
method), 273 TryRun() (Compiler.XCICompiler.Compiler method),	UpdateConfiguration() (ToolChain.Configurator method), 496
275	UpdateStatus() (DataBase.TestCase.Synthesis method),
TryRun() (Compiler.XCOCompiler.Compiler method),	315
277	UpdateStatus() (DataBase.TestCase.TestCase method),
TryRun() (Compiler.XSTCompiler.Compiler method),	315
278	UserConstraintFile (class in ToolChain.Xilinx.ISE),
TryRun() (Simulator.ActiveHDLSimulator.Simulator	474
method), 333	UVVM
TryRun() (Simulator.CocotbSimulator.Simulator method), 334	Pre-compilation, 54 Third-Party Libraries, 203
TryRun() (Simulator.GHDLSimulator.Simulator	Time-raity Libraries, 203
method), 336	V
TryRun() (Simulator.ISESimulator.Simulator method),	Value (Base.Executable.CommandArgument attribute),
337	246
TryRun() (Simulator.ModelSimSimulator.Simulator	Value (Base.Executable.ExecutableArgument at-
method), 339	tribute), 245
TryRun() (Simulator.QuestaSimulator.Simulator	Value (Base.Executable.FlagArgument attribute), 248
method), 340 TryRun() (Simulator.Simulator method), 346	Value (Base.Executable.LongCommandArgument at-
TryRun() (Simulator.Simulator method), 340  TryRun() (Simulator.VivadoSimulator.Simulator	tribute), 246
method), 342	Value (Base.Executable.LongFlagArgument attribute), 249
TryWrite() (Base.Logging.Logger method), 257	Value (Base.Executable.LongTupleArgument at-
TupleArgument (class in Base.Executable), 252	tribute), 253
TXT (DataBase.Config.XilinxSubTypes attribute), 289	Value (Base.Executable.LongValuedFlagArgument at-
11	tribute), 250
U	Value (Base.Executable.LongValuedFlagListArgument
U (DataBase.Config.LatticeSubTypes attribute), 288	attribute), 252
U (DataBase.Config.Packages attribute), 289	Value (Base.Executable.PathArgument attribute), 248
UCFSourceFileMixIn (class in Parser.FilesParser), 325	Value (Base.Executable.ShortCommandArgument at-
UCFStatement (class in Parser.FilesCodeDOM), 320 UM (DataBase.Config.LatticeSubTypes attribute), 288	tribute), 246 Value (Base.Executable.ShortFlagArgument attribute),
UnaryExpression (class in lib.CodeDOM), 499	248
Unchanged (ToolChain.ChangeState attribute), 488	Value (Base.Executable.ShortTupleArgument at-
Unconfigured (ToolChain.ConfigurationState attribute),	tribute), 253
488	

Value (Base.Executable.ShortValuedFlagArgument at-	Version (ToolChain.GHDL.GHDLAnalyze attribute),
tribute), 250	390
Value (Base.Executable.ShortValuedFlagListArgument attribute), 251	Version (ToolChain.GHDL.GHDLElaborate attribute), 393
Value (Base.Executable.StringArgument attribute), 247	Version (ToolChain.GHDL.GHDLRun attribute), 396
Value (Base.Executable.StringListArgument attribute), 247	401
Value (Base.Executable.TupleArgument attribute), 253	versionCheck() (lib.Functions.Exit class method), 511
Value (Base.Executable.ValuedFlagArgument attribute), 249	VhCompFilter() (in module ToolChain.Xilinx.ISE), 475
Value (Base.Executable.ValuedFlagListArgument attribute), 251	VHDL2002 (Base.Project.VHDLVersion attribute), 260 VHDL2008 (Base.Project.VHDLVersion attribute), 260
Value (Base.Executable.WindowsCommandArgument attribute), 247	VHDL87 (Base.Project.VHDLVersion attribute), 260 VHDL93 (Base.Project.VHDLVersion attribute), 260
Value (Base.Executable.WindowsFlagArgument	VHDL_VERSION (Base.Shared.Shared attribute), 265
attribute), 249	VHDL_VERSION (Compiler.Compiler attribute), 282
Value (Base.Executable.WindowsTupleArgument attribute), 254	VHDL_VERSION (Compiler.ISECompiler.Compiler attribute), 268
Value (Base.Executable.WindowsValuedFlagArgument attribute), 251	VHDL_VERSION (Compiler.LSECompiler.Compiler attribute), 270
Value (Base.Executable.WindowsValuedFlagListArgum	
attribute), 252	piler.QuartusCompiler.Compiler attribute),
Value (lib.CodeDOM.IntegerLiteral attribute), 504	272
Value (lib.CodeDOM.StringLiteral attribute), 503	VHDL_VERSION (Com-
value (lib.Parser.EmptyChoiseParserResult attribute), 513	piler.VivadoCompiler.Compiler attribute), 273
value (lib.Parser.GreedyMatchingParserResult attribute), 513	VHDL_VERSION (Compiler.XCICompiler.Compiler attribute), 275
value (lib.Parser.MatchingParserResult attribute), 513	VHDL_VERSION (Compiler.XCOCompiler.Compiler
value (lib.Parser.MismatchingParserResult attribute),	attribute), 277
513	VHDL_VERSION (Compiler.XSTCompiler.Compiler
ValuedFlagArgument (class in Base.Executable), 249	attribute), 279
ValuedFlagListArgument (class in Base.Executable),	VHDL_VERSION (Simula-
251	tor.ActiveHDLSimulator.Simulator at-
ValuedToken (class in lib.Parser), 514	tribute), 333
$values () \ (lib. Extended Config Parser. Extended C$	erVHDL_VERSION (Simula-
method), 510	tor.CocotbSimulator.Simulator attribute),
values() (lib.ExtendedConfigParser.ExtendedSectionPro	xy 334
method), 507	VHDL_VERSION (Simula-
Variable (Parser.FilesCodeDOM.PathStatement attribute), 321	tor.GHDLSimulator.Simulator attribute), 336
VComFilter() (in module	VHDL_VERSION (Simulator.ISESimulator.Simulator
ToolChain.Aldec.ActiveHDL), 354	attribute), 338
VComFilter() (in module	VHDL_VERSION (Simula-
ToolChain.Aldec.RivieraPRO), 361	tor.ModelSimSimulator.Simulator attribute),
VComFilter() (in module	339
ToolChain.Mentor.ModelSim), 454	VHDL_VERSION (Simula-
Vendor (DataBase.Config.Device attribute), 290	tor.QuestaSimulator.Simulator attribute),
Vendor Primitives	341
Pre-compilation, 50	VHDL_VERSION (Simulator.Simulator attribute), 345
VendorConfiguration (class in ToolChain), 491	VHDL_VERSION (Simulator.Simulator attribute), 545
	tor.VivadoSimulator.Simulator attribute),
Verbose (Base Logging Severity attribute) 256	342
Verbose (Base Logging Severity attribute), 256	
VerilogSourceFile (class in Base.Project), 264	VHDLCompiler (class in
VerilogSourceFileMixIn (class in Parser.FilesParser),	ToolChain.Aldec.ActiveHDL), 352
324	VHDLCompiler (class in
VerilogStatement (class in Parser.FilesCodeDOM), 319	ToolChain.Aldec.RivieraPRO), 358
Version (ToolChain.GHDL.GHDL attribute), 384	VHDLCompiler (class in

ToolChain.Mentor.ModelSim), 448		ToolChain.Mentor.ModelSim), 448	
VHDLCompiler.ArgLogFile (class ToolChain.Mentor.ModelSim), 450	in	VHDLCompiler.SwitchFSMVerbosityLevel (class ToolChain.Mentor.ModelSim), 449	in
VHDLCompiler.ArgSourceFile (class	in	VHDLCompiler.SwitchModelSimIniFile (class	in
ToolChain.Aldec.ActiveHDL), 352	111	ToolChain.Mentor.ModelSim), 448	111
VHDLCompiler.ArgSourceFile (class	in	VHDLCompiler.SwitchVHDLLibrary (class	in
ToolChain.Aldec.RivieraPRO), 359	111	ToolChain.Aldec.ActiveHDL), 352	111
VHDLCompiler.ArgSourceFile (class	in	VHDLCompiler.SwitchVHDLLibrary (class	in
ToolChain.Mentor.ModelSim), 450	111	ToolChain.Aldec.RivieraPRO), 359	111
	:		i
VHDLCompiler.Executable (class	in	VHDLCompiler.SwitchVHDLLibrary (class	in
ToolChain.Aldec.ActiveHDL), 352		ToolChain.Mentor.ModelSim), 450	
VHDLCompiler.Executable (class	in	VHDLCompiler.SwitchVHDLVersion (class	in
ToolChain.Aldec.RivieraPRO), 359		ToolChain.Aldec.ActiveHDL), 352	
VHDLCompiler.Executable (class	in	VHDLCompiler.SwitchVHDLVersion (class	in
ToolChain.Mentor.ModelSim), 448		ToolChain.Aldec.RivieraPRO), 359	
VHDLCompiler. Flag Disable Focused Expression Cover the content of the content			in
(class in ToolChain.Mentor.ModelSim), 44		ToolChain.Mentor.ModelSim), 450	
VHDL Compiler. Flag Disable Rapid Expression Coverage to the property of the	age	VHDLLibraries (Base.Project.Project attribute), 261	
(class in ToolChain.Mentor.ModelSim), 44	19	VHDLLibraries (DataBase.Solution.VirtualProject	at-
VHDLCompiler.FlagDisableRecognitionOfImplicit	FSM	ResetTrans <b>itibus</b> e), 309	
(class in ToolChain.Mentor.ModelSim), 44	19	VHDLLibraries (ToolChain.Altera.Quartus.Quartusl	Project
VHDLCompiler.FlagDisableRecognitionOfImplicitI			3
(class in ToolChain.Mentor.ModelSim), 44		VHDLLibraries (ToolChain.Xilinx.ISE.ISEProject	at-
VHDLCompiler.FlagDisableRecognitionOfSingleBi			
(class in ToolChain.Mentor.ModelSim), 44		VHDLLibraries (ToolChain.Xilinx.Vivado.VivadoPr	oiect
VHDLCompiler.FlagEnableFocusedExpressionCove			Oject
(class in ToolChain.Mentor.ModelSim), 44			
		VHDLLibrary (class in Base.Project), 261	
VHDLCompiler. Flag Enable Rapid Expression Coverage of the control of the contr		VHDLLibraryReference (class in Parser.FilesParse	er),
		225	
(class in ToolChain.Mentor.ModelSim), 44		325	
VHDL Compiler. Flag Enable Recognition Of Implicit Factors and the property of the property	SMF	R&&HDiahsitiansTool (class	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44	SMF 19	R&MDIahshiansTool (class ToolChain.Aldec.ActiveHDL), 351	
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF	SMF 19 SMT	R&&HIDIahshtiangsTool (class ToolChain.Aldec.ActiveHDL), 351 Fr\ullstDiohsbraryTool (class	in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44	SMF 19 SMT 19	R&&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 ChainsbraryTool (class ToolChain.Aldec.RivieraPRO), 357	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit	SMF 19 SMT 19 FSM	R&MIDIahishiansTool (class ToolChain.Aldec.ActiveHDL), 351 TMIMIDIohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMMDLLibraryTool (class	
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44	SMF 19 SMT 19 FSM	R&&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 ChainsbraryTool (class ToolChain.Aldec.RivieraPRO), 357	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit	SMF 19 SMT 19 FSM	R&MIDIahishiansTool (class ToolChain.Aldec.ActiveHDL), 351 TMIMIDIohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMMDLLibraryTool (class	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44	SMF 19 SMT 19 FSM	R&MIDIahibiansTool (class ToolChain.Aldec.ActiveHDL), 351 TAGMIDIohibraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISGMIDILLibraryTool (class ToolChain.Mentor.ModelSim), 447	in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448	SMF 19 SMT 19 FSM 19 in	R&&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 TrailstDiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISAHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351	in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class	SMF 19 SMT 19 FSM 19 in	R&HDIahshianysTool (class ToolChain.Aldec.ActiveHDL), 351 Th/IHDIohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 IS/IHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class	in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450	SMF 49 SMT 49 FSM 49 in	R&HDIahshianysTool (class ToolChain.Aldec.ActiveHDL), 351 Thill DiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358	in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class	SMF 19 SMT 19 FSM 19 in	ResembliahistrianysTool (class ToolChain.Aldec.ActiveHDL), 351 Thill DiohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISUMDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class	in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352	SMF 49 SMT 49 FSM 49 in in	ResembliahistrianysTool (class ToolChain.Aldec.ActiveHDL), 351 Thill DiohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHEDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447	in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class	SMF 49 SMT 49 FSM 49 in	R&MIDIahishianysTool (class ToolChain.Aldec.ActiveHDL), 351 TrollAiDiohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class	in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448	SMF 49 SMT 49 FFSM 49 in in	R&MIDIahishianysTool (class ToolChain.Aldec.ActiveHDL), 351 TAGHIDIohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351	in in in in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class	SMF 49 SMT 49 FSM 49 in in	ToolChain.Aldec.ActiveHDL), 351 Thill DiohibraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISTHEDIOhibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class	in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448	SMF 49 SMT 49 FSM 49 in in in	R&SHIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 Thill DiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHIDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358	in in in in in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class	SMF 49 SMT 49 FSM 49 in in in	R&HDIahshianysTool (class ToolChain.Aldec.ActiveHDL), 351 ThihhDiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class	in in in in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450	SMF 49 SMT 49 FSM 49 in in in	ResembliahistrianysTool (class ToolChain.Aldec.ActiveHDL), 351  ThilhDiohisbraryTool (class ToolChain.Aldec.RivieraPRO), 357  IStheDLLibraryTool (class ToolChain.Mentor.ModelSim), 447  VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351  VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358  VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447  VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351  VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351  VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358  VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358  VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class	SMF 49 SMT 49 FSM 49 in in in	ToolChain.Aldec.ActiveHDL), 351 TollChain.Aldec.RivieraPRO), 357 TollChain.Aldec.RivieraPRO), 357 TollChain.Aldec.RivieraPRO), 357 TollChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class	in in in in in in in in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449	SMF 49 SMT 49 FSM 49 in in in	ToolChain.Aldec.ActiveHDL), 351 ThilhDlohibraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISthibDlohibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class	SMF 49 SMT 49 FSM 49 in in in	ToolChain.Aldec.ActiveHDL), 351 ToolChain.Aldec.RivieraPRO), 357 ToolChain.Aldec.RivieraPRO), 357 ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449	SMF 49 SMT 49 FSM 49 in in in in in	R&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 ThibiDiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class	SMF 49 SMT 49 FSM 49 in in in in	ToolChain.Aldec.ActiveHDL), 351 ToolChain.Aldec.RivieraPRO), 357 ToolChain.Aldec.RivieraPRO), 357 ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450	SMF 49 SMT 49 FSM 49 in in in in in	R&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 ThibiDiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISMHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsFatal (class	SMF 49 SMT 49 FSM 49 in in in in in	ToolChain.Aldec.ActiveHDL), 351 TolChain.Aldec.RivieraPRO), 357 TolChain.Aldec.RivieraPRO), 357 TolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451 VHDLSimulator.ArgKeepStdOut (class	in
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 449	SMF 49 SMT 49 FSM in in in in in in	R&HIDIahshtianysTool (class ToolChain.Aldec.ActiveHDL), 351 Thill DiohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451 VHDLSimulator.ArgKeepStdOut (class ToolChain.Mentor.ModelSim), 453	in i
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsFatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsWarning (class	SMF 49 SMT 49 FSM in in in in in in	R&HIDIahshianysTool (class ToolChain.Aldec.ActiveHDL), 351 TMHDIohsbraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISHDLLibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451 VHDLSimulator.ArgKeepStdOut (class ToolChain.Mentor.ModelSim), 453 VHDLSimulator.ArgLogFile (class	in i
VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfImplicitF (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagEnableRecognitionOfSingleBit (class in ToolChain.Mentor.ModelSim), 44 VHDLCompiler.FlagExplicit (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagForceLanguageChecks (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagNoRangeCheck (class ToolChain.Aldec.ActiveHDL), 352 VHDLCompiler.FlagQuietMode (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRangeCheck (class ToolChain.Mentor.ModelSim), 448 VHDLCompiler.FlagRelaxLanguageChecks (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsError (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsPatal (class ToolChain.Mentor.ModelSim), 450 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsNote (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsWarning (class ToolChain.Mentor.ModelSim), 449 VHDLCompiler.FlagReportAsWarning (class ToolChain.Mentor.ModelSim), 449	SMF 49 SMT 49 FSM 49 in in in in in in	ToolChain.Aldec.ActiveHDL), 351 Thib DiohibraryTool (class ToolChain.Aldec.RivieraPRO), 357 ISCHED LibraryTool (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.Executable (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.Executable (class ToolChain.Mentor.ModelSim), 447 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.ActiveHDL), 351 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Aldec.RivieraPRO), 358 VHDLLibraryTool.SwitchLibraryName (class ToolChain.Mentor.ModelSim), 447 VHDLSimulator (class ToolChain.Aldec.RivieraPRO), 360 VHDLSimulator (class ToolChain.Mentor.ModelSim), 451 VHDLSimulator.ArgKeepStdOut (class ToolChain.Mentor.ModelSim), 453 VHDLSimulator.ArgLogFile (class ToolChain.Mentor.ModelSim), 453	in i

ToolChain.Mentor.ModelSim), 453		ToolChain.Aldec.RivieraPRO), 360
VHDLSimulator.Executable (class	in	VHDLSimulator.SwitchTopLevel (class in
ToolChain.Aldec.RivieraPRO), 360		ToolChain.Mentor.ModelSim), 453
VHDLSimulator.Executable (class i	in	VHDLSourceFile (class in Base.Project), 263
ToolChain.Mentor.ModelSim), 451		VHDLSourceFileMixIn (class in Parser.FilesParser),
VHDLSimulator.FlagBatchMode (class	in	324
ToolChain.Mentor.ModelSim), 451		VHDLStandaloneSimulator (class in
VHDLSimulator.FlagCommandLineMode (class i	in	ToolChain.Aldec.ActiveHDL), 353
ToolChain.Aldec.RivieraPRO), 360		VHDLStandaloneSimulator.Executable (class in
VHDLSimulator.FlagCommandLineMode (class in	in	ToolChain.Aldec.ActiveHDL), 353
ToolChain.Mentor.ModelSim), 451		VHDLStandaloneSimulator.SwitchBatchCommand
· · · · · · · · · · · · · · · · · · ·	in	(class in ToolChain.Aldec.ActiveHDL), 353
ToolChain.Mentor.ModelSim), 452		VHDLStatement (class in Parser.FilesCodeDOM), 319
VHDLSimulator.FlagDisableKeepAssertionCountsFo	rCo	
(class in ToolChain.Mentor.ModelSim), 452		VHDLTestbench (DataBase.Entity.IPCore attribute),
	in	299
ToolChain.Mentor.ModelSim), 452		VHDLTestbenches (DataBase.Entity.AskWildCard at-
**	in	tribute), 298
ToolChain.Mentor.ModelSim), 452		VHDLTestbenches (DataBase.Entity.StarWildCard at-
	in	tribute), 298
ToolChain.Mentor.ModelSim), 452	111	VHDLTestbenches (DataBase.Entity.WildCard at-
VHDLSimulator.FlagEnableFSMDebugging (class i	in	tribute), 296
ToolChain.Mentor.ModelSim), 452	111	VHDLVersion (Base.Project.Project attribute), 261
VHDLSimulator.FlagEnableKeepAssertionCountsFor	·Cos	
(class in ToolChain.Mentor.ModelSim), 452		VHDLVersion (class in Base.Project), 260
	in	VHDLVersion (Compiler.Compiler attribute), 283
VHDLSimulator.FlagEnableOptimization (class i ToolChain.Mentor.ModelSim), 452	Ш	
**		VHDLVersion (Compiler.ISECompiler.Compiler
VHDLSimulator.FlagEnableOptimizationVerbosity	,	attribute), 268
(class in ToolChain.Mentor.ModelSim), 452		VHDLVersion (Compiler.LSECompiler.Compiler at-
` `	in	tribute), 270
ToolChain.Mentor.ModelSim), 452		VHDLVersion (Compiler.QuartusCompiler.Compiler
VHDLSimulator.FlagForceLanguageChecks (class i	ın	attribute), 272
ToolChain.Mentor.ModelSim), 453		VHDLVersion (Compiler.VivadoCompiler.Compiler at-
<i>E</i> \	in	tribute), 273
ToolChain.Mentor.ModelSim), 451		VHDLVersion (Compiler.XCICompiler.Compiler at-
e e	in	tribute), 275
ToolChain.Mentor.ModelSim), 451	_	VHDLVersion (Compiler.XCOCompiler.Compiler at-
VHDLSimulator.FlagRelaxLanguageChecks (class i	in	tribute), 277
ToolChain.Mentor.ModelSim), 453		VHDLVersion (Compiler.XSTCompiler.Compiler at-
<b>C</b> 1	in	tribute), 279
ToolChain.Mentor.ModelSim), 452		VHDLVersion (DataBase.Solution.VirtualProject at-
e i	in	tribute), 309
ToolChain.Mentor.ModelSim), 453		VHDLVersion (Simula-
VHDLSimulator.FlagReportAsNote (class	in	tor.ActiveHDLSimulator.Simulator at-
ToolChain.Mentor.ModelSim), 452		tribute), 333
VHDLSimulator.FlagReportAsWarning (class i	in	VHDLVersion (Simulator.CocotbSimulator.Simulator
ToolChain.Mentor.ModelSim), 452		attribute), 334
VHDLSimulator.SwitchBatchCommand (class i	in	VHDLVersion (Simulator.GHDLSimulator.Simulator
ToolChain.Aldec.RivieraPRO), 360		attribute), 336
VHDLSimulator.SwitchBatchCommand (class i	in	VHDLVersion (Simulator.ISESimulator.Simulator at-
ToolChain.Mentor.ModelSim), 451		tribute), 337
VHDLSimulator.SwitchModelSimIniFile (class in	in	VHDLVersion (Simula-
ToolChain.Mentor.ModelSim), 451		tor.ModelSimSimulator.Simulator attribute),
	in	339
ToolChain.Aldec.RivieraPRO), 360		VHDLVersion (Simulator.QuestaSimulator.Simulator
	in	attribute), 341
ToolChain.Mentor.ModelSim), 453		VHDLVersion (Simulator.Simulator attribute), 346
	in	VHDLVersion (Simulator.VivadoSimulator.Simulator
(*************************************		(======================================

attribute), 342	296
VHDLVersion (ToolChain.Altera.Quartus.QuartusProject	VivadoProject (class in DataBase.Solution), 307
attribute), 378	VivadoProject (class in ToolChain.Xilinx.Vivado), 483
VHDLVersion (ToolChain.Lattice.Diamond.SynthesisArg	
attribute), 430	483
VHDLVersion (ToolChain.Xilinx.ISE.ISEProject at-	VLibFilter() (in module ToolChain.Aldec.ActiveHDL),
tribute), 474	354
VHDLVersion (ToolChain.Xilinx.Vivado.VivadoProject	VLibFilter() (in module ToolChain.Aldec.RivieraPRO),
attribute), 483	361
View (Simulator.SimulationState attribute), 345	VLibFilter() (in module ToolChain.Mentor.ModelSim),
View() (ToolChain.GTKWave.GTKWave method), 401	454
Virtex (DataBase.Config.XilinxFamilies attribute), 285	VSimFilter() (in module
Virtex2 (DataBase.Config.XilinxDevices attribute), 287	ToolChain.Aldec.ActiveHDL), 354
Virtex4 (DataBase.Config.XilinxDevices attribute), 287	VSimFilter() (in module
Virtex5 (DataBase.Config.XilinxDevices attribute), 287	ToolChain.Aldec.RivieraPRO), 361
Virtex6 (DataBase.Config.XilinxDevices attribute), 287	VSimFilter() (in module
Virtex7 (DataBase.Config.XilinxDevices attribute), 287	ToolChain.Mentor.ModelSim), 454
VirtexUltraScale (DataBase.Config.XilinxDevices at-	VUnit
tribute), 287	Third-Party Libraries, 204
VirtexUltraScalePlus (DataBase.Config.XilinxDevices	147
attribute), 287	W
VirtualProject (class in DataBase.Solution), 308	Warning (Base.Logging.Severity attribute), 256
Visibility (class in DataBase.Entity), 294	Warnings (DataBase.Solution.FileListFile attribute),
Visibility (DataBase.Entity.AskWildCard attribute),	309
298	Warnings (Parser.FilesParser.FilesParserMixIn at-
Visibility (DataBase.Entity.CocoTestbench attribute),	tribute), 326
301	WildCard (class in DataBase.Entity), 296
Visibility (DataBase.Entity.CoreGeneratorNetlist at-	WindowsCommandArgument (class in
tribute), 304	Base.Executable), 246
Visibility (DataBase.Entity.IPCore attribute), 299	WindowsException, 464
Visibility (DataBase.Entity.LatticeNetlist attribute),	WindowsFlagArgument (class in Base.Executable), 249
303	
Visibility (DataBase.Entity.LazyPathElement attribute),	WindowsTupleArgument (class in Base.Executable), 254
299	
Visibility (DataBase.Entity.Library attribute), 296	WindowsValuedFlagArgument (class in
Visibility (DataBase.Entity.Namespace attribute), 295	Base.Executable), 250
Visibility (DataBase.Entity.Netlist attribute), 302	WindowsValuedFlagListArgument (class in
Visibility (DataBase.Entity.PathElement attribute), 295	Base.Executable), 252
Visibility (DataBase.Entity.PathElement attribute), 293	with_traceback() (lib.Parser.EmptyChoiseParserResult
303	method), 513
Visibility (DataBase.Entity.StarWildCard attribute),	with_traceback() (lib.Parser.GreedyMatchingParserResult
visionity (Database.Entity.Star windcard attribute),	method), 513
Visibility (DataBase.Entity.Testbench attribute), 300	with_traceback() (lib.Parser.MatchingParserResult
• •	method), 513
Visibility (DataBase.Entity.VHDLTestbench attribute),	with_traceback() (lib.Parser.MismatchingParserResult
301	method), 513
Visibility (DataBase.Entity.VivadoNetlist attribute),	with_traceback() (lib.Parser.ParserException method),
305	512
Visibility (DataBase.Entity.WildCard attribute), 297	Write() (Base.Logging.Logger method), 257
Visibility (DataBase.Entity.XstNetlist attribute), 302	write()  (lib. Extended Config Parser. Extended Config Parser
Vivado (class in ToolChain.Xilinx.Vivado), 478	method), 510
VivadoException, 475	Write() (ToolChain.Altera.Quartus.QuartusSettings
VivadoNetlist (class in DataBase.Entity), 304	method), 378
VivadoNetlist (DataBase.Entity.IPCore attribute), 299	Write()  (Tool Chain. Lattice. Diamond. Synthesis Argument File and Chain. Lattice. Diamond.
VivadoNetlists (DataBase.Entity.AskWildCard at-	method), 430
tribute), 298	WriteDebug() (Base.Logging.Logger method), 257
VivadoNetlists (DataBase.Entity.StarWildCard at-	WriteDryRun() (Base.Logging.Logger method), 257
tribute), 298	WriteError() (Base.Logging.Logger method), 257
VivadoNetlists (DataBase.Entity.WildCard attribute),	WriteFatal() (Base.Logging.Logger method), 257

WriteInfo() (Base.Logging.Logger method), 257	XilinxSubTypes (class in DataBase.Config), 288	
WriteNormal() (Base.Logging.Logger method), 257	XorExpression (class in lib.CodeDOM), 502	
WriteQuiet() (Base.Logging.Logger method), 257	XSim (class in ToolChain.Xilinx.Vivado), 480	
WriteVerbose() (Base.Logging.Logger method), 257	XSim.Executable (class in ToolChain.Xilinx.Vivado),	
WriteWarning() (Base.Logging.Logger method), 257	480	
X	XSim.FlagGuiMode (class in ToolChain.Xilinx.Vivado), 480	
X (DataBase.Config.XilinxSubTypes attribute), 288	XSim.SwitchLogFile (class in	
XcfFile (DataBase.Entity.XstNetlist attribute), 302	ToolChain.Xilinx.Vivado), 480	
XcoFile (DataBase.Entity.CoreGeneratorNetlist at-	XSim.SwitchSnapshot (class in	
tribute), 304	ToolChain.Xilinx.Vivado), 481	
XDCSourceFileMixIn (class in Parser.FilesParser), 325	XSim.SwitchTclBatchFile (class in	
XDCStatement (class in Parser.FilesCodeDOM), 321	ToolChain.Xilinx.Vivado), 481	
XElab (class in ToolChain.Xilinx.Vivado), 478	XSim.SwitchWaveformFile (class in	
XElab.ArgTopLevel (class in	ToolChain.Xilinx.Vivado), 481	
ToolChain.Xilinx.Vivado), 479	Xst (class in ToolChain.Xilinx.ISE), 471	
XElab.Executable (class in ToolChain.Xilinx.Vivado),	Xst.Executable (class in ToolChain.Xilinx.ISE), 471	
478	Xst.SwitchIntStyle (class in ToolChain.Xilinx.ISE),	
XElab.FlagRangeCheck (class in	471	
ToolChain.Xilinx.Vivado), 478	Xst.SwitchReportFile (class in ToolChain.Xilinx.ISE),	
XElab.SwitchDebug (class in	472	
ToolChain.Xilinx.Vivado), 479	Xst.SwitchXstFile (class in ToolChain.Xilinx.ISE), 471	
XElab.SwitchLogFile (class in	XstFile (DataBase.Entity.XstNetlist attribute), 302	
ToolChain.Xilinx.Vivado), 479	XstFilter() (in module ToolChain.Xilinx.ISE), 475	
XElab.SwitchMultiThreading (class in	XstNetlist (class in DataBase.Entity), 302	
ToolChain.Xilinx.Vivado), 479	XSTNetlist (DataBase Entity IPCore attribute), 299	
XElab.SwitchOptimization (class in	XSTNetlists (DataBase.Entity.AskWildCard attribute), 298	
ToolChain.Xilinx.Vivado), 479	XSTNetlists (DataBase.Entity.StarWildCard attribute),	
XElab.SwitchProjectFile (class in	298	
ToolChain.Xilinx.Vivado), 479	XSTNetlists (DataBase.Entity.WildCard attribute), 296	
XElab.SwitchSnapshot (class in	XstTemplateFile (DataBase.Entity.XstNetlist attribute),	
ToolChain.Xilinx.Vivado), 479	302	
XElab.SwitchTimeResolution (class in	XT (DataBase.Config.XilinxSubTypes attribute), 289	
ToolChain.Xilinx.Vivado), 479 XElab.SwitchVerbose (class in		
ToolChain.Xilinx.Vivado), 479	Z	
Xilinx (DataBase.Config.Vendors attribute), 284	Zynq (DataBase.Config.XilinxFamilies attribute), 286	
Xilinx ISE	Zynq7000 (DataBase.Config.XilinxDevices attribute),	
Pre-compilation, 52	287	
Xilinx Vivado		
Pre-compilation, 53 Xilinx_CoreGen (Base.Project.Tool attribute), 260		
Xilinx_IPCatalog (Base.Project.Tool attribute), 260		
Xilinx_ISE (Base.Project.ToolChain attribute), 259		
Xilinx_iSim (Base.Project.Tool attribute), 260		
Xilinx_PlanAhead (Base.Project.ToolChain attribute),		
259		
Xilinx_Synth (Base.Project.Tool attribute), 260		
Xilinx_Vivado (Base.Project.ToolChain attribute), 259		
Xilinx_xSim (Base.Project.Tool attribute), 260		
Xilinx_XST (Base.Project.Tool attribute), 260		
XilinxDesignConstraintFile (class in		
ToolChain.Xilinx.Vivado), 484		
XilinxDevices (class in DataBase.Config), 287		
XilinxException, 484		
XilinxFamilies (class in DataBase.Config), 285		
XilinxProjectExportMixIn (class in ToolChain.Xilinx),		
486		