

Homework 5

October 4, 2025

T1

What is the problem with the following LC-3 program? What may happen when it is executed? Give two possible way to fix the problem.

```
1 .ORIG x3000
2     AND R1, R1, #0
3 PROGRAM ADD R1, R1, #1
4     TRAP x23      ; IN
5     LEA R0, MESSAGE
6     TRAP x22      ; PUTS
7 MESSAGE .STRINGZ "Program reporting"
8 .END             ; HALT
```

T2

In LC-3 programming practice, when using LC3Tools for running and debugging programs, you may observe the following phenomenon: after the program executes the `HALT` instruction and stops, the stored values in registers are significantly different from your expectations. Traditionally, we solve this issue by setting breakpoints.

You may take a look at the following screenshot for reference.

Registers			Memory			
R0	x0000	0	① ► x3000	x5020	20512	AND R0, R0, #0
R1	x7FFF	32767	① ► x3001	x1021	4129	ADD R0, R0, #1
R2	x0003	3	① ► x3002	x1221	4641	ADD R1, R0, #1
R3	x0004	4	① ► x3003	x1461	5217	ADD R2, R1, #1
R4	x0005	5	① ► x3004	x16A1	5793	ADD R3, R2, #1
R5	x0006	6	① ► x3005	x18E1	6369	ADD R4, R3, #1
R6	x2FFE	12286	① ► x3006	x1B21	6945	ADD R5, R4, #1
R7	x0008	8	① ► x3007	x1D61	7521	ADD R6, R5, #1
PSR	x0002	2 CC: Z	① ► x3008	x1F41	8097	ADD R7, R6, #1
PC	x036C	876	① ► x3009	xF025	61477	HALT
MCR	x0000	0	① ► x300A	x0000	0	

- 1) Now, please explain why this situation occurs.
- 2) The following shows a fragment of the HALT service routine. Under normal circumstances, will the instruction at address x036C be executed? If not, explain the purpose of this instruction.

Address	Instruction
x0366	LEA R0, TRAP_HALT_MSG
x0367	PUTS
x0368	LDI R0, OS_MCR
x0369	LD R1, MASK_HI
x036A	AND R0, R0, R1
x036B	STI R0, OS_MCR
x036C	BRnzp TRAP_HALT

T3

List at least three differences between TRAP and interrupt.

T4

- 1) What is system space?
- 2) What is user space?
- 3) Which memory addresses are inaccessible in user mode?
- 4) What is an ACV?
- 5) What determines the accessible memory range in the current state?
- 6) List all methods to transition from user mode to privilege mode.

T5

The following is an LC-3 program fragment. What is the value of register R0 after executing the code at label F.

Note: you need to show how you arrived at your answer.

```

1 A LD R0, E
2   LEA R7, E
3 B .FILL x1021
4   ADD R2, R0, #0
5   LD R1, D
6   LD R3, B
7   ADD R3, R1, R3
8   ST R3, C
9 C .BLKW 1
10  RET
11 D .STRINGZ "!"
12 E LD R1, A
13 F ADD R0, R0, R1

```

T6

During the execution of an LC-3 program, an instruction in the program starts executing at clock cycle T and requires 15 cycles to complete. The table lists ALL five clock cycles during the processing of this instruction, which require use of the bus. The table shows for each of those clock cycles: which clock cycle, the state of the state machine, the value on the bus, and the important control signals that are active during that clock cycle.

- 1) Fill in the missing entries in the table.
- 2) What is the instruction being processed?
- 3) Where in memory is that instruction?
- 4) How many clock cycles does it take memory to read or write?
- 5) There is enough information above for you to know the contents of three memory locations. What are they, and what are their contents?

Cycle	State	Bus	Important Control Signals for This Cycle
T	18	x3010	LD.MAR=1, LD.PC=1, PCMux=PC+1, GatePC=1
T+4			
T+6		x3013	
T+10		x4567	
T+14		x0000	LD.REG=1, LD.CC=1, GateMDR=1, DR=001

T7

Consider the following program:

```

1      .ORIG x3000
2      LD R0, A
3      LD R1, B
4      BRz DONE
5      ----- (a)
6      ----- (b)
7      BRnzp AGAIN
8      DONE    ST R0, A
9      HALT
10     A       .FILL x0--- (c)
11     B       .FILL x0001
12

```

The program uses only R0 and R1. Note lines (a) and (b) indicate two missing instructions. Complete line (c). Note also that one of the instructions in the program must be labeled AGAIN, and that label is missing.

After execution of the program, the contents of A is x1800.

During execution, we examined the computer during each clock cycle and recorded some information for certain clock cycles, producing the table shown below. The table is ordered by the cycle number in which the information was collected. Note that each memory access takes five clock cycles.

Cycle Number	State Number	Control Signals						
1	18	LD.MAR:	[]	LD.REG:	[]	GateMDR:	[]	
		LD.PC:	[]	PCMUX:	[]	GatePC:	[]	
	0	LD.MAR:	[]	LD.REG:	[]	BEN	[]	
		LD.PC:	[]	LD.CC:	[]			
		LD.REG:	[]	DR:	[]	000	GateMDR:	[]
		GateALU:	[]	GateMARMUX:	[]			
57	1	LD.MAR:	[]	ALUK:	[]	GateALU:	[]	
		LD.REG:	[]	DR:	[]	GatePC:	[]	
56	22	ADDR1MUX:	[]	ADDR2MUX:	[]			
		LD.PC:	[]	LD.MAR:	[]	PCMUX:	[]	
101	15							


Fill in the missing instructions in the program, and complete the program by labeling the appropriate instruction AGAIN. Also, fill in the missing information in the table.

Given values for A and B, what does the program do?

T8

There are two parts of an element in a **singly linked list**: the data and a pointer to the next element. The data and the pointer are in adjacent memory locations, with the data preceding the next element pointer. They are both 16-bit integers. The address of a list element is the starting address of such element. Example below:

List with 4 elements



You need to implement the function below, which takes R0 as its only parameter. R0 is the address of an existing list element, and you need to delete such element from the list (the element is not the last element). You also need to output the element's data to the monitor (for convenience, we consider the data an 8-bit character and ignore other bits). When the function returns, R0 should carry the address of the next element of the deleted element. All other registers are caller saved.

Note: the addresses of the elements are allowed to change.

```
1      ----- #0
2      -----
3 TRAP x21
4      --, R2, --
5      R1, R0, --
6      R2, -----
7      ----- #0
8      ----- #1
9      R2, -----
10     RET
```