



An open source PCIe device virtualization framework

Plan




- Context and objectives
- Design and implementation
- Future directions
- Questions

Context - ESRF and the ISDD electronic laboratory



The ESRF is an XRAY light source for Europe located in Grenoble, France. The ISDD electronic laboratory mission is to develop and investigate **XRAY instrumentation electronics**.

Context - RASHPA




- high bandwidth data acquisition framework for 2D XRAY detectors
- Intel X86_64 workstation
- KC705 prototype board, PCIe over cable
- see ICALEPCS poster session

Context - DCORE




- generic data acquisition and control boards
- Intel ATOM CPU
- Xilinx Spartan6 FPGA

Context - DUB



- project specific readout electronics
- Intel ATOM CPU
- Xilinx Virtex6 FPGA

VPCIe - rationale



The above boards rely on **PCIe** as the default CPU to FPGA communication link. VPCIe is a framework made to **virtualize** these platforms on a standard desktop PC.

VPCIe - objectives




- CPU software must run **unmodified** (including **drivers**)
- few modifications allowed for **functional VHDL simulation**
- run **multiple PCIe devices** concurrently
- performances not critical

PCIe - benefits



- hardware software **codesign**
- **reduce** development cycle time
- platform **scaling** (multiple PCIe devices)
- test with **different CPU architectures** (INTEL, ARM ...)
- investigate **unavailable technologies** (NVM EXPRESS ...)
- **testing** (fault injection ...)

VPCIe - concepts



Applications on a **host** machine access hardware via interfaces. By **instrumenting** these interfaces, one can **redirect** the accesses to a software implementing the device. The device is said to be **virtualized**.

VPCIe - building blocks

VPCIe relies on opensource projects

QEMU

- http://wiki.qemu.org/Main_Page
- architecture emulator (X86_64, ARM ...)
- used to trap PCIe hardware accesses

GHDL

- <http://ghdl.free.fr>
- VHDL frontend for GCC
- used to implement device in VHDL



Full featured LINUX system


- runs in a QEMU virtual machine
- PCIe accesses are trapped and sent over TCP to the devices
- PCIe forwarder is available as a **QEMU patch**
 - ▶ maintainers contacted for a merge




Virtual devices

- can be implemented in **C** or **VHDL**
 - ▶ GHDL is used to compile VHDL into a **native executable**
 - ▶ a glue interfaces the executable to the VPCle runtime
- run as a **LINUX** processes, can be **duplicated** at will
- PCIe made **simple**, focus on device logic
 - ▶ but close to the XILINX PCIe transaction layer

VPCIe - implementation



PCIe - EBONE based example



EBONE is a PCIe centric FPGA core interconnect developed at the ESRF and recently released on OHR (<http://www.ohwr.org/projects/e-bone>).

Excluding the PCIe layer, most of the VHDL remains **unchanged** in a typical EBONE based design.

VPCle - virtualized device VHDL interface

```
entity endpoint is
  port
  (
    rst:          in  std_uleogic;
    clk:          in  std_uleogic;

    req_en:       out std_uleogic;
    req_wr:       out std_uleogic;
    req_bar:      out std_uleogic_vector(pcie.BAR_WIDTH - 1 downto 0);
    req_addr:     out std_uleogic_vector(pcie.ADDR_WIDTH - 1 downto 0);
    req_data:     out std_uleogic_vector(pcie.DATA_WIDTH - 1 downto 0);

    rep_en:       in  std_uleogic;
    rep_data:     in  std_uleogic_vector(pcie.DATA_WIDTH - 1 downto 0);

    mwr_en:       in  std_uleogic;
    mwr_addr:     in  std_uleogic_vector(pcie.ADDR_WIDTH - 1 downto 0);
    mwr_data:     in  std_uleogic_vector(pcie.PAYLOAD_WIDTH - 1 downto 0);
    mwr_size:     in  std_uleogic_vector(pcie.SIZE_WIDTH - 1 downto 0);

    msi_en:       in  std_uleogic
  );
end entity;
```

VPClē - virtualized device C interface

```
/* runtime initialization */
int      pcie_init_net(pcie_dev_t*, ...);
int      pcie_fini(pcie_dev_t*);
int      pcie_loop(pcie_dev_t*);

/* misc config byte accessors */
int      pcie_set_deviceid(pcie_dev_t*, ...);
int      pcie_set_vendorid(pcie_dev_t*, ...);

/* PCIe BAR access handlers */
typedef void (*pcie_readfn_t)(uint64_t, void*, size_t, void*);
typedef void (*pcie_writefn_t)(uint64_t, const void*, size_t, void*);
int      pcie_set_bar(pcie_dev_t*, ..., pcie_readfn_t, pcie_writefn_t, ...);

/* host memory read write operations */
int      pcie_write_host_mem(pcie_dev_t*, uint64_t, size_t* );
int      pcie_read_host_mem(pcie_dev_t*, uint64_t, size_t* );

/* send an MSI */
int      pcie_send_msi(pcie_dev_t*);
```

VPCIe - future directions



- GHDL no longer maintained
- merge PCIe forwarder in QEMU
- XILINX AXI stream compatible PCIe layer
- reimplement PCIe forwarding and protocol
- NVM Express integration testing
- licensing

VPCle - availability



VPCle source is available online

- <https://github.com/texane/vpcie>
- documentation still poor, but clear examples
- feedbacks or contributions are welcome

VPCle - questions



Thanks for your attention.

Any question?